
Loading design for application trce from file lora_tx_impl1.ncd.
Design name: topModule
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Jun 18 22:00:16 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o lora_tx_impl1.twr -gui -msgset Z:/tmp/lora-modulator/promote.xml lora_tx_impl1.ncd lora_tx_impl1.prf 
Design file:     lora_tx_impl1.ncd
Preference file: lora_tx_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "pll_clko" 64.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 8.205ns (weighted slack = -16.410ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[20]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              13.002ns  (34.1% logic, 65.9% route), 17 logic levels.

 Constraint Details:

     13.002ns physical path delay loraModulator_0/chirpGen0/SLICE_14 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 8.205ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_14 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R32C44C.CLK to     R32C44C.Q1 loraModulator_0/chirpGen0/SLICE_14 (from clk_test_c)
ROUTE       166     0.934     R32C44C.Q1 to     R33C42C.C1 loraModulator_0/chirpGen0/acc[20]
CTOF_DEL    ---     0.234     R33C42C.C1 to     R33C42C.F1 loraModulator_0/chirpGen0/SLICE_425
ROUTE         5     0.889     R33C42C.F1 to     R31C45A.C0 loraModulator_0/chirpGen0/N_170
CTOF_DEL    ---     0.234     R31C45A.C0 to     R31C45A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_428
ROUTE         1     0.194     R31C45A.F0 to     R31C45A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_826
CTOF_DEL    ---     0.234     R31C45A.D1 to     R31C45A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_428
ROUTE         1     0.598     R31C45A.F1 to     R33C45C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_0[7]
CTOF_DEL    ---     0.234     R33C45C.D0 to     R33C45C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_601
ROUTE         1     0.671     R33C45C.F0 to     R34C42D.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_7[7]
CTOF_DEL    ---     0.234     R34C42D.D0 to     R34C42D.F0 loraModulator_0/chirpGen0/SLICE_572
ROUTE         1     0.383     R34C42D.F0 to     R34C42C.C1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_18[7]
CTOF_DEL    ---     0.234     R34C42C.C1 to     R34C42C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.375     R34C42C.F1 to     R34C42C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R34C42C.D0 to     R34C42C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.855     R34C42C.F0 to     R31C40B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_34[7]
CTOF_DEL    ---     0.234     R31C40B.D0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   13.002   (34.1% logic, 65.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C44C.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 8.202ns (weighted slack = -16.404ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[20]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              12.999ns  (32.3% logic, 67.7% route), 16 logic levels.

 Constraint Details:

     12.999ns physical path delay loraModulator_0/chirpGen0/SLICE_14 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 8.202ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_14 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R32C44C.CLK to     R32C44C.Q1 loraModulator_0/chirpGen0/SLICE_14 (from clk_test_c)
ROUTE       166     1.173     R32C44C.Q1 to     R31C39B.C1 loraModulator_0/chirpGen0/acc[20]
CTOF_DEL    ---     0.234     R31C39B.C1 to     R31C39B.F1 loraModulator_0/chirpGen0/SLICE_608
ROUTE         3     1.075     R31C39B.F1 to     R31C45A.A1 loraModulator_0/chirpGen0/N_655
CTOF_DEL    ---     0.234     R31C45A.A1 to     R31C45A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_428
ROUTE         1     0.598     R31C45A.F1 to     R33C45C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_0[7]
CTOF_DEL    ---     0.234     R33C45C.D0 to     R33C45C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_601
ROUTE         1     0.671     R33C45C.F0 to     R34C42D.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_7[7]
CTOF_DEL    ---     0.234     R34C42D.D0 to     R34C42D.F0 loraModulator_0/chirpGen0/SLICE_572
ROUTE         1     0.383     R34C42D.F0 to     R34C42C.C1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_18[7]
CTOF_DEL    ---     0.234     R34C42C.C1 to     R34C42C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.375     R34C42C.F1 to     R34C42C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R34C42C.D0 to     R34C42C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.855     R34C42C.F0 to     R31C40B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_34[7]
CTOF_DEL    ---     0.234     R31C40B.D0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   12.999   (32.3% logic, 67.7% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C44C.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 8.198ns (weighted slack = -16.396ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[18]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              12.995ns  (34.1% logic, 65.9% route), 17 logic levels.

 Constraint Details:

     12.995ns physical path delay loraModulator_0/chirpGen0/SLICE_13 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 8.198ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_13 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R32C44B.CLK to     R32C44B.Q1 loraModulator_0/chirpGen0/SLICE_13 (from clk_test_c)
ROUTE       189     0.927     R32C44B.Q1 to     R33C42C.D1 loraModulator_0/chirpGen0/acc[18]
CTOF_DEL    ---     0.234     R33C42C.D1 to     R33C42C.F1 loraModulator_0/chirpGen0/SLICE_425
ROUTE         5     0.889     R33C42C.F1 to     R31C45A.C0 loraModulator_0/chirpGen0/N_170
CTOF_DEL    ---     0.234     R31C45A.C0 to     R31C45A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_428
ROUTE         1     0.194     R31C45A.F0 to     R31C45A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_826
CTOF_DEL    ---     0.234     R31C45A.D1 to     R31C45A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_428
ROUTE         1     0.598     R31C45A.F1 to     R33C45C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_0[7]
CTOF_DEL    ---     0.234     R33C45C.D0 to     R33C45C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_601
ROUTE         1     0.671     R33C45C.F0 to     R34C42D.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_7[7]
CTOF_DEL    ---     0.234     R34C42D.D0 to     R34C42D.F0 loraModulator_0/chirpGen0/SLICE_572
ROUTE         1     0.383     R34C42D.F0 to     R34C42C.C1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_18[7]
CTOF_DEL    ---     0.234     R34C42C.C1 to     R34C42C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.375     R34C42C.F1 to     R34C42C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R34C42C.D0 to     R34C42C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.855     R34C42C.F0 to     R31C40B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_34[7]
CTOF_DEL    ---     0.234     R31C40B.D0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   12.995   (34.1% logic, 65.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C44B.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 7.944ns (weighted slack = -15.888ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[21]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              12.741ns  (33.0% logic, 67.0% route), 16 logic levels.

 Constraint Details:

     12.741ns physical path delay loraModulator_0/chirpGen0/SLICE_15 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 7.944ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_15 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C44D.CLK to     R32C44D.Q0 loraModulator_0/chirpGen0/SLICE_15 (from clk_test_c)
ROUTE       176     1.145     R32C44D.Q0 to     R32C47C.C1 loraModulator_0/chirpGen0/acc[21]
CTOF_DEL    ---     0.234     R32C47C.C1 to     R32C47C.F1 loraModulator_0/chirpGen0/SLICE_419
ROUTE        20     0.917     R32C47C.F1 to     R33C41B.C1 loraModulator_0/chirpGen0/N_554
CTOF_DEL    ---     0.234     R33C41B.C1 to     R33C41B.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_337
ROUTE         1     0.375     R33C41B.F1 to     R33C41B.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_822
CTOF_DEL    ---     0.234     R33C41B.D0 to     R33C41B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_337
ROUTE         1     0.604     R33C41B.F0 to     R34C41C.C0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_16[7]
CTOF_DEL    ---     0.234     R34C41C.C0 to     R34C41C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_917
ROUTE         1     0.598     R34C41C.F0 to     R34C42C.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_25[7]
CTOF_DEL    ---     0.234     R34C42C.D1 to     R34C42C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.375     R34C42C.F1 to     R34C42C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R34C42C.D0 to     R34C42C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.855     R34C42C.F0 to     R31C40B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_34[7]
CTOF_DEL    ---     0.234     R31C40B.D0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   12.741   (33.0% logic, 67.0% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C44D.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 7.879ns (weighted slack = -15.758ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[25]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              12.676ns  (33.1% logic, 66.9% route), 16 logic levels.

 Constraint Details:

     12.676ns physical path delay loraModulator_0/chirpGen0/SLICE_17 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 7.879ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_17 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C45B.CLK to     R32C45B.Q0 loraModulator_0/chirpGen0/SLICE_17 (from clk_test_c)
ROUTE       139     0.847     R32C45B.Q0 to     R31C39B.D1 loraModulator_0/chirpGen0/acc[25]
CTOF_DEL    ---     0.234     R31C39B.D1 to     R31C39B.F1 loraModulator_0/chirpGen0/SLICE_608
ROUTE         3     1.075     R31C39B.F1 to     R31C45A.A1 loraModulator_0/chirpGen0/N_655
CTOF_DEL    ---     0.234     R31C45A.A1 to     R31C45A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_428
ROUTE         1     0.598     R31C45A.F1 to     R33C45C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_0[7]
CTOF_DEL    ---     0.234     R33C45C.D0 to     R33C45C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_601
ROUTE         1     0.671     R33C45C.F0 to     R34C42D.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_7[7]
CTOF_DEL    ---     0.234     R34C42D.D0 to     R34C42D.F0 loraModulator_0/chirpGen0/SLICE_572
ROUTE         1     0.383     R34C42D.F0 to     R34C42C.C1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_18[7]
CTOF_DEL    ---     0.234     R34C42C.C1 to     R34C42C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.375     R34C42C.F1 to     R34C42C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R34C42C.D0 to     R34C42C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.855     R34C42C.F0 to     R31C40B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_34[7]
CTOF_DEL    ---     0.234     R31C40B.D0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   12.676   (33.1% logic, 66.9% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C45B.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 7.812ns (weighted slack = -15.624ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[22]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              12.609ns  (33.3% logic, 66.7% route), 16 logic levels.

 Constraint Details:

     12.609ns physical path delay loraModulator_0/chirpGen0/SLICE_15 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 7.812ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_15 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R32C44D.CLK to     R32C44D.Q1 loraModulator_0/chirpGen0/SLICE_15 (from clk_test_c)
ROUTE       196     1.116     R32C44D.Q1 to     R33C43A.A1 loraModulator_0/chirpGen0/acc[22]
CTOF_DEL    ---     0.234     R33C43A.A1 to     R33C43A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_487
ROUTE         9     0.817     R33C43A.F1 to     R33C41B.B1 loraModulator_0/chirpGen0/sinIdeal_0/N_900
CTOF_DEL    ---     0.234     R33C41B.B1 to     R33C41B.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_337
ROUTE         1     0.375     R33C41B.F1 to     R33C41B.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_822
CTOF_DEL    ---     0.234     R33C41B.D0 to     R33C41B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_337
ROUTE         1     0.604     R33C41B.F0 to     R34C41C.C0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_16[7]
CTOF_DEL    ---     0.234     R34C41C.C0 to     R34C41C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_917
ROUTE         1     0.598     R34C41C.F0 to     R34C42C.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_25[7]
CTOF_DEL    ---     0.234     R34C42C.D1 to     R34C42C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.375     R34C42C.F1 to     R34C42C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R34C42C.D0 to     R34C42C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.855     R34C42C.F0 to     R31C40B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_34[7]
CTOF_DEL    ---     0.234     R31C40B.D0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   12.609   (33.3% logic, 66.7% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C44D.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 7.767ns (weighted slack = -15.534ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[16]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              12.564ns  (33.4% logic, 66.6% route), 16 logic levels.

 Constraint Details:

     12.564ns physical path delay loraModulator_0/chirpGen0/SLICE_12 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 7.767ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_12 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R32C44A.CLK to     R32C44A.Q1 loraModulator_0/chirpGen0/SLICE_12 (from clk_test_c)
ROUTE       151     1.188     R32C44A.Q1 to     R35C44C.A0 loraModulator_0/chirpGen0/acc[16]
CTOF_DEL    ---     0.234     R35C44C.A0 to     R35C44C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_383
ROUTE         1     0.383     R35C44C.F0 to     R35C44C.C1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_a2_76_0[7]
CTOF_DEL    ---     0.234     R35C44C.C1 to     R35C44C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_383
ROUTE         1     0.840     R35C44C.F1 to     R33C45C.C0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_a2_76_1[7]
CTOF_DEL    ---     0.234     R33C45C.C0 to     R33C45C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_601
ROUTE         1     0.671     R33C45C.F0 to     R34C42D.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_7[7]
CTOF_DEL    ---     0.234     R34C42D.D0 to     R34C42D.F0 loraModulator_0/chirpGen0/SLICE_572
ROUTE         1     0.383     R34C42D.F0 to     R34C42C.C1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_18[7]
CTOF_DEL    ---     0.234     R34C42C.C1 to     R34C42C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.375     R34C42C.F1 to     R34C42C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R34C42C.D0 to     R34C42C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.855     R34C42C.F0 to     R31C40B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_34[7]
CTOF_DEL    ---     0.234     R31C40B.D0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   12.564   (33.4% logic, 66.6% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C44A.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 7.741ns (weighted slack = -15.482ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[22]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              12.538ns  (33.5% logic, 66.5% route), 16 logic levels.

 Constraint Details:

     12.538ns physical path delay loraModulator_0/chirpGen0/SLICE_15 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 7.741ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_15 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R32C44D.CLK to     R32C44D.Q1 loraModulator_0/chirpGen0/SLICE_15 (from clk_test_c)
ROUTE       196     0.970     R32C44D.Q1 to     R33C45B.D1 loraModulator_0/chirpGen0/acc[22]
CTOF_DEL    ---     0.234     R33C45B.D1 to     R33C45B.F1 loraModulator_0/chirpGen0/SLICE_650
ROUTE         9     0.817     R33C45B.F1 to     R31C45A.B1 loraModulator_0/chirpGen0/un1_angle_78lt9_2
CTOF_DEL    ---     0.234     R31C45A.B1 to     R31C45A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_428
ROUTE         1     0.598     R31C45A.F1 to     R33C45C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_0[7]
CTOF_DEL    ---     0.234     R33C45C.D0 to     R33C45C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_601
ROUTE         1     0.671     R33C45C.F0 to     R34C42D.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_7[7]
CTOF_DEL    ---     0.234     R34C42D.D0 to     R34C42D.F0 loraModulator_0/chirpGen0/SLICE_572
ROUTE         1     0.383     R34C42D.F0 to     R34C42C.C1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_18[7]
CTOF_DEL    ---     0.234     R34C42C.C1 to     R34C42C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.375     R34C42C.F1 to     R34C42C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R34C42C.D0 to     R34C42C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.855     R34C42C.F0 to     R31C40B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_34[7]
CTOF_DEL    ---     0.234     R31C40B.D0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   12.538   (33.5% logic, 66.5% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C44D.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 7.736ns (weighted slack = -15.472ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[14]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              12.533ns  (31.6% logic, 68.4% route), 15 logic levels.

 Constraint Details:

     12.533ns physical path delay loraModulator_0/chirpGen0/SLICE_11 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 7.736ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_11 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R32C43D.CLK to     R32C43D.Q1 loraModulator_0/chirpGen0/SLICE_11 (from clk_test_c)
ROUTE        51     1.330     R32C43D.Q1 to     R30C44C.B1 loraModulator_0/chirpGen0/acc[14]
CTOF_DEL    ---     0.234     R30C44C.B1 to     R30C44C.F1 loraModulator_0/chirpGen0/SLICE_421
ROUTE        17     1.093     R30C44C.F1 to     R35C44A.A0 loraModulator_0/chirpGen0/N_561
CTOF_DEL    ---     0.234     R35C44A.A0 to     R35C44A.F0 loraModulator_0/chirpGen0/SLICE_422
ROUTE         1     0.650     R35C44A.F0 to     R33C43B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_a2_83_1[7]
CTOF_DEL    ---     0.234     R33C43B.D0 to     R33C43B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_603
ROUTE         1     0.604     R33C43B.F0 to     R31C43D.C0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_11[7]
CTOF_DEL    ---     0.234     R31C43D.C0 to     R31C43D.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_559
ROUTE         1     0.604     R31C43D.F0 to     R31C41D.C1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_22[7]
CTOF_DEL    ---     0.234     R31C41D.C1 to     R31C41D.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_453
ROUTE         1     0.617     R31C41D.F1 to     R31C40B.C0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_28[7]
CTOF_DEL    ---     0.234     R31C40B.C0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   12.533   (31.6% logic, 68.4% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C43D.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 7.731ns (weighted slack = -15.462ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/chirpGen0/acc[21]  (from clk_test_c +)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge  (to pll_clko -)

   Delay:              12.528ns  (33.5% logic, 66.5% route), 16 logic levels.

 Constraint Details:

     12.528ns physical path delay loraModulator_0/chirpGen0/SLICE_15 to IQSerializer_0/SLICE_187 exceeds
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 7.731ns

 Physical Path Details:

      Data path loraModulator_0/chirpGen0/SLICE_15 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C44D.CLK to     R32C44D.Q0 loraModulator_0/chirpGen0/SLICE_15 (from clk_test_c)
ROUTE       176     0.957     R32C44D.Q0 to     R33C45B.C1 loraModulator_0/chirpGen0/acc[21]
CTOF_DEL    ---     0.234     R33C45B.C1 to     R33C45B.F1 loraModulator_0/chirpGen0/SLICE_650
ROUTE         9     0.817     R33C45B.F1 to     R31C45A.B1 loraModulator_0/chirpGen0/un1_angle_78lt9_2
CTOF_DEL    ---     0.234     R31C45A.B1 to     R31C45A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_428
ROUTE         1     0.598     R31C45A.F1 to     R33C45C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_0[7]
CTOF_DEL    ---     0.234     R33C45C.D0 to     R33C45C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_601
ROUTE         1     0.671     R33C45C.F0 to     R34C42D.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_7[7]
CTOF_DEL    ---     0.234     R34C42D.D0 to     R34C42D.F0 loraModulator_0/chirpGen0/SLICE_572
ROUTE         1     0.383     R34C42D.F0 to     R34C42C.C1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_18[7]
CTOF_DEL    ---     0.234     R34C42C.C1 to     R34C42C.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.375     R34C42C.F1 to     R34C42C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_30[7]
CTOF_DEL    ---     0.234     R34C42C.D0 to     R34C42C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_528
ROUTE         1     0.855     R34C42C.F0 to     R31C40B.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_34[7]
CTOF_DEL    ---     0.234     R31C40B.D0 to     R31C40B.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_522
ROUTE         1     0.636     R31C40B.F0 to     R30C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_o2_7_36[7]
CTOF_DEL    ---     0.234     R30C42A.D1 to     R30C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_327
ROUTE         1     0.598     R30C42A.F1 to     R28C42A.D0 loraModulator_0/chirpGen0/sinIdeal_0/N_673_li
CTOF_DEL    ---     0.234     R28C42A.D0 to     R28C42A.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.194     R28C42A.F0 to     R28C42A.D1 loraModulator_0/chirpGen0/sinIdeal_0/N_791
CTOF_DEL    ---     0.234     R28C42A.D1 to     R28C42A.F1 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_310
ROUTE         1     0.671     R28C42A.F1 to     R28C50C.D0 loraModulator_0/chirpGen0/sinIdeal_0/sinOut_i_i_4[7]
CTOF_DEL    ---     0.234     R28C50C.D0 to     R28C50C.F0 loraModulator_0/chirpGen0/sinIdeal_0/SLICE_510
ROUTE         2     0.389     R28C50C.F0 to     R28C50B.C0 Q[8]
CTOOFX_DEL  ---     0.398     R28C50B.C0 to   R28C50B.OFX0 IQSerializer_0/DEDFF_D1_3_3/SLICE_305
ROUTE         1     0.000   R28C50B.OFX0 to    R28C50A.FXA IQSerializer_0/N_61
FXTOF_DEL   ---     0.237    R28C50A.FXA to   R28C50A.OFX1 IQSerializer_0/DEDFF_D1_3_6/SLICE_295
ROUTE         1     0.617   R28C50A.OFX1 to     R28C51C.C1 IQSerializer_0/N_66
CTOF_DEL    ---     0.234     R28C51C.C1 to     R28C51C.F1 IQSerializer_0/SLICE_187
ROUTE         1     0.568     R28C51C.F1 to     R28C51C.A0 IQSerializer_0/DEDFF_D1_3_m
CTOF_DEL    ---     0.234     R28C51C.A0 to     R28C51C.F0 IQSerializer_0/SLICE_187
ROUTE         1     0.000     R28C51C.F0 to    R28C51C.DI0 IQSerializer_0/DEDFF_0/Q2 (to pll_clko)
                  --------
                   12.528   (33.5% logic, 66.5% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/SLICE_1058 to loraModulator_0/chirpGen0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     2.725     R38C31A.Q0 to    R32C44D.CLK clk_test_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path my_pll_instance/SLICE_1058 to IQSerializer_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 my_pll_instance/GND
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.141  PLL_BL0.CLKOP to    R28C51C.CLK pll_clko
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  31.217MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "my_pll_instance/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.532ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.982ns  (62.9% logic, 37.1% route), 27 logic levels.

 Constraint Details:

     19.982ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.532ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P6 to *54_R13C40.MA6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[6]
PD_DEL      ---     1.887 *54_R13C40.MA6 to *U54_R13C40.R6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R6 to *4_R13C45.CIN6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R6_0
PD_DEL      ---     2.680 *4_R13C45.CIN6 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A1 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A1 to     R16C43D.F1 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.194     R16C43D.F1 to     R15C42C.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_lt24
C1TOFCO_DE  ---     0.444     R15C42C.A1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39A.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C1TOFCO_DE  ---     0.444     R17C39A.A1 to    R17C39A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_40
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_0
FCITOFCO_D  ---     0.070    R17C39B.FCI to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.982   (62.9% logic, 37.1% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.532ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.982ns  (62.9% logic, 37.1% route), 27 logic levels.

 Constraint Details:

     19.982ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.532ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P7 to *54_R13C40.MA7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[7]
PD_DEL      ---     1.887 *54_R13C40.MA7 to *U54_R13C40.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R7 to *4_R13C45.CIN7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7_0
PD_DEL      ---     2.680 *4_R13C45.CIN7 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A1 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A1 to     R16C43D.F1 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.194     R16C43D.F1 to     R15C42C.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_lt24
C1TOFCO_DE  ---     0.444     R15C42C.A1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39A.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C1TOFCO_DE  ---     0.444     R17C39A.A1 to    R17C39A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_40
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_0
FCITOFCO_D  ---     0.070    R17C39B.FCI to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.982   (62.9% logic, 37.1% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.532ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.982ns  (62.9% logic, 37.1% route), 27 logic levels.

 Constraint Details:

     19.982ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.532ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P6 to *54_R13C40.MA6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[6]
PD_DEL      ---     1.887 *54_R13C40.MA6 to *U54_R13C40.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R7 to *4_R13C45.CIN7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7_0
PD_DEL      ---     2.680 *4_R13C45.CIN7 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A1 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A1 to     R16C43D.F1 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.194     R16C43D.F1 to     R15C42C.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_lt24
C1TOFCO_DE  ---     0.444     R15C42C.A1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39A.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C1TOFCO_DE  ---     0.444     R17C39A.A1 to    R17C39A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_40
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_0
FCITOFCO_D  ---     0.070    R17C39B.FCI to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.982   (62.9% logic, 37.1% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.974ns  (63.0% logic, 37.0% route), 27 logic levels.

 Constraint Details:

     19.974ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.540ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P6 to *54_R13C40.MA6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[6]
PD_DEL      ---     1.887 *54_R13C40.MA6 to *U54_R13C40.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R7 to *4_R13C45.CIN7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7_0
PD_DEL      ---     2.680 *4_R13C45.CIN7 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A0 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A0 to     R16C43D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.186     R16C43D.F0 to     R15C42C.B1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_df24
C1TOFCO_DE  ---     0.444     R15C42C.B1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39A.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C1TOFCO_DE  ---     0.444     R17C39A.A1 to    R17C39A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_40
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_0
FCITOFCO_D  ---     0.070    R17C39B.FCI to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.974   (63.0% logic, 37.0% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.974ns  (63.0% logic, 37.0% route), 27 logic levels.

 Constraint Details:

     19.974ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.540ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P7 to *54_R13C40.MA7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[7]
PD_DEL      ---     1.887 *54_R13C40.MA7 to *U54_R13C40.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R7 to *4_R13C45.CIN7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7_0
PD_DEL      ---     2.680 *4_R13C45.CIN7 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A0 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A0 to     R16C43D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.186     R16C43D.F0 to     R15C42C.B1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_df24
C1TOFCO_DE  ---     0.444     R15C42C.B1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39A.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C1TOFCO_DE  ---     0.444     R17C39A.A1 to    R17C39A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_40
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_0
FCITOFCO_D  ---     0.070    R17C39B.FCI to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.974   (63.0% logic, 37.0% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.974ns  (63.0% logic, 37.0% route), 27 logic levels.

 Constraint Details:

     19.974ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.540ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P6 to *54_R13C40.MA6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[6]
PD_DEL      ---     1.887 *54_R13C40.MA6 to *U54_R13C40.R6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R6 to *4_R13C45.CIN6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R6_0
PD_DEL      ---     2.680 *4_R13C45.CIN6 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A0 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A0 to     R16C43D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.186     R16C43D.F0 to     R15C42C.B1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_df24
C1TOFCO_DE  ---     0.444     R15C42C.B1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39A.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C1TOFCO_DE  ---     0.444     R17C39A.A1 to    R17C39A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_40
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_0
FCITOFCO_D  ---     0.070    R17C39B.FCI to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.974   (63.0% logic, 37.0% route), 27 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.912ns  (62.8% logic, 37.2% route), 26 logic levels.

 Constraint Details:

     19.912ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.602ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P6 to *54_R13C40.MA6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[6]
PD_DEL      ---     1.887 *54_R13C40.MA6 to *U54_R13C40.R6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R6 to *4_R13C45.CIN6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R6_0
PD_DEL      ---     2.680 *4_R13C45.CIN6 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A1 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A1 to     R16C43D.F1 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.194     R16C43D.F1 to     R15C42C.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_lt24
C1TOFCO_DE  ---     0.444     R15C42C.A1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39B.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C1TOFCO_DE  ---     0.444     R17C39B.A1 to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.912   (62.8% logic, 37.2% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.912ns  (62.8% logic, 37.2% route), 26 logic levels.

 Constraint Details:

     19.912ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.602ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P7 to *54_R13C40.MA7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[7]
PD_DEL      ---     1.887 *54_R13C40.MA7 to *U54_R13C40.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R7 to *4_R13C45.CIN7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7_0
PD_DEL      ---     2.680 *4_R13C45.CIN7 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A1 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A1 to     R16C43D.F1 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.194     R16C43D.F1 to     R15C42C.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_lt24
C1TOFCO_DE  ---     0.444     R15C42C.A1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39B.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C1TOFCO_DE  ---     0.444     R17C39B.A1 to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.912   (62.8% logic, 37.2% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.912ns  (62.8% logic, 37.2% route), 26 logic levels.

 Constraint Details:

     19.912ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.602ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P6 to *54_R13C40.MA6 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[6]
PD_DEL      ---     1.887 *54_R13C40.MA6 to *U54_R13C40.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R7 to *4_R13C45.CIN7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7_0
PD_DEL      ---     2.680 *4_R13C45.CIN7 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A1 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A1 to     R16C43D.F1 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.194     R16C43D.F1 to     R15C42C.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_lt24
C1TOFCO_DE  ---     0.444     R15C42C.A1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39B.A0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C0TOFCO_DE  ---     0.444     R17C39B.A0 to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.912   (62.8% logic, 37.2% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              loraModulator_0/constant0/BW_SR[6]  (from clk_test_c +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/phase[29]  (to clk_test_c +)

   Delay:              19.912ns  (62.8% logic, 37.2% route), 26 logic levels.

 Constraint Details:

     19.912ns physical path delay loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237 meets
     31.250ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 31.514ns) by 11.602ns

 Physical Path Details:

      Data path loraModulator_0/constant0/SLICE_204 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R19C38D.CLK to     R19C38D.Q0 loraModulator_0/constant0/SLICE_204 (from clk_test_c)
ROUTE         5     2.149     R19C38D.Q0 to *T18_R13C37.A6 loraModulator_0/BW_SR[6]
PD_DEL      ---     3.899 *T18_R13C37.A6 to *T18_R13C37.P7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR[0:35]
ROUTE         1     0.000 *T18_R13C37.P7 to *54_R13C40.MA7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_0[7]
PD_DEL      ---     1.887 *54_R13C40.MA7 to *U54_R13C40.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[0:53]
ROUTE         2     0.000 *U54_R13C40.R7 to *4_R13C45.CIN7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7_0
PD_DEL      ---     2.680 *4_R13C45.CIN7 to *U54_R13C45.R7 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add[18:71]
ROUTE         2     1.160 *U54_R13C45.R7 to     R16C43D.A1 loraModulator_0/chirpGen0/phase_u1/un1_BW_SR_add_R7
CTOF_DEL    ---     0.234     R16C43D.A1 to     R16C43D.F1 loraModulator_0/chirpGen0/phase_u1/SLICE_872
ROUTE         1     1.194     R16C43D.F1 to     R15C42C.A1 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_lt24
C1TOFCO_DE  ---     0.444     R15C42C.A1 to    R15C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_86
ROUTE         1     0.000    R15C42C.FCO to    R15C42D.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[24]
FCITOFCO_D  ---     0.070    R15C42D.FCI to    R15C42D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_87
ROUTE         1     0.000    R15C42D.FCO to    R15C43A.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[28]
FCITOFCO_D  ---     0.070    R15C43A.FCI to    R15C43A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_88
ROUTE         1     0.000    R15C43A.FCO to    R15C43B.FCI loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry_cry[32]
FCITOF0_DE  ---     0.440    R15C43B.FCI to     R15C43B.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_89
ROUTE         3     0.659     R15C43B.F0 to     R17C44C.D0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut_1_cry[32]
CTOF_DEL    ---     0.234     R17C44C.D0 to     R17C44C.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_1017
ROUTE        33     1.218     R17C44C.F0 to     R17C39B.A0 loraModulator_0/chirpGen0/phase_u1/un1_phaseOut30
C0TOFCO_DE  ---     0.444     R17C39B.A0 to    R17C39B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_41
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_2
FCITOFCO_D  ---     0.070    R17C39C.FCI to    R17C39C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_42
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_4
FCITOFCO_D  ---     0.070    R17C39D.FCI to    R17C39D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_43
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_6
FCITOFCO_D  ---     0.070    R17C40A.FCI to    R17C40A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_44
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_8
FCITOFCO_D  ---     0.070    R17C40B.FCI to    R17C40B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_45
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_10
FCITOFCO_D  ---     0.070    R17C40C.FCI to    R17C40C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_46
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_12
FCITOFCO_D  ---     0.070    R17C40D.FCI to    R17C40D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_47
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_14
FCITOFCO_D  ---     0.070    R17C41A.FCI to    R17C41A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_48
ROUTE         1     0.000    R17C41A.FCO to    R17C41B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_16
FCITOFCO_D  ---     0.070    R17C41B.FCI to    R17C41B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_49
ROUTE         1     0.000    R17C41B.FCO to    R17C41C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_18
FCITOFCO_D  ---     0.070    R17C41C.FCI to    R17C41C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_50
ROUTE         1     0.000    R17C41C.FCO to    R17C41D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_20
FCITOFCO_D  ---     0.070    R17C41D.FCI to    R17C41D.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_51
ROUTE         1     0.000    R17C41D.FCO to    R17C42A.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_22
FCITOFCO_D  ---     0.070    R17C42A.FCI to    R17C42A.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_52
ROUTE         1     0.000    R17C42A.FCO to    R17C42B.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_24
FCITOFCO_D  ---     0.070    R17C42B.FCI to    R17C42B.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_53
ROUTE         1     0.000    R17C42B.FCO to    R17C42C.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_26
FCITOFCO_D  ---     0.070    R17C42C.FCI to    R17C42C.FCO loraModulator_0/chirpGen0/phase_u1/SLICE_54
ROUTE         1     0.000    R17C42C.FCO to    R17C42D.FCI loraModulator_0/chirpGen0/phase_u1/phaseOut_cry_28
FCITOF0_DE  ---     0.440    R17C42D.FCI to     R17C42D.F0 loraModulator_0/chirpGen0/phase_u1/SLICE_55
ROUTE         1     1.024     R17C42D.F0 to     R18C42D.A1 loraModulator_0/chirpGen0/phase_u1/phaseNextOut[29]
CTOF_DEL    ---     0.234     R18C42D.A1 to     R18C42D.F1 loraModulator_0/chirpGen0/SLICE_237
ROUTE         1     0.000     R18C42D.F1 to    R18C42D.DI1 loraModulator_0/chirpGen0/phase_3[29] (to clk_test_c)
                  --------
                   19.912   (62.8% logic, 37.2% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clockDivider_0/SLICE_195 to loraModulator_0/constant0/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R19C38D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clockDivider_0/SLICE_195 to loraModulator_0/chirpGen0/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     2.725     R38C31A.Q0 to    R18C42D.CLK clk_test_c
                  --------
                    2.725   (0.0% logic, 100.0% route), 0 logic levels.

Report:   19.718ns is the minimum period for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pll_clko" 64.000000 MHz  |             |             |
;                                       |   64.000 MHz|   31.217 MHz|  17 *
                                        |             |             |
FREQUENCY NET "my_pll_instance/CLKIt"   |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |    31.250 ns|    19.718 ns|  27  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
IQSerializer_0/DEDFF_0/Q2               |       1|    4096|    100.00%
                                        |        |        |
IQSerializer_0/DEDFF_D1_3_m             |       1|    2124|     51.86%
                                        |        |        |
IQSerializer_0/N_66                     |       1|    2124|     51.86%
                                        |        |        |
IQSerializer_0/N_40                     |       1|    1972|     48.14%
                                        |        |        |
IQSerializer_0/DEDFF_D1_2_m             |       1|    1972|     48.14%
                                        |        |        |
IQSerializer_0/N_39                     |       1|    1288|     31.45%
                                        |        |        |
IQSerializer_0/N_65                     |       1|    1166|     28.47%
                                        |        |        |
IQSerializer_0/N_61                     |       1|     958|     23.39%
                                        |        |        |
loraModulator_0.chirpGen0.N_504         |       2|     877|     21.41%
                                        |        |        |
IQSerializer_0/N_36                     |       1|     684|     16.70%
                                        |        |        |
loraModulator_0.chirpGen0.cosIdeal_0.cos|        |        |
Out_0_i_a2_62[6]                        |       2|     653|     15.94%
                                        |        |        |
Q[8]                                    |       2|     639|     15.60%
                                        |        |        |
IQSerializer_0/N_34                     |       1|     634|     15.48%
                                        |        |        |
loraModulator_0.chirpGen0.N_777         |       2|     623|     15.21%
                                        |        |        |
loraModulator_0/chirpGen0/sinIdeal_0/sin|        |        |
Out_i_i_4[7]                            |       1|     590|     14.40%
                                        |        |        |
loraModulator_0/chirpGen0/acc[22]       |     196|     451|     11.01%
                                        |        |        |
loraModulator_0/chirpGen0/sinIdeal_0/sin|        |        |
Out_0_0_a2_i_1[6]                       |       1|     441|     10.77%
                                        |        |        |
loraModulator_0/chirpGen0/acc[16]       |     151|     410|     10.01%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: pll_clko   Source: my_pll_instance/PLLInst_0.CLKOP   Loads: 22
   Covered under: FREQUENCY NET "pll_clko" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_test_c   Source: clockDivider_0/SLICE_195.Q0
      Covered under: FREQUENCY NET "pll_clko" 64.000000 MHz ;   Transfers: 42

Clock Domain: my_pll_instance/CLKIt   Source: my_pll_instance/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_test_c   Source: clockDivider_0/SLICE_195.Q0   Loads: 171
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: pll_clko   Source: my_pll_instance/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 1


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 48747910
Cumulative negative slack: 48747910

Constraints cover 21340558 paths, 4 nets, and 7400 connections (99.93% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Jun 18 22:00:19 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o lora_tx_impl1.twr -gui -msgset Z:/tmp/lora-modulator/promote.xml lora_tx_impl1.ncd lora_tx_impl1.prf 
Design file:     lora_tx_impl1.ncd
Preference file: lora_tx_impl1.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "pll_clko" 64.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.166ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/current_state[1]  (from pll_clko -)
   Destination:    FF         Data in        IQSerializer_0/current_state[1]  (to pll_clko -)

   Delay:               0.283ns  (80.2% logic, 19.8% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay IQSerializer_0/SLICE_193 to IQSerializer_0/SLICE_193 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.166ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_193 to IQSerializer_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R27C52A.CLK to     R27C52A.Q0 IQSerializer_0/SLICE_193 (from pll_clko)
ROUTE         3     0.056     R27C52A.Q0 to     R27C52A.D0 IQSerializer_0/current_state[1]
CTOF_DEL    ---     0.075     R27C52A.D0 to     R27C52A.F0 IQSerializer_0/SLICE_193
ROUTE         1     0.000     R27C52A.F0 to    R27C52A.DI0 IQSerializer_0/current_state_nss[1] (to pll_clko)
                  --------
                    0.283   (80.2% logic, 19.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C52A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C52A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.167ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/QCounter[2]  (from pll_clko -)
   Destination:    FF         Data in        IQSerializer_0/QCounter[2]  (to pll_clko -)

   Delay:               0.284ns  (79.9% logic, 20.1% route), 2 logic levels.

 Constraint Details:

      0.284ns physical path delay IQSerializer_0/SLICE_192 to IQSerializer_0/SLICE_192 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.167ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_192 to IQSerializer_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R27C51A.CLK to     R27C51A.Q0 IQSerializer_0/SLICE_192 (from pll_clko)
ROUTE        10     0.057     R27C51A.Q0 to     R27C51A.D0 IQSerializer_0/QCounter[2]
CTOF_DEL    ---     0.075     R27C51A.D0 to     R27C51A.F0 IQSerializer_0/SLICE_192
ROUTE         1     0.000     R27C51A.F0 to    R27C51A.DI0 IQSerializer_0/QCounter_4[2] (to pll_clko)
                  --------
                    0.284   (79.9% logic, 20.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C51A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C51A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/QCounter[0]  (from pll_clko -)
   Destination:    FF         Data in        IQSerializer_0/QCounter[0]  (to pll_clko -)

   Delay:               0.285ns  (79.6% logic, 20.4% route), 2 logic levels.

 Constraint Details:

      0.285ns physical path delay IQSerializer_0/SLICE_191 to IQSerializer_0/SLICE_191 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.168ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_191 to IQSerializer_0/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R27C50A.CLK to     R27C50A.Q0 IQSerializer_0/SLICE_191 (from pll_clko)
ROUTE         8     0.058     R27C50A.Q0 to     R27C50A.D0 IQSerializer_0/QCounter[0]
CTOF_DEL    ---     0.075     R27C50A.D0 to     R27C50A.F0 IQSerializer_0/SLICE_191
ROUTE         1     0.000     R27C50A.F0 to    R27C50A.DI0 IQSerializer_0/QCounter_RNO[0] (to pll_clko)
                  --------
                    0.285   (79.6% logic, 20.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C50A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C50A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkOut  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/clkOut  (to pll_clko +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay clockDivider_0/SLICE_195 to clockDivider_0/SLICE_195 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_195 to clockDivider_0/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195 (from pll_clko)
ROUTE       171     0.056     R38C31A.Q0 to     R38C31A.D0 clk_test_c
CTOF_DEL    ---     0.075     R38C31A.D0 to     R38C31A.F0 clockDivider_0/SLICE_195
ROUTE         1     0.000     R38C31A.F0 to    R38C31A.DI0 clockDivider_0/fb (to pll_clko)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to clockDivider_0/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to clockDivider_0/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter[0]  (from pll_clko -)
   Destination:    FF         Data in        IQSerializer_0/ICounter[0]  (to pll_clko -)

   Delay:               0.296ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.296ns physical path delay IQSerializer_0/SLICE_189 to IQSerializer_0/SLICE_189 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.179ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_189 to IQSerializer_0/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R27C51C.CLK to     R27C51C.Q0 IQSerializer_0/SLICE_189 (from pll_clko)
ROUTE         8     0.069     R27C51C.Q0 to     R27C51C.C0 IQSerializer_0/ICounter[0]
CTOF_DEL    ---     0.075     R27C51C.C0 to     R27C51C.F0 IQSerializer_0/SLICE_189
ROUTE         1     0.000     R27C51C.F0 to    R27C51C.DI0 IQSerializer_0/ICounter_RNO[0] (to pll_clko)
                  --------
                    0.296   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C51C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C51C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter[2]  (from pll_clko -)
   Destination:    FF         Data in        IQSerializer_0/ICounter[2]  (to pll_clko -)

   Delay:               0.298ns  (76.2% logic, 23.8% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay IQSerializer_0/SLICE_190 to IQSerializer_0/SLICE_190 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.181ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_190 to IQSerializer_0/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R28C53D.CLK to     R28C53D.Q0 IQSerializer_0/SLICE_190 (from pll_clko)
ROUTE        10     0.071     R28C53D.Q0 to     R28C53D.C0 IQSerializer_0/ICounter[2]
CTOF_DEL    ---     0.075     R28C53D.C0 to     R28C53D.F0 IQSerializer_0/SLICE_190
ROUTE         1     0.000     R28C53D.F0 to    R28C53D.DI0 IQSerializer_0/ICounter_4[2] (to pll_clko)
                  --------
                    0.298   (76.2% logic, 23.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R28C53D.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R28C53D.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter[0]  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/lockCounter[0]  (to pll_clko +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay clockDivider_0/SLICE_197 to clockDivider_0/SLICE_197 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_197 to clockDivider_0/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C28C.CLK to     R42C28C.Q0 clockDivider_0/SLICE_197 (from pll_clko)
ROUTE         2     0.069     R42C28C.Q0 to     R42C28C.C0 clockDivider_0/lockCounter[0]
CTOF_DEL    ---     0.075     R42C28C.C0 to     R42C28C.F0 clockDivider_0/SLICE_197
ROUTE         1     0.000     R42C28C.F0 to    R42C28C.DI0 clockDivider_0/lockCounter_i[0] (to pll_clko)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to clockDivider_0/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C28C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to clockDivider_0/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C28C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/counter[0]  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/counter[0]  (to pll_clko +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay clockDivider_0/SLICE_196 to clockDivider_0/SLICE_196 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_196 to clockDivider_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R39C32C.CLK to     R39C32C.Q0 clockDivider_0/SLICE_196 (from pll_clko)
ROUTE         3     0.069     R39C32C.Q0 to     R39C32C.C0 clockDivider_0/counter[0]
CTOF_DEL    ---     0.075     R39C32C.C0 to     R39C32C.F0 clockDivider_0/SLICE_196
ROUTE         1     0.000     R39C32C.F0 to    R39C32C.DI0 clockDivider_0/counter_i[0] (to pll_clko)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to clockDivider_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R39C32C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to clockDivider_0/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R39C32C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        clockDivider_0/clkLock  (to pll_clko +)

   Delay:               0.308ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.308ns physical path delay clockDivider_0/SLICE_198 to clockDivider_0/SLICE_198 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.190ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.071     R42C30C.Q0 to     R42C30C.C0 clockDivider_0_clkLock
CTOF_DEL    ---     0.075     R42C30C.C0 to     R42C30C.F0 clockDivider_0/SLICE_198
ROUTE         1     0.000     R42C30C.F0 to    R42C30C.DI0 clockDivider_0/fb_0 (to pll_clko)
                  --------
                    0.308   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/QCounter[2]  (from pll_clko -)
   Destination:    FF         Data in        IQSerializer_0/QCounter[3]  (to pll_clko -)

   Delay:               0.361ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay IQSerializer_0/SLICE_192 to IQSerializer_0/SLICE_192 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.244ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_192 to IQSerializer_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R27C51A.CLK to     R27C51A.Q0 IQSerializer_0/SLICE_192 (from pll_clko)
ROUTE        10     0.134     R27C51A.Q0 to     R27C51A.C1 IQSerializer_0/QCounter[2]
CTOF_DEL    ---     0.075     R27C51A.C1 to     R27C51A.F1 IQSerializer_0/SLICE_192
ROUTE         1     0.000     R27C51A.F1 to    R27C51A.DI1 IQSerializer_0/QCounter_4[3] (to pll_clko)
                  --------
                    0.361   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C51A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path my_pll_instance/PLLInst_0 to IQSerializer_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.633  PLL_BL0.CLKOP to    R27C51A.CLK pll_clko
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "my_pll_instance/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            4096 items scored, 76 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        loraPacketGenerator_0/preambleCounter_pipe_14  (to clk_test_c +)

   Delay:               0.396ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      0.396ns physical path delay clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_281 exceeds
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.777ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.157     R42C30C.Q0 to     R42C32C.C0 clockDivider_0_clkLock
CTOF_DEL    ---     0.075     R42C32C.C0 to     R42C32C.F0 loraPacketGenerator_0/SLICE_281
ROUTE         2     0.002     R42C32C.F0 to    R42C32C.DI0 loraPacketGenerator_0/payloadCounter_1_sqmuxa (to clk_test_c)
                  --------
                    0.396   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to loraPacketGenerator_0/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R42C32C.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.680ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        counter_0/countDone  (to clk_test_c +)

   Delay:               0.492ns  (32.9% logic, 67.1% route), 1 logic levels.

 Constraint Details:

      0.492ns physical path delay clockDivider_0/SLICE_198 to SLICE_1056 exceeds
      0.117ns M_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.172ns) by 0.680ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to SLICE_1056:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.330     R42C30C.Q0 to     R40C33A.M0 clockDivider_0_clkLock (to clk_test_c)
                  --------
                    0.492   (32.9% logic, 67.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to SLICE_1056:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R40C33A.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.588ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        loraPacketGenerator_0/current_state[1]  (to clk_test_c +)

   Delay:               0.585ns  (40.5% logic, 59.5% route), 2 logic levels.

 Constraint Details:

      0.585ns physical path delay clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_277 exceeds
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.588ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.348     R42C30C.Q0 to     R41C33A.A1 clockDivider_0_clkLock
CTOF_DEL    ---     0.075     R41C33A.A1 to     R41C33A.F1 loraPacketGenerator_0/SLICE_277
ROUTE         1     0.000     R41C33A.F1 to    R41C33A.DI1 loraPacketGenerator_0/N_55ss (to clk_test_c)
                  --------
                    0.585   (40.5% logic, 59.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to loraPacketGenerator_0/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R41C33A.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.459ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        loraModulator_0/chirpGen0/done  (to clk_test_c +)

   Delay:               0.714ns  (33.2% logic, 66.8% route), 2 logic levels.

 Constraint Details:

      0.714ns physical path delay clockDivider_0/SLICE_198 to loraModulator_0/chirpGen0/SLICE_275 exceeds
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.459ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to loraModulator_0/chirpGen0/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.477     R42C30C.Q0 to     R35C36C.B0 clockDivider_0_clkLock
CTOF_DEL    ---     0.075     R35C36C.B0 to     R35C36C.F0 loraModulator_0/chirpGen0/SLICE_275
ROUTE         1     0.000     R35C36C.F0 to    R35C36C.DI0 loraModulator_0/chirpGen0/donec (to clk_test_c)
                  --------
                    0.714   (33.2% logic, 66.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to loraModulator_0/chirpGen0/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R35C36C.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.393ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        loraPacketGenerator_0/payloadCounter[1]  (to clk_test_c +)

   Delay:               0.780ns  (50.6% logic, 49.4% route), 4 logic levels.

 Constraint Details:

      0.780ns physical path delay clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_159 exceeds
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.393ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.157     R42C30C.Q0 to     R42C32C.C0 clockDivider_0_clkLock
CTOF_DEL    ---     0.075     R42C32C.C0 to     R42C32C.F0 loraPacketGenerator_0/SLICE_281
ROUTE         2     0.228     R42C32C.F0 to     R42C33A.A0 loraPacketGenerator_0/payloadCounter_1_sqmuxa
C0TOFCO_DE  ---     0.072     R42C33A.A0 to    R42C33A.FCO loraPacketGenerator_0/SLICE_158
ROUTE         1     0.000    R42C33A.FCO to    R42C33B.FCI loraPacketGenerator_0/un1_payloadCounter_14_cry_0
FCITOF0_DE  ---     0.086    R42C33B.FCI to     R42C33B.F0 loraPacketGenerator_0/SLICE_159
ROUTE         1     0.000     R42C33B.F0 to    R42C33B.DI0 loraPacketGenerator_0/un1_payloadCounter_14[1] (to clk_test_c)
                  --------
                    0.780   (50.6% logic, 49.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to loraPacketGenerator_0/SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R42C33B.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.390ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        loraPacketGenerator_0/symVal[0]  (to clk_test_c +)

   Delay:               0.783ns  (33.1% logic, 66.9% route), 2 logic levels.

 Constraint Details:

      0.783ns physical path delay clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_283 exceeds
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.390ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.524     R42C30C.Q0 to     R38C34A.A0 clockDivider_0_clkLock
CTOOFX_DEL  ---     0.097     R38C34A.A0 to   R38C34A.OFX0 loraPacketGenerator_0/SLICE_283
ROUTE         1     0.000   R38C34A.OFX0 to    R38C34A.DI0 loraPacketGenerator_0/next_symVal[0] (to clk_test_c)
                  --------
                    0.783   (33.1% logic, 66.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to loraPacketGenerator_0/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R38C34A.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.390ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        loraPacketGenerator_0/symVal[1]  (to clk_test_c +)

   Delay:               0.783ns  (33.1% logic, 66.9% route), 2 logic levels.

 Constraint Details:

      0.783ns physical path delay clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_284 exceeds
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.390ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.524     R42C30C.Q0 to     R38C34B.A0 clockDivider_0_clkLock
CTOOFX_DEL  ---     0.097     R38C34B.A0 to   R38C34B.OFX0 loraPacketGenerator_0/SLICE_284
ROUTE         1     0.000   R38C34B.OFX0 to    R38C34B.DI0 loraPacketGenerator_0/next_symVal[1] (to clk_test_c)
                  --------
                    0.783   (33.1% logic, 66.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to loraPacketGenerator_0/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R38C34B.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        loraPacketGenerator_0/symVal[7]  (to clk_test_c +)

   Delay:               0.789ns  (32.8% logic, 67.2% route), 2 logic levels.

 Constraint Details:

      0.789ns physical path delay clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_290 exceeds
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.384ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.530     R42C30C.Q0 to     R38C34D.B0 clockDivider_0_clkLock
CTOOFX_DEL  ---     0.097     R38C34D.B0 to   R38C34D.OFX0 loraPacketGenerator_0/SLICE_290
ROUTE         1     0.000   R38C34D.OFX0 to    R38C34D.DI0 loraPacketGenerator_0/next_symVal[7] (to clk_test_c)
                  --------
                    0.789   (32.8% logic, 67.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to loraPacketGenerator_0/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R38C34D.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        loraPacketGenerator_0/symVal[4]  (to clk_test_c +)

   Delay:               0.789ns  (32.8% logic, 67.2% route), 2 logic levels.

 Constraint Details:

      0.789ns physical path delay clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_287 exceeds
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.384ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to loraPacketGenerator_0/SLICE_287:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.530     R42C30C.Q0 to     R39C34D.B0 clockDivider_0_clkLock
CTOOFX_DEL  ---     0.097     R39C34D.B0 to   R39C34D.OFX0 loraPacketGenerator_0/SLICE_287
ROUTE         1     0.000   R39C34D.OFX0 to    R39C34D.DI0 loraPacketGenerator_0/next_symVal[4] (to clk_test_c)
                  --------
                    0.789   (32.8% logic, 67.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to loraPacketGenerator_0/SLICE_287:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R39C34D.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkLock  (from pll_clko +)
   Destination:    FF         Data in        loraModulator_0/IQStart  (to clk_test_c +)

   Delay:               0.791ns  (30.0% logic, 70.0% route), 2 logic levels.

 Constraint Details:

      0.791ns physical path delay clockDivider_0/SLICE_198 to loraModulator_0/SLICE_274 exceeds
      0.118ns DIN_HLD and
      0.000ns delay constraint less
     -1.055ns skew less
      0.000ns feedback compensation requirement (totaling 1.173ns) by 0.382ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_198 to loraModulator_0/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C30C.CLK to     R42C30C.Q0 clockDivider_0/SLICE_198 (from pll_clko)
ROUTE        24     0.554     R42C30C.Q0 to     R35C38A.A0 clockDivider_0_clkLock
CTOF_DEL    ---     0.075     R35C38A.A0 to     R35C38A.F0 loraModulator_0/SLICE_274
ROUTE         1     0.000     R35C38A.F0 to    R35C38A.DI0 loraModulator_0/IQStartc (to clk_test_c)
                  --------
                    0.791   (30.0% logic, 70.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R42C30C.CLK pll_clko
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to loraModulator_0/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT my_pll_instance/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI my_pll_instance/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.633  PLL_BL0.CLKOP to    R38C31A.CLK pll_clko
REG_DEL     ---     0.192    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_195
ROUTE       171     0.863     R38C31A.Q0 to    R35C38A.CLK clk_test_c
                  --------
                    3.123   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP my_pll_instance/PLLInst_0
ROUTE        22     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB pll_clko
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pll_clko" 64.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.166 ns|   2  
                                        |             |             |
FREQUENCY NET "my_pll_instance/CLKIt"   |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |            -|            -|   2 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
clockDivider_0_clkLock                  |      24|      76|    100.00%
                                        |        |        |
loraPacketGenerator_0/payloadCounter_1_s|        |        |
qmuxa                                   |       2|      15|     19.74%
                                        |        |        |
loraPacketGenerator_0/un1_payloadCounter|        |        |
_14_cry_0                               |       1|      13|     17.11%
                                        |        |        |
counter_0/un3_waitcountlto19_0_2_RNIVQAM|        |        |
1                                       |      11|      11|     14.47%
                                        |        |        |
loraPacketGenerator_0/un1_payloadCounter|        |        |
_14_cry_2                               |       1|      11|     14.47%
                                        |        |        |
loraPacketGenerator_0/next_symVal_10_sqm|        |        |
uxa                                     |      10|      10|     13.16%
                                        |        |        |
loraPacketGenerator_0/un1_payloadCounter|        |        |
_14_cry_4                               |       1|       9|     11.84%
                                        |        |        |
loraPacketGenerator_0/N_28_i            |       9|       9|     11.84%
                                        |        |        |
loraPacketGenerator_0/payloadCounter_0_s|        |        |
qmuxa                                   |       8|       8|     10.53%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: pll_clko   Source: my_pll_instance/PLLInst_0.CLKOP   Loads: 22
   Covered under: FREQUENCY NET "pll_clko" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_test_c   Source: clockDivider_0/SLICE_195.Q0
      Covered under: FREQUENCY NET "pll_clko" 64.000000 MHz ;   Transfers: 42

Clock Domain: my_pll_instance/CLKIt   Source: my_pll_instance/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_test_c   Source: clockDivider_0/SLICE_195.Q0   Loads: 171
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: pll_clko   Source: my_pll_instance/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 1


Timing summary (Hold):
---------------

Timing errors: 76  Score: 18519
Cumulative negative slack: 18519

Constraints cover 21340558 paths, 4 nets, and 7400 connections (99.93% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 76 (hold)
Score: 48747910 (setup), 18519 (hold)
Cumulative negative slack: 48766429 (48747910+18519)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

