

================================================================
== Synthesis Summary Report of 'lzw_fpga'
================================================================
+ General Information: 
    * Date:           Fri Nov 14 13:20:18 2025
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        ESE5320_FinalProject
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+--------+-------+----------+-----------+----------+---------+-------+----------+----------+----+-----------+------------+-----+
    |        Modules       |  Issue |       | Latency  |  Latency  | Iteration|         |  Trip |          |          |    |           |            |     |
    |        & Loops       |  Type  | Slack | (cycles) |    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   | DSP|     FF    |     LUT    | URAM|
    +----------------------+--------+-------+----------+-----------+----------+---------+-------+----------+----------+----+-----------+------------+-----+
    |+ lzw_fpga            |  Timing|   0.00|         -|          -|         -|        -|      -|        no|  90 (20%)|   -|  3101 (2%)|  8445 (11%)|    -|
    | o dict_setup_loop    |       -|  -4.87|       256|  1.707e+03|         1|        1|    256|       yes|         -|   -|          -|           -|    -|
    | o Loop 2             |       -|  -4.87|         -|          -|         3|        1|      -|       yes|         -|   -|          -|           -|    -|
    | o main_lzw_loop      |       -|  -4.87|  67158009|  4.477e+08|      8199|        -|   8191|        no|         -|   -|          -|           -|    -|
    |  o dict_search_loop  |       -|  -4.87|      8193|  5.462e+04|         2|        1|   8192|       yes|         -|   -|          -|           -|    -|
    | o Loop 4             |       -|  -4.87|     13312|  8.875e+04|         1|        1|  13312|       yes|         -|   -|          -|           -|    -|
    | o code_packing_loop  |       -|  -4.87|      8192|  5.462e+04|         2|        1|   8192|       yes|         -|   -|          -|           -|    -|
    | o Loop 6             |       -|  -4.87|         -|          -|         3|        1|      -|       yes|         -|   -|          -|           -|    -|
    +----------------------+--------+-------+----------+-----------+----------+---------+-------+----------+----------+----+-----------+------------+-----+

