# final
Final synthesis: implementing an MMU, together with a MIPS CPU, using Verilog HDL.
