
cr18_act_ctrl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1ec  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000794  0800b2fc  0800b2fc  0001b2fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000078  0800ba90  0800ba90  0001ba90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000001e0  0800bb08  0800bb08  0001bb08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000008  0800bce8  0800bce8  0001bce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800bcf0  0800bcf0  0001bcf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000518  20000000  0800bcf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000016b0  20000518  0800c20c  00020518  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  20001bc8  0800c20c  00021bc8  2**0
                  ALLOC
 10 .ARM.attributes 00000029  00000000  00000000  00020518  2**0
                  CONTENTS, READONLY
 11 .debug_info   00020073  00000000  00000000  00020541  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000042a0  00000000  00000000  000405b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000aa52  00000000  00000000  00044854  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000440  00000000  00000000  0004f2a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000558  00000000  00000000  0004f6e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00006476  00000000  00000000  0004fc40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000070e8  00000000  00000000  000560b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005d19e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003520  00000000  00000000  0005d21c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         0000003c  00000000  00000000  0006073c  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      00000076  00000000  00000000  00060778  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000518 	.word	0x20000518
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b2e0 	.word	0x0800b2e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000051c 	.word	0x2000051c
 800014c:	0800b2e0 	.word	0x0800b2e0

08000150 <_Z22feet_velocity_callbackRKN8std_msgs15Int32MultiArrayE>:
{
    stepper_lift.set_target_position(lift_pos_msg.data);
}

void feet_velocity_callback(const std_msgs::Int32MultiArray& feet_vel_msg)
{
 8000150:	b538      	push	{r3, r4, r5, lr}
 8000152:	4605      	mov	r5, r0
    stepper_feet[0].set_target(feet_vel_msg.data[0]);
 8000154:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000156:	4c09      	ldr	r4, [pc, #36]	; (800017c <_Z22feet_velocity_callbackRKN8std_msgs15Int32MultiArrayE+0x2c>)
 8000158:	6819      	ldr	r1, [r3, #0]
 800015a:	4620      	mov	r0, r4
 800015c:	f000 fd3e 	bl	8000bdc <_ZN19StepperVelocityCtrl10set_targetEi>
    stepper_feet[1].set_target(feet_vel_msg.data[1]);
 8000160:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000162:	6859      	ldr	r1, [r3, #4]
 8000164:	f104 00c8 	add.w	r0, r4, #200	; 0xc8
 8000168:	f000 fd38 	bl	8000bdc <_ZN19StepperVelocityCtrl10set_targetEi>
    stepper_feet[2].set_target(feet_vel_msg.data[2]);
 800016c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800016e:	6899      	ldr	r1, [r3, #8]
 8000170:	f504 70c8 	add.w	r0, r4, #400	; 0x190
 8000174:	f000 fd32 	bl	8000bdc <_ZN19StepperVelocityCtrl10set_targetEi>
 8000178:	bd38      	pop	{r3, r4, r5, pc}
 800017a:	bf00      	nop
 800017c:	20000534 	.word	0x20000534

08000180 <_ZL12MX_GPIO_Initv>:
 * Output
 * EVENT_OUT
 * EXTI
 */
static void MX_GPIO_Init(void)
{
 8000180:	b570      	push	{r4, r5, r6, lr}
 8000182:	b088      	sub	sp, #32

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE()
 8000184:	4b1e      	ldr	r3, [pc, #120]	; (8000200 <_ZL12MX_GPIO_Initv+0x80>)
 8000186:	699a      	ldr	r2, [r3, #24]
 8000188:	f042 0210 	orr.w	r2, r2, #16
 800018c:	619a      	str	r2, [r3, #24]
 800018e:	699a      	ldr	r2, [r3, #24]
 8000190:	f002 0210 	and.w	r2, r2, #16
 8000194:	9200      	str	r2, [sp, #0]
 8000196:	9a00      	ldr	r2, [sp, #0]
    ;
    __HAL_RCC_GPIOD_CLK_ENABLE()
 8000198:	699a      	ldr	r2, [r3, #24]
 800019a:	f042 0220 	orr.w	r2, r2, #32
 800019e:	619a      	str	r2, [r3, #24]
 80001a0:	699a      	ldr	r2, [r3, #24]
 80001a2:	f002 0220 	and.w	r2, r2, #32
 80001a6:	9201      	str	r2, [sp, #4]
 80001a8:	9a01      	ldr	r2, [sp, #4]
    ;
    __HAL_RCC_GPIOA_CLK_ENABLE()
 80001aa:	699a      	ldr	r2, [r3, #24]
 80001ac:	f042 0204 	orr.w	r2, r2, #4
 80001b0:	619a      	str	r2, [r3, #24]
 80001b2:	699a      	ldr	r2, [r3, #24]
 80001b4:	f002 0204 	and.w	r2, r2, #4
 80001b8:	9202      	str	r2, [sp, #8]
 80001ba:	9a02      	ldr	r2, [sp, #8]
    ;
    __HAL_RCC_GPIOB_CLK_ENABLE()
 80001bc:	699a      	ldr	r2, [r3, #24]
 80001be:	f042 0208 	orr.w	r2, r2, #8
 80001c2:	619a      	str	r2, [r3, #24]
 80001c4:	699b      	ldr	r3, [r3, #24]
 80001c6:	f003 0308 	and.w	r3, r3, #8
 80001ca:	9303      	str	r3, [sp, #12]
 80001cc:	9b03      	ldr	r3, [sp, #12]
    ;

    GPIO_InitTypeDef sGPIOConfig;

    sGPIOConfig.Mode = GPIO_MODE_OUTPUT_PP;
 80001ce:	2601      	movs	r6, #1
 80001d0:	9605      	str	r6, [sp, #20]
    sGPIOConfig.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 80001d2:	23ff      	movs	r3, #255	; 0xff
 80001d4:	9304      	str	r3, [sp, #16]
    sGPIOConfig.Pull = GPIO_NOPULL;
 80001d6:	2500      	movs	r5, #0
 80001d8:	9506      	str	r5, [sp, #24]
    sGPIOConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 80001da:	2403      	movs	r4, #3
 80001dc:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &sGPIOConfig);
 80001de:	a904      	add	r1, sp, #16
 80001e0:	4808      	ldr	r0, [pc, #32]	; (8000204 <_ZL12MX_GPIO_Initv+0x84>)
 80001e2:	f002 faab 	bl	800273c <HAL_GPIO_Init>

    sGPIOConfig.Mode = GPIO_MODE_OUTPUT_PP;
 80001e6:	9605      	str	r6, [sp, #20]
    sGPIOConfig.Pin = GPIO_PIN_13;
 80001e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001ec:	9304      	str	r3, [sp, #16]
    sGPIOConfig.Pull = GPIO_NOPULL;
 80001ee:	9506      	str	r5, [sp, #24]
    sGPIOConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 80001f0:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &sGPIOConfig);
 80001f2:	a904      	add	r1, sp, #16
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <_ZL12MX_GPIO_Initv+0x88>)
 80001f6:	f002 faa1 	bl	800273c <HAL_GPIO_Init>
}
 80001fa:	b008      	add	sp, #32
 80001fc:	bd70      	pop	{r4, r5, r6, pc}
 80001fe:	bf00      	nop
 8000200:	40021000 	.word	0x40021000
 8000204:	40010800 	.word	0x40010800
 8000208:	40011000 	.word	0x40011000

0800020c <_ZL11MX_DMA_Initv>:
{
 800020c:	b500      	push	{lr}
 800020e:	b083      	sub	sp, #12
    __HAL_RCC_DMA1_CLK_ENABLE()
 8000210:	4b0e      	ldr	r3, [pc, #56]	; (800024c <_ZL11MX_DMA_Initv+0x40>)
 8000212:	695a      	ldr	r2, [r3, #20]
 8000214:	f042 0201 	orr.w	r2, r2, #1
 8000218:	615a      	str	r2, [r3, #20]
 800021a:	695b      	ldr	r3, [r3, #20]
 800021c:	f003 0301 	and.w	r3, r3, #1
 8000220:	9301      	str	r3, [sp, #4]
 8000222:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 1, 1);
 8000224:	2201      	movs	r2, #1
 8000226:	4611      	mov	r1, r2
 8000228:	200e      	movs	r0, #14
 800022a:	f001 f9a3 	bl	8001574 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800022e:	200e      	movs	r0, #14
 8000230:	f001 f9d2 	bl	80015d8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 1);
 8000234:	2201      	movs	r2, #1
 8000236:	4611      	mov	r1, r2
 8000238:	200f      	movs	r0, #15
 800023a:	f001 f99b 	bl	8001574 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800023e:	200f      	movs	r0, #15
 8000240:	f001 f9ca 	bl	80015d8 <HAL_NVIC_EnableIRQ>
}
 8000244:	b003      	add	sp, #12
 8000246:	f85d fb04 	ldr.w	pc, [sp], #4
 800024a:	bf00      	nop
 800024c:	40021000 	.word	0x40021000

08000250 <_Z22lift_position_callbackRKN8std_msgs5Int32E>:
{
 8000250:	b508      	push	{r3, lr}
    stepper_lift.set_target_position(lift_pos_msg.data);
 8000252:	6841      	ldr	r1, [r0, #4]
 8000254:	4801      	ldr	r0, [pc, #4]	; (800025c <_Z22lift_position_callbackRKN8std_msgs5Int32E+0xc>)
 8000256:	f000 fc1f 	bl	8000a98 <_ZN19StepperPositionCtrl19set_target_positionEi>
 800025a:	bd08      	pop	{r3, pc}
 800025c:	2000078c 	.word	0x2000078c

08000260 <_Z41__static_initialization_and_destruction_0ii>:
    /* User can add his own implementation to report the HAL error return state */
    while (1)
    {
    }
    /* USER CODE END Error_Handler_Debug */
}
 8000260:	2801      	cmp	r0, #1
 8000262:	d000      	beq.n	8000266 <_Z41__static_initialization_and_destruction_0ii+0x6>
 8000264:	4770      	bx	lr
 8000266:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800026a:	4299      	cmp	r1, r3
 800026c:	d1fa      	bne.n	8000264 <_Z41__static_initialization_and_destruction_0ii+0x4>
 800026e:	b570      	push	{r4, r5, r6, lr}
 8000270:	b082      	sub	sp, #8
	uint16_t tx_head = 0;
	uint16_t tx_tail = 0;
	UART_HandleTypeDef &huart;

public:
	SerialClass(UART_HandleTypeDef &huart) : huart(huart)
 8000272:	4d66      	ldr	r5, [pc, #408]	; (800040c <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8000274:	2201      	movs	r2, #1
 8000276:	f885 2b24 	strb.w	r2, [r5, #2852]	; 0xb24
 800027a:	2400      	movs	r4, #0
 800027c:	f8a5 4b26 	strh.w	r4, [r5, #2854]	; 0xb26
 8000280:	f8a5 4b28 	strh.w	r4, [r5, #2856]	; 0xb28
 8000284:	f8a5 4b2a 	strh.w	r4, [r5, #2858]	; 0xb2a
 8000288:	f505 6333 	add.w	r3, r5, #2864	; 0xb30
 800028c:	f8c5 3b2c 	str.w	r3, [r5, #2860]	; 0xb2c
        GPIO_PIN_2, GPIOA, GPIO_PIN_3), StepperVelocityCtrl(GPIOA, GPIO_PIN_4, GPIOA, GPIO_PIN_5) };
 8000290:	4e5f      	ldr	r6, [pc, #380]	; (8000410 <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8000292:	2302      	movs	r3, #2
 8000294:	9300      	str	r3, [sp, #0]
 8000296:	4633      	mov	r3, r6
 8000298:	4631      	mov	r1, r6
 800029a:	4628      	mov	r0, r5
 800029c:	f000 fc08 	bl	8000ab0 <_ZN19StepperVelocityCtrlC1EP12GPIO_TypeDeftS1_t>
 80002a0:	2308      	movs	r3, #8
 80002a2:	9300      	str	r3, [sp, #0]
 80002a4:	4633      	mov	r3, r6
 80002a6:	2204      	movs	r2, #4
 80002a8:	4631      	mov	r1, r6
 80002aa:	f105 00c8 	add.w	r0, r5, #200	; 0xc8
 80002ae:	f000 fbff 	bl	8000ab0 <_ZN19StepperVelocityCtrlC1EP12GPIO_TypeDeftS1_t>
 80002b2:	2320      	movs	r3, #32
 80002b4:	9300      	str	r3, [sp, #0]
 80002b6:	4633      	mov	r3, r6
 80002b8:	2210      	movs	r2, #16
 80002ba:	4631      	mov	r1, r6
 80002bc:	f505 70c8 	add.w	r0, r5, #400	; 0x190
 80002c0:	f000 fbf6 	bl	8000ab0 <_ZN19StepperVelocityCtrlC1EP12GPIO_TypeDeftS1_t>
StepperPositionCtrl stepper_lift(GPIOA, GPIO_PIN_6, GPIOA, GPIO_PIN_7);
 80002c4:	2380      	movs	r3, #128	; 0x80
 80002c6:	9300      	str	r3, [sp, #0]
 80002c8:	4633      	mov	r3, r6
 80002ca:	2240      	movs	r2, #64	; 0x40
 80002cc:	4631      	mov	r1, r6
 80002ce:	f505 7016 	add.w	r0, r5, #600	; 0x258
 80002d2:	f000 fa89 	bl	80007e8 <_ZN19StepperPositionCtrlC1EP12GPIO_TypeDeftS1_t>

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 80002d6:	4b4f      	ldr	r3, [pc, #316]	; (8000414 <_Z41__static_initialization_and_destruction_0ii+0x1b4>)
 80002d8:	f8c5 3b70 	str.w	r3, [r5, #2928]	; 0xb70

class STM32Hardware
{
public:
	STM32Hardware() :
			com(&serial)
 80002dc:	f505 7349 	add.w	r3, r5, #804	; 0x324
 80002e0:	f8c5 3b74 	str.w	r3, [r5, #2932]	; 0xb74
 80002e4:	f241 4364 	movw	r3, #5220	; 0x1464
 80002e8:	54ec      	strb	r4, [r5, r3]
      _strings_type * strings;

    RequestParamResponse():
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 80002ea:	4a4b      	ldr	r2, [pc, #300]	; (8000418 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 80002ec:	f241 4378 	movw	r3, #5240	; 0x1478
 80002f0:	50ea      	str	r2, [r5, r3]
 80002f2:	f241 437c 	movw	r3, #5244	; 0x147c
 80002f6:	50ec      	str	r4, [r5, r3]
 80002f8:	f241 4384 	movw	r3, #5252	; 0x1484
 80002fc:	50ec      	str	r4, [r5, r3]
 80002fe:	f241 4388 	movw	r3, #5256	; 0x1488
 8000302:	50ec      	str	r4, [r5, r3]
 8000304:	f241 4390 	movw	r3, #5264	; 0x1490
 8000308:	50ec      	str	r4, [r5, r3]
 800030a:	f241 4394 	movw	r3, #5268	; 0x1494
 800030e:	50ec      	str	r4, [r5, r3]
 8000310:	f241 439c 	movw	r3, #5276	; 0x149c
 8000314:	50ec      	str	r4, [r5, r3]
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8000316:	4623      	mov	r3, r4
 8000318:	2b18      	cmp	r3, #24
 800031a:	d809      	bhi.n	8000330 <_Z41__static_initialization_and_destruction_0ii+0xd0>
      publishers[i] = 0;
 800031c:	f203 2106 	addw	r1, r3, #518	; 0x206
 8000320:	4a3a      	ldr	r2, [pc, #232]	; (800040c <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8000322:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8000326:	2100      	movs	r1, #0
 8000328:	f8c2 1b70 	str.w	r1, [r2, #2928]	; 0xb70
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 800032c:	3301      	adds	r3, #1
 800032e:	e7f3      	b.n	8000318 <_Z41__static_initialization_and_destruction_0ii+0xb8>
 8000330:	2300      	movs	r3, #0

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8000332:	2b18      	cmp	r3, #24
 8000334:	d809      	bhi.n	800034a <_Z41__static_initialization_and_destruction_0ii+0xea>
      subscribers[i] = 0;
 8000336:	f203 211e 	addw	r1, r3, #542	; 0x21e
 800033a:	4a34      	ldr	r2, [pc, #208]	; (800040c <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 800033c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8000340:	2100      	movs	r1, #0
 8000342:	f8c2 1b74 	str.w	r1, [r2, #2932]	; 0xb74
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8000346:	3301      	adds	r3, #1
 8000348:	e7f3      	b.n	8000332 <_Z41__static_initialization_and_destruction_0ii+0xd2>
 800034a:	2300      	movs	r3, #0

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 800034c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000350:	d206      	bcs.n	8000360 <_Z41__static_initialization_and_destruction_0ii+0x100>
      message_in[i] = 0;
 8000352:	4a2e      	ldr	r2, [pc, #184]	; (800040c <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8000354:	441a      	add	r2, r3
 8000356:	2100      	movs	r1, #0
 8000358:	f882 1b88 	strb.w	r1, [r2, #2952]	; 0xb88
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 800035c:	3301      	adds	r3, #1
 800035e:	e7f5      	b.n	800034c <_Z41__static_initialization_and_destruction_0ii+0xec>
 8000360:	2300      	movs	r3, #0

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8000362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000366:	d206      	bcs.n	8000376 <_Z41__static_initialization_and_destruction_0ii+0x116>
      message_out[i] = 0;
 8000368:	4a28      	ldr	r2, [pc, #160]	; (800040c <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 800036a:	441a      	add	r2, r3
 800036c:	2100      	movs	r1, #0
 800036e:	f882 1f88 	strb.w	r1, [r2, #3976]	; 0xf88
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8000372:	3301      	adds	r3, #1
 8000374:	e7f5      	b.n	8000362 <_Z41__static_initialization_and_destruction_0ii+0x102>
    req_param_resp.floats_length = 0;
    req_param_resp.floats = NULL;
    req_param_resp.ints_length = 0;
    req_param_resp.ints = NULL;

    spin_timeout_ = 0;
 8000376:	2200      	movs	r2, #0
 8000378:	4b24      	ldr	r3, [pc, #144]	; (800040c <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 800037a:	f8c3 2b84 	str.w	r2, [r3, #2948]	; 0xb84
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
      data("")
 800037e:	4b27      	ldr	r3, [pc, #156]	; (800041c <_Z41__static_initialization_and_destruction_0ii+0x1bc>)
 8000380:	4927      	ldr	r1, [pc, #156]	; (8000420 <_Z41__static_initialization_and_destruction_0ii+0x1c0>)
 8000382:	f8c3 13a8 	str.w	r1, [r3, #936]	; 0x3a8
 8000386:	4827      	ldr	r0, [pc, #156]	; (8000424 <_Z41__static_initialization_and_destruction_0ii+0x1c4>)
 8000388:	f8c3 03ac 	str.w	r0, [r3, #940]	; 0x3ac
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 800038c:	4926      	ldr	r1, [pc, #152]	; (8000428 <_Z41__static_initialization_and_destruction_0ii+0x1c8>)
 800038e:	f8c3 13b0 	str.w	r1, [r3, #944]	; 0x3b0
 8000392:	f503 716a 	add.w	r1, r3, #936	; 0x3a8
 8000396:	f8c3 13b4 	str.w	r1, [r3, #948]	; 0x3b4
 800039a:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
    cb_(cb),
    endpoint_(endpoint)
 800039e:	4923      	ldr	r1, [pc, #140]	; (800042c <_Z41__static_initialization_and_destruction_0ii+0x1cc>)
 80003a0:	f8c3 13c4 	str.w	r1, [r3, #964]	; 0x3c4
    public:
      typedef int32_t _data_type;
      _data_type data;

    Int32():
      data(0)
 80003a4:	4922      	ldr	r1, [pc, #136]	; (8000430 <_Z41__static_initialization_and_destruction_0ii+0x1d0>)
 80003a6:	f8c3 13d0 	str.w	r1, [r3, #976]	; 0x3d0
 80003aa:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
 80003ae:	4921      	ldr	r1, [pc, #132]	; (8000434 <_Z41__static_initialization_and_destruction_0ii+0x1d4>)
 80003b0:	f8c3 13d8 	str.w	r1, [r3, #984]	; 0x3d8
 80003b4:	2101      	movs	r1, #1
 80003b6:	f8c3 13dc 	str.w	r1, [r3, #988]	; 0x3dc
  {
    topic_ = topic_name;
 80003ba:	4c1f      	ldr	r4, [pc, #124]	; (8000438 <_Z41__static_initialization_and_destruction_0ii+0x1d8>)
 80003bc:	f8c3 43cc 	str.w	r4, [r3, #972]	; 0x3cc
    endpoint_(endpoint)
 80003c0:	4c1e      	ldr	r4, [pc, #120]	; (800043c <_Z41__static_initialization_and_destruction_0ii+0x1dc>)
 80003c2:	f8c3 43e0 	str.w	r4, [r3, #992]	; 0x3e0
      _data_type st_data;
      _data_type * data;

    Int32MultiArray():
      layout(),
      data_length(0), data(NULL)
 80003c6:	4c1e      	ldr	r4, [pc, #120]	; (8000440 <_Z41__static_initialization_and_destruction_0ii+0x1e0>)
 80003c8:	f8c3 43ec 	str.w	r4, [r3, #1004]	; 0x3ec
      typedef uint32_t _data_offset_type;
      _data_offset_type data_offset;

    MultiArrayLayout():
      dim_length(0), dim(NULL),
      data_offset(0)
 80003cc:	4c1d      	ldr	r4, [pc, #116]	; (8000444 <_Z41__static_initialization_and_destruction_0ii+0x1e4>)
 80003ce:	f8c3 43f0 	str.w	r4, [r3, #1008]	; 0x3f0
 80003d2:	f8c3 23f4 	str.w	r2, [r3, #1012]	; 0x3f4
      _stride_type stride;

    MultiArrayDimension():
      label(""),
      size(0),
      stride(0)
 80003d6:	4c1c      	ldr	r4, [pc, #112]	; (8000448 <_Z41__static_initialization_and_destruction_0ii+0x1e8>)
 80003d8:	f8c3 43f8 	str.w	r4, [r3, #1016]	; 0x3f8
 80003dc:	f8c3 03fc 	str.w	r0, [r3, #1020]	; 0x3fc
 80003e0:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
 80003e4:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80003e8:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 80003ec:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
 80003f0:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
 80003f4:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
 80003f8:	4a14      	ldr	r2, [pc, #80]	; (800044c <_Z41__static_initialization_and_destruction_0ii+0x1ec>)
 80003fa:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
 80003fe:	f8c3 1420 	str.w	r1, [r3, #1056]	; 0x420
    topic_ = topic_name;
 8000402:	4a13      	ldr	r2, [pc, #76]	; (8000450 <_Z41__static_initialization_and_destruction_0ii+0x1f0>)
 8000404:	f8c3 23e8 	str.w	r2, [r3, #1000]	; 0x3e8
}
 8000408:	b002      	add	sp, #8
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	20000534 	.word	0x20000534
 8000410:	40010800 	.word	0x40010800
 8000414:	0800b6b8 	.word	0x0800b6b8
 8000418:	0800b628 	.word	0x0800b628
 800041c:	2000162c 	.word	0x2000162c
 8000420:	0800b640 	.word	0x0800b640
 8000424:	0800b7c8 	.word	0x0800b7c8
 8000428:	0800b92c 	.word	0x0800b92c
 800042c:	0800b6cc 	.word	0x0800b6cc
 8000430:	0800b658 	.word	0x0800b658
 8000434:	08000251 	.word	0x08000251
 8000438:	0800b934 	.word	0x0800b934
 800043c:	0800b6e4 	.word	0x0800b6e4
 8000440:	0800b6a0 	.word	0x0800b6a0
 8000444:	0800b688 	.word	0x0800b688
 8000448:	0800b670 	.word	0x0800b670
 800044c:	08000151 	.word	0x08000151
 8000450:	0800b944 	.word	0x0800b944

08000454 <HAL_UART_TxCpltCallback>:
SerialClass serial(huart1);

extern "C" void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	// comparing pointer
	if (huart->Instance == serial.get_handle()->Instance)
 8000454:	6802      	ldr	r2, [r0, #0]
		return &huart;
 8000456:	4b06      	ldr	r3, [pc, #24]	; (8000470 <HAL_UART_TxCpltCallback+0x1c>)
 8000458:	f8d3 3b2c 	ldr.w	r3, [r3, #2860]	; 0xb2c
	if (huart->Instance == serial.get_handle()->Instance)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	429a      	cmp	r2, r3
 8000460:	d000      	beq.n	8000464 <HAL_UART_TxCpltCallback+0x10>
 8000462:	4770      	bx	lr
		tx_cplt = true;
 8000464:	2201      	movs	r2, #1
 8000466:	4b02      	ldr	r3, [pc, #8]	; (8000470 <HAL_UART_TxCpltCallback+0x1c>)
 8000468:	f883 2b24 	strb.w	r2, [r3, #2852]	; 0xb24
	{
		serial.tx_cplt_callback();
	}
}
 800046c:	e7f9      	b.n	8000462 <HAL_UART_TxCpltCallback+0xe>
 800046e:	bf00      	nop
 8000470:	20000534 	.word	0x20000534

08000474 <_Error_Handler>:
{
 8000474:	e7fe      	b.n	8000474 <_Error_Handler>

08000476 <_ZL19MX_USART1_UART_Initv>:
{
 8000476:	b508      	push	{r3, lr}
    huart1.Instance = USART1;
 8000478:	4810      	ldr	r0, [pc, #64]	; (80004bc <_ZL19MX_USART1_UART_Initv+0x46>)
 800047a:	4b11      	ldr	r3, [pc, #68]	; (80004c0 <_ZL19MX_USART1_UART_Initv+0x4a>)
 800047c:	f8c0 3b30 	str.w	r3, [r0, #2864]	; 0xb30
    huart1.Init.BaudRate = 460800;
 8000480:	f44f 23e1 	mov.w	r3, #460800	; 0x70800
 8000484:	f8c0 3b34 	str.w	r3, [r0, #2868]	; 0xb34
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000488:	2300      	movs	r3, #0
 800048a:	f8c0 3b38 	str.w	r3, [r0, #2872]	; 0xb38
    huart1.Init.StopBits = UART_STOPBITS_1;
 800048e:	f8c0 3b3c 	str.w	r3, [r0, #2876]	; 0xb3c
    huart1.Init.Parity = UART_PARITY_NONE;
 8000492:	f8c0 3b40 	str.w	r3, [r0, #2880]	; 0xb40
    huart1.Init.Mode = UART_MODE_TX_RX;
 8000496:	220c      	movs	r2, #12
 8000498:	f8c0 2b44 	str.w	r2, [r0, #2884]	; 0xb44
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800049c:	f8c0 3b48 	str.w	r3, [r0, #2888]	; 0xb48
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004a0:	f8c0 3b4c 	str.w	r3, [r0, #2892]	; 0xb4c
    if (HAL_UART_Init(&huart1) != HAL_OK)
 80004a4:	f500 6033 	add.w	r0, r0, #2864	; 0xb30
 80004a8:	f006 f911 	bl	80066ce <HAL_UART_Init>
 80004ac:	b900      	cbnz	r0, 80004b0 <_ZL19MX_USART1_UART_Initv+0x3a>
 80004ae:	bd08      	pop	{r3, pc}
        _Error_Handler(__FILE__, __LINE__);
 80004b0:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80004b4:	4803      	ldr	r0, [pc, #12]	; (80004c4 <_ZL19MX_USART1_UART_Initv+0x4e>)
 80004b6:	f7ff ffdd 	bl	8000474 <_Error_Handler>
 80004ba:	bf00      	nop
 80004bc:	20000534 	.word	0x20000534
 80004c0:	40013800 	.word	0x40013800
 80004c4:	0800b954 	.word	0x0800b954

080004c8 <_ZL12MX_TIM3_Initv>:
{
 80004c8:	b500      	push	{lr}
 80004ca:	b087      	sub	sp, #28
    htim3.Instance = TIM3;
 80004cc:	481c      	ldr	r0, [pc, #112]	; (8000540 <_ZL12MX_TIM3_Initv+0x78>)
 80004ce:	4b1d      	ldr	r3, [pc, #116]	; (8000544 <_ZL12MX_TIM3_Initv+0x7c>)
 80004d0:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
    htim3.Init.Prescaler = 72u - 1u;
 80004d4:	2347      	movs	r3, #71	; 0x47
 80004d6:	f8c0 3428 	str.w	r3, [r0, #1064]	; 0x428
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004da:	2300      	movs	r3, #0
 80004dc:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
    htim3.Init.Period = 4000u - 1u;
 80004e0:	f640 729f 	movw	r2, #3999	; 0xf9f
 80004e4:	f8c0 2430 	str.w	r2, [r0, #1072]	; 0x430
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004e8:	f8c0 3434 	str.w	r3, [r0, #1076]	; 0x434
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004ec:	f8c0 343c 	str.w	r3, [r0, #1084]	; 0x43c
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004f0:	f200 4024 	addw	r0, r0, #1060	; 0x424
 80004f4:	f004 f892 	bl	800461c <HAL_TIM_Base_Init>
 80004f8:	b998      	cbnz	r0, 8000522 <_ZL12MX_TIM3_Initv+0x5a>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004fa:	a906      	add	r1, sp, #24
 80004fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000500:	f841 3d10 	str.w	r3, [r1, #-16]!
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000504:	4810      	ldr	r0, [pc, #64]	; (8000548 <_ZL12MX_TIM3_Initv+0x80>)
 8000506:	f003 fe29 	bl	800415c <HAL_TIM_ConfigClockSource>
 800050a:	b978      	cbnz	r0, 800052c <_ZL12MX_TIM3_Initv+0x64>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800050c:	2300      	movs	r3, #0
 800050e:	9300      	str	r3, [sp, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000510:	9301      	str	r3, [sp, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000512:	4669      	mov	r1, sp
 8000514:	480c      	ldr	r0, [pc, #48]	; (8000548 <_ZL12MX_TIM3_Initv+0x80>)
 8000516:	f005 ff4d 	bl	80063b4 <HAL_TIMEx_MasterConfigSynchronization>
 800051a:	b960      	cbnz	r0, 8000536 <_ZL12MX_TIM3_Initv+0x6e>
}
 800051c:	b007      	add	sp, #28
 800051e:	f85d fb04 	ldr.w	pc, [sp], #4
        _Error_Handler(__FILE__, __LINE__);
 8000522:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8000526:	4809      	ldr	r0, [pc, #36]	; (800054c <_ZL12MX_TIM3_Initv+0x84>)
 8000528:	f7ff ffa4 	bl	8000474 <_Error_Handler>
        _Error_Handler(__FILE__, __LINE__);
 800052c:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000530:	4806      	ldr	r0, [pc, #24]	; (800054c <_ZL12MX_TIM3_Initv+0x84>)
 8000532:	f7ff ff9f 	bl	8000474 <_Error_Handler>
        _Error_Handler(__FILE__, __LINE__);
 8000536:	f44f 718c 	mov.w	r1, #280	; 0x118
 800053a:	4804      	ldr	r0, [pc, #16]	; (800054c <_ZL12MX_TIM3_Initv+0x84>)
 800053c:	f7ff ff9a 	bl	8000474 <_Error_Handler>
 8000540:	2000162c 	.word	0x2000162c
 8000544:	40000400 	.word	0x40000400
 8000548:	20001a50 	.word	0x20001a50
 800054c:	0800b954 	.word	0x0800b954

08000550 <_ZL12MX_TIM4_Initv>:
{
 8000550:	b500      	push	{lr}
 8000552:	b08f      	sub	sp, #60	; 0x3c
    htim4.Instance = TIM4;
 8000554:	4829      	ldr	r0, [pc, #164]	; (80005fc <_ZL12MX_TIM4_Initv+0xac>)
 8000556:	4b2a      	ldr	r3, [pc, #168]	; (8000600 <_ZL12MX_TIM4_Initv+0xb0>)
 8000558:	f8c0 3464 	str.w	r3, [r0, #1124]	; 0x464
    htim4.Init.Prescaler = 72u - 1u;
 800055c:	2347      	movs	r3, #71	; 0x47
 800055e:	f8c0 3468 	str.w	r3, [r0, #1128]	; 0x468
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000562:	2300      	movs	r3, #0
 8000564:	f8c0 346c 	str.w	r3, [r0, #1132]	; 0x46c
    htim4.Init.Period = 10u - 1u;
 8000568:	2209      	movs	r2, #9
 800056a:	f8c0 2470 	str.w	r2, [r0, #1136]	; 0x470
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800056e:	f8c0 3474 	str.w	r3, [r0, #1140]	; 0x474
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000572:	f8c0 347c 	str.w	r3, [r0, #1148]	; 0x47c
    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000576:	f200 4064 	addw	r0, r0, #1124	; 0x464
 800057a:	f004 f84f 	bl	800461c <HAL_TIM_Base_Init>
 800057e:	bb18      	cbnz	r0, 80005c8 <_ZL12MX_TIM4_Initv+0x78>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000580:	a90e      	add	r1, sp, #56	; 0x38
 8000582:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000586:	f841 3d10 	str.w	r3, [r1, #-16]!
    if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800058a:	481e      	ldr	r0, [pc, #120]	; (8000604 <_ZL12MX_TIM4_Initv+0xb4>)
 800058c:	f003 fde6 	bl	800415c <HAL_TIM_ConfigClockSource>
 8000590:	b9f8      	cbnz	r0, 80005d2 <_ZL12MX_TIM4_Initv+0x82>
    if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8000592:	481c      	ldr	r0, [pc, #112]	; (8000604 <_ZL12MX_TIM4_Initv+0xb4>)
 8000594:	f004 f85b 	bl	800464e <HAL_TIM_OC_Init>
 8000598:	bb00      	cbnz	r0, 80005dc <_ZL12MX_TIM4_Initv+0x8c>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800059a:	2300      	movs	r3, #0
 800059c:	9308      	str	r3, [sp, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800059e:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80005a0:	a908      	add	r1, sp, #32
 80005a2:	4818      	ldr	r0, [pc, #96]	; (8000604 <_ZL12MX_TIM4_Initv+0xb4>)
 80005a4:	f005 ff06 	bl	80063b4 <HAL_TIMEx_MasterConfigSynchronization>
 80005a8:	b9e8      	cbnz	r0, 80005e6 <_ZL12MX_TIM4_Initv+0x96>
    sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80005aa:	2200      	movs	r2, #0
 80005ac:	9201      	str	r2, [sp, #4]
    sConfigOC.Pulse = 5u - 1u;
 80005ae:	2304      	movs	r3, #4
 80005b0:	9302      	str	r3, [sp, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005b2:	9203      	str	r2, [sp, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005b4:	9205      	str	r2, [sp, #20]
    if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005b6:	eb0d 0103 	add.w	r1, sp, r3
 80005ba:	4812      	ldr	r0, [pc, #72]	; (8000604 <_ZL12MX_TIM4_Initv+0xb4>)
 80005bc:	f004 f934 	bl	8004828 <HAL_TIM_OC_ConfigChannel>
 80005c0:	b9b0      	cbnz	r0, 80005f0 <_ZL12MX_TIM4_Initv+0xa0>
}
 80005c2:	b00f      	add	sp, #60	; 0x3c
 80005c4:	f85d fb04 	ldr.w	pc, [sp], #4
        _Error_Handler(__FILE__, __LINE__);
 80005c8:	f240 112b 	movw	r1, #299	; 0x12b
 80005cc:	480e      	ldr	r0, [pc, #56]	; (8000608 <_ZL12MX_TIM4_Initv+0xb8>)
 80005ce:	f7ff ff51 	bl	8000474 <_Error_Handler>
        _Error_Handler(__FILE__, __LINE__);
 80005d2:	f240 1131 	movw	r1, #305	; 0x131
 80005d6:	480c      	ldr	r0, [pc, #48]	; (8000608 <_ZL12MX_TIM4_Initv+0xb8>)
 80005d8:	f7ff ff4c 	bl	8000474 <_Error_Handler>
        _Error_Handler(__FILE__, __LINE__);
 80005dc:	f44f 719b 	mov.w	r1, #310	; 0x136
 80005e0:	4809      	ldr	r0, [pc, #36]	; (8000608 <_ZL12MX_TIM4_Initv+0xb8>)
 80005e2:	f7ff ff47 	bl	8000474 <_Error_Handler>
        _Error_Handler(__FILE__, __LINE__);
 80005e6:	f240 113d 	movw	r1, #317	; 0x13d
 80005ea:	4807      	ldr	r0, [pc, #28]	; (8000608 <_ZL12MX_TIM4_Initv+0xb8>)
 80005ec:	f7ff ff42 	bl	8000474 <_Error_Handler>
        _Error_Handler(__FILE__, __LINE__);
 80005f0:	f44f 71a3 	mov.w	r1, #326	; 0x146
 80005f4:	4804      	ldr	r0, [pc, #16]	; (8000608 <_ZL12MX_TIM4_Initv+0xb8>)
 80005f6:	f7ff ff3d 	bl	8000474 <_Error_Handler>
 80005fa:	bf00      	nop
 80005fc:	2000162c 	.word	0x2000162c
 8000600:	40000800 	.word	0x40000800
 8000604:	20001a90 	.word	0x20001a90
 8000608:	0800b954 	.word	0x0800b954

0800060c <_Z18SystemClock_Configv>:
{
 800060c:	b500      	push	{lr}
 800060e:	b091      	sub	sp, #68	; 0x44
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000610:	2201      	movs	r2, #1
 8000612:	9206      	str	r2, [sp, #24]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000614:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000618:	9307      	str	r3, [sp, #28]
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800061a:	2100      	movs	r1, #0
 800061c:	9108      	str	r1, [sp, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061e:	920a      	str	r2, [sp, #40]	; 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000620:	2202      	movs	r2, #2
 8000622:	920d      	str	r2, [sp, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000624:	930e      	str	r3, [sp, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000626:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800062a:	930f      	str	r3, [sp, #60]	; 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062c:	a806      	add	r0, sp, #24
 800062e:	f002 fbc7 	bl	8002dc0 <HAL_RCC_OscConfig>
 8000632:	bb08      	cbnz	r0, 8000678 <_Z18SystemClock_Configv+0x6c>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000634:	230f      	movs	r3, #15
 8000636:	9301      	str	r3, [sp, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000638:	2102      	movs	r1, #2
 800063a:	9102      	str	r1, [sp, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063c:	2300      	movs	r3, #0
 800063e:	9303      	str	r3, [sp, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000640:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000644:	9204      	str	r2, [sp, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000646:	9305      	str	r3, [sp, #20]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000648:	a801      	add	r0, sp, #4
 800064a:	f002 fe11 	bl	8003270 <HAL_RCC_ClockConfig>
 800064e:	b9b8      	cbnz	r0, 8000680 <_Z18SystemClock_Configv+0x74>
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8000650:	f002 feca 	bl	80033e8 <HAL_RCC_GetHCLKFreq>
 8000654:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <_Z18SystemClock_Configv+0x7c>)
 8000656:	fba3 3000 	umull	r3, r0, r3, r0
 800065a:	0980      	lsrs	r0, r0, #6
 800065c:	f000 ffe8 	bl	8001630 <HAL_SYSTICK_Config>
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000660:	2004      	movs	r0, #4
 8000662:	f001 f869 	bl	8001738 <HAL_SYSTICK_CLKSourceConfig>
    HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000666:	2200      	movs	r2, #0
 8000668:	4611      	mov	r1, r2
 800066a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800066e:	f000 ff81 	bl	8001574 <HAL_NVIC_SetPriority>
}
 8000672:	b011      	add	sp, #68	; 0x44
 8000674:	f85d fb04 	ldr.w	pc, [sp], #4
        _Error_Handler(__FILE__, __LINE__);
 8000678:	21e0      	movs	r1, #224	; 0xe0
 800067a:	4804      	ldr	r0, [pc, #16]	; (800068c <_Z18SystemClock_Configv+0x80>)
 800067c:	f7ff fefa 	bl	8000474 <_Error_Handler>
        _Error_Handler(__FILE__, __LINE__);
 8000680:	21ed      	movs	r1, #237	; 0xed
 8000682:	4802      	ldr	r0, [pc, #8]	; (800068c <_Z18SystemClock_Configv+0x80>)
 8000684:	f7ff fef6 	bl	8000474 <_Error_Handler>
 8000688:	10624dd3 	.word	0x10624dd3
 800068c:	0800b954 	.word	0x0800b954

08000690 <main>:
{
 8000690:	b538      	push	{r3, r4, r5, lr}
    HAL_Init();
 8000692:	f000 fea7 	bl	80013e4 <HAL_Init>
    SystemClock_Config();
 8000696:	f7ff ffb9 	bl	800060c <_Z18SystemClock_Configv>
    MX_GPIO_Init();
 800069a:	f7ff fd71 	bl	8000180 <_ZL12MX_GPIO_Initv>
    MX_DMA_Init();
 800069e:	f7ff fdb5 	bl	800020c <_ZL11MX_DMA_Initv>
    MX_USART1_UART_Init();
 80006a2:	f7ff fee8 	bl	8000476 <_ZL19MX_USART1_UART_Initv>
    MX_TIM3_Init();
 80006a6:	f7ff ff0f 	bl	80004c8 <_ZL12MX_TIM3_Initv>
    MX_TIM4_Init();
 80006aa:	f7ff ff51 	bl	8000550 <_ZL12MX_TIM4_Initv>
    HAL_TIM_Base_Start_IT(&htim3);
 80006ae:	4c46      	ldr	r4, [pc, #280]	; (80007c8 <main+0x138>)
 80006b0:	f204 4024 	addw	r0, r4, #1060	; 0x424
 80006b4:	f003 f9ed 	bl	8003a92 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim4);
 80006b8:	f204 4464 	addw	r4, r4, #1124	; 0x464
 80006bc:	4620      	mov	r0, r4
 80006be:	f003 f9e8 	bl	8003a92 <HAL_TIM_Base_Start_IT>
    HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 80006c2:	2100      	movs	r1, #0
 80006c4:	4620      	mov	r0, r4
 80006c6:	f004 faad 	bl	8004c24 <HAL_TIM_OC_Start_IT>

	}

	void init()
	{
		com->start_dma();
 80006ca:	4d40      	ldr	r5, [pc, #256]	; (80007cc <main+0x13c>)
 80006cc:	f8d5 3b74 	ldr.w	r3, [r5, #2932]	; 0xb74
		tx_cplt = true;
 80006d0:	2201      	movs	r2, #1
 80006d2:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
		rx_tail = 0;
 80006d6:	2400      	movs	r4, #0
 80006d8:	f8a3 4802 	strh.w	r4, [r3, #2050]	; 0x802
		HAL_UART_Receive_DMA(&huart, (uint8_t *) rx_buf, BUF_SIZE);
 80006dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006e0:	1899      	adds	r1, r3, r2
 80006e2:	f8d3 0808 	ldr.w	r0, [r3, #2056]	; 0x808
 80006e6:	f006 fa63 	bl	8006bb0 <HAL_UART_Receive_DMA>

  /* Start serial, initialize buffers */
  void initNode()
  {
    hardware_.init();
    mode_ = 0;
 80006ea:	f241 4350 	movw	r3, #5200	; 0x1450
 80006ee:	50ec      	str	r4, [r5, r3]
    bytes_ = 0;
 80006f0:	f241 4354 	movw	r3, #5204	; 0x1454
 80006f4:	50ec      	str	r4, [r5, r3]
    index_ = 0;
 80006f6:	f241 435c 	movw	r3, #5212	; 0x145c
 80006fa:	50ec      	str	r4, [r5, r3]
    topic_ = 0;
 80006fc:	f241 4358 	movw	r3, #5208	; 0x1458
 8000700:	50ec      	str	r4, [r5, r3]
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8000702:	2c18      	cmp	r4, #24
 8000704:	dc18      	bgt.n	8000738 <main+0xa8>
    {
      if (publishers[i] == 0) // empty slot
 8000706:	f204 2206 	addw	r2, r4, #518	; 0x206
 800070a:	4b30      	ldr	r3, [pc, #192]	; (80007cc <main+0x13c>)
 800070c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000710:	f8d3 3b70 	ldr.w	r3, [r3, #2928]	; 0xb70
 8000714:	b10b      	cbz	r3, 800071a <main+0x8a>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8000716:	3401      	adds	r4, #1
 8000718:	e7f3      	b.n	8000702 <main+0x72>
      {
        publishers[i] = &p;
 800071a:	4b2c      	ldr	r3, [pc, #176]	; (80007cc <main+0x13c>)
 800071c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 8000720:	4a29      	ldr	r2, [pc, #164]	; (80007c8 <main+0x138>)
 8000722:	f502 706c 	add.w	r0, r2, #944	; 0x3b0
 8000726:	f8c1 0b70 	str.w	r0, [r1, #2928]	; 0xb70
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 800072a:	347d      	adds	r4, #125	; 0x7d
 800072c:	f8c2 43b8 	str.w	r4, [r2, #952]	; 0x3b8
        p.nh_ = this;
 8000730:	f503 6337 	add.w	r3, r3, #2928	; 0xb70
 8000734:	f8c2 33bc 	str.w	r3, [r2, #956]	; 0x3bc

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8000738:	2300      	movs	r3, #0
 800073a:	2b18      	cmp	r3, #24
 800073c:	dc14      	bgt.n	8000768 <main+0xd8>
    {
      if (subscribers[i] == 0) // empty slot
 800073e:	f203 211e 	addw	r1, r3, #542	; 0x21e
 8000742:	4a22      	ldr	r2, [pc, #136]	; (80007cc <main+0x13c>)
 8000744:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8000748:	f8d2 2b74 	ldr.w	r2, [r2, #2932]	; 0xb74
 800074c:	b10a      	cbz	r2, 8000752 <main+0xc2>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 800074e:	3301      	adds	r3, #1
 8000750:	e7f3      	b.n	800073a <main+0xaa>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8000752:	4a1e      	ldr	r2, [pc, #120]	; (80007cc <main+0x13c>)
 8000754:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8000758:	491b      	ldr	r1, [pc, #108]	; (80007c8 <main+0x138>)
 800075a:	f501 7071 	add.w	r0, r1, #964	; 0x3c4
 800075e:	f8c2 0b74 	str.w	r0, [r2, #2932]	; 0xb74
        s.id_ = i + 100;
 8000762:	3364      	adds	r3, #100	; 0x64
 8000764:	f8c1 33c8 	str.w	r3, [r1, #968]	; 0x3c8
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8000768:	2300      	movs	r3, #0
 800076a:	2b18      	cmp	r3, #24
 800076c:	dc14      	bgt.n	8000798 <main+0x108>
      if (subscribers[i] == 0) // empty slot
 800076e:	f203 211e 	addw	r1, r3, #542	; 0x21e
 8000772:	4a16      	ldr	r2, [pc, #88]	; (80007cc <main+0x13c>)
 8000774:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8000778:	f8d2 2b74 	ldr.w	r2, [r2, #2932]	; 0xb74
 800077c:	b10a      	cbz	r2, 8000782 <main+0xf2>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 800077e:	3301      	adds	r3, #1
 8000780:	e7f3      	b.n	800076a <main+0xda>
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8000782:	4a12      	ldr	r2, [pc, #72]	; (80007cc <main+0x13c>)
 8000784:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8000788:	490f      	ldr	r1, [pc, #60]	; (80007c8 <main+0x138>)
 800078a:	f501 7078 	add.w	r0, r1, #992	; 0x3e0
 800078e:	f8c2 0b74 	str.w	r0, [r2, #2932]	; 0xb74
        s.id_ = i + 100;
 8000792:	3364      	adds	r3, #100	; 0x64
 8000794:	f8c1 33e4 	str.w	r3, [r1, #996]	; 0x3e4
    int chatter_last = HAL_GetTick();
 8000798:	f000 fe42 	bl	8001420 <HAL_GetTick>
        GPIOC->BSRR = GPIO_PIN_13;
 800079c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007a0:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <main+0x140>)
 80007a2:	611a      	str	r2, [r3, #16]
        stepper_feet[0].set_target(-16 * 200); //
 80007a4:	490b      	ldr	r1, [pc, #44]	; (80007d4 <main+0x144>)
 80007a6:	4809      	ldr	r0, [pc, #36]	; (80007cc <main+0x13c>)
 80007a8:	f000 fa18 	bl	8000bdc <_ZN19StepperVelocityCtrl10set_targetEi>
            HAL_Delay(1000);
 80007ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007b0:	f000 fe58 	bl	8001464 <HAL_Delay>
            GPIOC->BRR = GPIO_PIN_13;
 80007b4:	4c06      	ldr	r4, [pc, #24]	; (80007d0 <main+0x140>)
 80007b6:	f44f 5500 	mov.w	r5, #8192	; 0x2000
 80007ba:	6165      	str	r5, [r4, #20]
            HAL_Delay(1000);
 80007bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007c0:	f000 fe50 	bl	8001464 <HAL_Delay>
            GPIOC->BSRR = GPIO_PIN_13;
 80007c4:	6125      	str	r5, [r4, #16]
 80007c6:	e7f1      	b.n	80007ac <main+0x11c>
 80007c8:	2000162c 	.word	0x2000162c
 80007cc:	20000534 	.word	0x20000534
 80007d0:	40011000 	.word	0x40011000
 80007d4:	fffff380 	.word	0xfffff380

080007d8 <_GLOBAL__sub_I_serial>:
}
 80007d8:	b508      	push	{r3, lr}
 80007da:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80007de:	2001      	movs	r0, #1
 80007e0:	f7ff fd3e 	bl	8000260 <_Z41__static_initialization_and_destruction_0ii>
 80007e4:	bd08      	pop	{r3, pc}
 80007e6:	bf00      	nop

080007e8 <_ZN19StepperPositionCtrlC1EP12GPIO_TypeDeftS1_t>:

#include "stepper_position_ctrl.h"
#include <cmath>
#include <cstdlib>

StepperPositionCtrl::StepperPositionCtrl(GPIO_TypeDef *step_gpio, uint16_t step_pin, GPIO_TypeDef *dir_gpio, uint16_t dir_pin)
 80007e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80007ec:	4605      	mov	r5, r0
 80007ee:	4689      	mov	r9, r1
 80007f0:	4690      	mov	r8, r2
 80007f2:	461f      	mov	r7, r3
 80007f4:	2400      	movs	r4, #0
 80007f6:	60c4      	str	r4, [r0, #12]
 80007f8:	6104      	str	r4, [r0, #16]
 80007fa:	6144      	str	r4, [r0, #20]
 80007fc:	6184      	str	r4, [r0, #24]
 80007fe:	2601      	movs	r6, #1
 8000800:	7706      	strb	r6, [r0, #28]
 8000802:	22a0      	movs	r2, #160	; 0xa0
 8000804:	4621      	mov	r1, r4
 8000806:	3020      	adds	r0, #32
 8000808:	f00a f93d 	bl	800aa86 <memset>
 800080c:	632e      	str	r6, [r5, #48]	; 0x30
 800080e:	646e      	str	r6, [r5, #68]	; 0x44
 8000810:	65ae      	str	r6, [r5, #88]	; 0x58
 8000812:	66ee      	str	r6, [r5, #108]	; 0x6c
 8000814:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
 8000818:	f8c5 6094 	str.w	r6, [r5, #148]	; 0x94
 800081c:	f8c5 60a8 	str.w	r6, [r5, #168]	; 0xa8
 8000820:	f8c5 60bc 	str.w	r6, [r5, #188]	; 0xbc
 8000824:	f8c5 40c0 	str.w	r4, [r5, #192]	; 0xc0
 8000828:	f8c5 40c4 	str.w	r4, [r5, #196]	; 0xc4
 800082c:	f8c5 40c8 	str.w	r4, [r5, #200]	; 0xc8
{
    m_step_gpio = step_gpio;
 8000830:	f8c5 9000 	str.w	r9, [r5]
    m_step_pin = step_pin;
 8000834:	f8a5 8008 	strh.w	r8, [r5, #8]
    m_dir_gpio = dir_gpio;
 8000838:	606f      	str	r7, [r5, #4]
    m_dir_pin = dir_pin;
 800083a:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800083e:	816b      	strh	r3, [r5, #10]

    seg_buf_head = 0;
 8000840:	f8c5 40c0 	str.w	r4, [r5, #192]	; 0xc0
    seg_buf_tail = 0;
 8000844:	f8c5 40c4 	str.w	r4, [r5, #196]	; 0xc4

    for (int j = 0; j < seg_buf_size; j++)
 8000848:	4621      	mov	r1, r4
 800084a:	2907      	cmp	r1, #7
 800084c:	dc0a      	bgt.n	8000864 <_ZN19StepperPositionCtrlC1EP12GPIO_TypeDeftS1_t+0x7c>
    {
        seg_buf[j].bresenham_error = 0;
 800084e:	008a      	lsls	r2, r1, #2
 8000850:	440a      	add	r2, r1
 8000852:	0093      	lsls	r3, r2, #2
 8000854:	442b      	add	r3, r5
 8000856:	2200      	movs	r2, #0
 8000858:	62da      	str	r2, [r3, #44]	; 0x2c
        seg_buf[j].remaining_ticks = 0;
 800085a:	621a      	str	r2, [r3, #32]
        seg_buf[j].steps_total = 0;
 800085c:	625a      	str	r2, [r3, #36]	; 0x24
        seg_buf[j].ticks_total = 0;
 800085e:	629a      	str	r2, [r3, #40]	; 0x28
    for (int j = 0; j < seg_buf_size; j++)
 8000860:	3101      	adds	r1, #1
 8000862:	e7f2      	b.n	800084a <_ZN19StepperPositionCtrlC1EP12GPIO_TypeDeftS1_t+0x62>
    }
}
 8000864:	4628      	mov	r0, r5
 8000866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800086a <_ZN19StepperPositionCtrl14reset_positionEv>:

void StepperPositionCtrl::reset_position(void)
{
    m_current_velocity = 0;
 800086a:	2300      	movs	r3, #0
 800086c:	6183      	str	r3, [r0, #24]
    m_current_position = 0;
 800086e:	6103      	str	r3, [r0, #16]
    m_actual_position = 0;
 8000870:	6143      	str	r3, [r0, #20]
    m_target = 0;
 8000872:	60c3      	str	r3, [r0, #12]
 8000874:	4770      	bx	lr

08000876 <_ZN19StepperPositionCtrl17calculate_profileEv>:
}

void StepperPositionCtrl::calculate_profile(void)
{
 8000876:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800087a:	b085      	sub	sp, #20
 800087c:	4605      	mov	r5, r0
    int accel_until_ms = 0;
    int cruise_until_ms = 0;
    int decel_until_ms = 0;
    int cruise_vel = 0;

    int target = m_target;
 800087e:	68c3      	ldr	r3, [r0, #12]
 8000880:	9301      	str	r3, [sp, #4]

    int position_delta = m_target - m_current_position;
 8000882:	68c6      	ldr	r6, [r0, #12]
 8000884:	6903      	ldr	r3, [r0, #16]
    int position_delta_sgn = 1;
    if (position_delta < 0)
 8000886:	1af6      	subs	r6, r6, r3
 8000888:	d439      	bmi.n	80008fe <_ZN19StepperPositionCtrl17calculate_profileEv+0x88>
    int position_delta_sgn = 1;
 800088a:	2401      	movs	r4, #1
    {
        position_delta_sgn = -1;
    }
    int position_delta_abs = position_delta_sgn * position_delta;
 800088c:	fb06 f604 	mul.w	r6, r6, r4

    int decision_delta = (int) (((2 * maximum_velocity * maximum_velocity) - (m_current_velocity * m_current_velocity)) / (2.0 * maximum_acceleration)
 8000890:	69ab      	ldr	r3, [r5, #24]
 8000892:	69a8      	ldr	r0, [r5, #24]
 8000894:	fb00 f003 	mul.w	r0, r0, r3
 8000898:	f1c0 40f4 	rsb	r0, r0, #2046820352	; 0x7a000000
 800089c:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 80008a0:	f007 f80c 	bl	80078bc <__aeabi_i2d>
 80008a4:	2200      	movs	r2, #0
 80008a6:	4b76      	ldr	r3, [pc, #472]	; (8000a80 <_ZN19StepperPositionCtrl17calculate_profileEv+0x20a>)
 80008a8:	f007 f998 	bl	8007bdc <__aeabi_ddiv>
            + 0.9);
 80008ac:	a372      	add	r3, pc, #456	; (adr r3, 8000a78 <_ZN19StepperPositionCtrl17calculate_profileEv+0x202>)
 80008ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008b2:	f006 feb7 	bl	8007624 <__adddf3>
 80008b6:	f007 fb17 	bl	8007ee8 <__aeabi_d2iz>

    cruise_until_ms = (position_delta_abs - decision_delta) / maximum_velocity;
 80008ba:	1a30      	subs	r0, r6, r0
 80008bc:	4b71      	ldr	r3, [pc, #452]	; (8000a84 <_ZN19StepperPositionCtrl17calculate_profileEv+0x20e>)
 80008be:	fb83 3800 	smull	r3, r8, r3, r0
 80008c2:	17c0      	asrs	r0, r0, #31
 80008c4:	ebc0 28e8 	rsb	r8, r0, r8, asr #11

    int accel = position_delta_sgn * maximum_acceleration;
 80008c8:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80008cc:	00d3      	lsls	r3, r2, #3
 80008ce:	4699      	mov	r9, r3
    int decel = -accel;
 80008d0:	425b      	negs	r3, r3
 80008d2:	9300      	str	r3, [sp, #0]

    if (cruise_until_ms > 0)
 80008d4:	f1b8 0f00 	cmp.w	r8, #0
 80008d8:	dd14      	ble.n	8000904 <_ZN19StepperPositionCtrl17calculate_profileEv+0x8e>
    {
        // trapezoidal profile
        accel_until_ms = (maximum_velocity - (position_delta_sgn * m_current_velocity)) / maximum_acceleration;
 80008da:	69ab      	ldr	r3, [r5, #24]
 80008dc:	fb03 f304 	mul.w	r3, r3, r4
 80008e0:	f5c3 43fa 	rsb	r3, r3, #32000	; 0x7d00
 80008e4:	4f68      	ldr	r7, [pc, #416]	; (8000a88 <_ZN19StepperPositionCtrl17calculate_profileEv+0x212>)
 80008e6:	fb87 2703 	smull	r2, r7, r7, r3
 80008ea:	17db      	asrs	r3, r3, #31
 80008ec:	ebc3 07a7 	rsb	r7, r3, r7, asr #2
        decel_until_ms = maximum_velocity / maximum_acceleration;
        cruise_vel = position_delta_sgn * maximum_velocity;
 80008f0:	f44f 4afa 	mov.w	sl, #32000	; 0x7d00
 80008f4:	fb0a fa04 	mul.w	sl, sl, r4
        decel_until_ms = maximum_velocity / maximum_acceleration;
 80008f8:	f240 5b35 	movw	fp, #1333	; 0x535
 80008fc:	e0a2      	b.n	8000a44 <_ZN19StepperPositionCtrl17calculate_profileEv+0x1ce>
        position_delta_sgn = -1;
 80008fe:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000902:	e7c3      	b.n	800088c <_ZN19StepperPositionCtrl17calculate_profileEv+0x16>
    }
    else
    {
        int cruise_vel_abs = (int) sqrt(
                ((2.0 * position_delta_abs * maximum_acceleration) + ((double) m_current_velocity * m_current_velocity)) / 2.0);
 8000904:	4630      	mov	r0, r6
 8000906:	f006 ffd9 	bl	80078bc <__aeabi_i2d>
 800090a:	4602      	mov	r2, r0
 800090c:	460b      	mov	r3, r1
 800090e:	f006 fe89 	bl	8007624 <__adddf3>
 8000912:	2200      	movs	r2, #0
 8000914:	4b5d      	ldr	r3, [pc, #372]	; (8000a8c <_ZN19StepperPositionCtrl17calculate_profileEv+0x216>)
 8000916:	f007 f837 	bl	8007988 <__aeabi_dmul>
 800091a:	4606      	mov	r6, r0
 800091c:	460f      	mov	r7, r1
 800091e:	69a8      	ldr	r0, [r5, #24]
 8000920:	f006 ffcc 	bl	80078bc <__aeabi_i2d>
 8000924:	4682      	mov	sl, r0
 8000926:	468b      	mov	fp, r1
 8000928:	69a8      	ldr	r0, [r5, #24]
 800092a:	f006 ffc7 	bl	80078bc <__aeabi_i2d>
 800092e:	4652      	mov	r2, sl
 8000930:	465b      	mov	r3, fp
 8000932:	f007 f829 	bl	8007988 <__aeabi_dmul>
 8000936:	4602      	mov	r2, r0
 8000938:	460b      	mov	r3, r1
 800093a:	4630      	mov	r0, r6
 800093c:	4639      	mov	r1, r7
 800093e:	f006 fe71 	bl	8007624 <__adddf3>
        int cruise_vel_abs = (int) sqrt(
 8000942:	2200      	movs	r2, #0
 8000944:	4b52      	ldr	r3, [pc, #328]	; (8000a90 <_ZN19StepperPositionCtrl17calculate_profileEv+0x21a>)
 8000946:	f007 f81f 	bl	8007988 <__aeabi_dmul>
 800094a:	f009 fd49 	bl	800a3e0 <sqrt>
                ((2.0 * position_delta_abs * maximum_acceleration) + ((double) m_current_velocity * m_current_velocity)) / 2.0);
 800094e:	f007 facb 	bl	8007ee8 <__aeabi_d2iz>
        cruise_vel = position_delta_sgn * cruise_vel_abs;
 8000952:	fb00 fa04 	mul.w	sl, r0, r4

        int current_vel_abs = abs(m_current_velocity);
 8000956:	69ab      	ldr	r3, [r5, #24]
 8000958:	2b00      	cmp	r3, #0
 800095a:	bfb8      	it	lt
 800095c:	425b      	neglt	r3, r3
        if(current_vel_abs > cruise_vel_abs)
 800095e:	4298      	cmp	r0, r3
 8000960:	da18      	bge.n	8000994 <_ZN19StepperPositionCtrl17calculate_profileEv+0x11e>
        {
            // special consideration for double-deceleration profile
            accel = -position_delta_sgn * maximum_acceleration;
 8000962:	eba4 0484 	sub.w	r4, r4, r4, lsl #2
 8000966:	00e1      	lsls	r1, r4, #3
 8000968:	4689      	mov	r9, r1
            decel = accel;

            accel_until_ms = (current_vel_abs - cruise_vel_abs) / maximum_acceleration;
 800096a:	1a1b      	subs	r3, r3, r0
 800096c:	4a46      	ldr	r2, [pc, #280]	; (8000a88 <_ZN19StepperPositionCtrl17calculate_profileEv+0x212>)
 800096e:	fb82 4703 	smull	r4, r7, r2, r3
 8000972:	17db      	asrs	r3, r3, #31
 8000974:	ebc3 07a7 	rsb	r7, r3, r7, asr #2
            decel_until_ms = cruise_vel_abs / maximum_acceleration;
 8000978:	fb82 3200 	smull	r3, r2, r2, r0
 800097c:	17c0      	asrs	r0, r0, #31
 800097e:	ebc0 0ba2 	rsb	fp, r0, r2, asr #2
            decel = accel;
 8000982:	9100      	str	r1, [sp, #0]
            // no time
            accel_until_ms = 0;
            decel_until_ms = 0;
        }
        //decel_until_ms = cruise_vel_abs / maximum_acceleration;
        cruise_until_ms = 0;
 8000984:	f04f 0800 	mov.w	r8, #0
 8000988:	e05c      	b.n	8000a44 <_ZN19StepperPositionCtrl17calculate_profileEv+0x1ce>
            decel_until_ms = 0;
 800098a:	f04f 0b00 	mov.w	fp, #0
        cruise_until_ms = 0;
 800098e:	46d8      	mov	r8, fp
            accel_until_ms = 0;
 8000990:	465f      	mov	r7, fp
 8000992:	e057      	b.n	8000a44 <_ZN19StepperPositionCtrl17calculate_profileEv+0x1ce>
        else if( cruise_vel_abs > 500)
 8000994:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8000998:	ddf7      	ble.n	800098a <_ZN19StepperPositionCtrl17calculate_profileEv+0x114>
            accel_until_ms = (cruise_vel_abs - current_vel_abs) / maximum_acceleration;
 800099a:	1ac3      	subs	r3, r0, r3
 800099c:	4a3a      	ldr	r2, [pc, #232]	; (8000a88 <_ZN19StepperPositionCtrl17calculate_profileEv+0x212>)
 800099e:	fb82 1703 	smull	r1, r7, r2, r3
 80009a2:	17db      	asrs	r3, r3, #31
 80009a4:	ebc3 07a7 	rsb	r7, r3, r7, asr #2
            decel_until_ms = cruise_vel_abs / maximum_acceleration;
 80009a8:	fb82 3200 	smull	r3, r2, r2, r0
 80009ac:	17c0      	asrs	r0, r0, #31
 80009ae:	ebc0 0ba2 	rsb	fp, r0, r2, asr #2
        cruise_until_ms = 0;
 80009b2:	f04f 0800 	mov.w	r8, #0
 80009b6:	e045      	b.n	8000a44 <_ZN19StepperPositionCtrl17calculate_profileEv+0x1ce>
        {
            // acceleration phase
            m_current_velocity += accel;
            accel_until_ms--;
        }
        else if (cruise_until_ms > 0)
 80009b8:	f1b8 0f00 	cmp.w	r8, #0
 80009bc:	dd04      	ble.n	80009c8 <_ZN19StepperPositionCtrl17calculate_profileEv+0x152>
        {
            // cruise phase
            m_current_velocity = cruise_vel;
 80009be:	f8c5 a018 	str.w	sl, [r5, #24]
            cruise_until_ms--;
 80009c2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80009c6:	e04c      	b.n	8000a62 <_ZN19StepperPositionCtrl17calculate_profileEv+0x1ec>
        }
        else if (decel_until_ms > 1)
 80009c8:	f1bb 0f01 	cmp.w	fp, #1
 80009cc:	dd06      	ble.n	80009dc <_ZN19StepperPositionCtrl17calculate_profileEv+0x166>
        {
            // decel phase
            m_current_velocity += decel;
 80009ce:	69ab      	ldr	r3, [r5, #24]
 80009d0:	9a00      	ldr	r2, [sp, #0]
 80009d2:	4413      	add	r3, r2
 80009d4:	61ab      	str	r3, [r5, #24]
            decel_until_ms--;
 80009d6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80009da:	e042      	b.n	8000a62 <_ZN19StepperPositionCtrl17calculate_profileEv+0x1ec>
        }
        else
        {
            // end of motion
            m_current_velocity = target - m_current_position;
 80009dc:	692b      	ldr	r3, [r5, #16]
 80009de:	9a01      	ldr	r2, [sp, #4]
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	61ab      	str	r3, [r5, #24]
 80009e4:	e03d      	b.n	8000a62 <_ZN19StepperPositionCtrl17calculate_profileEv+0x1ec>
        int velocity_sgn = 1;
        int velocity_abs;

        if (m_current_velocity < 0)
        {
            velocity_sgn = -1;
 80009e6:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
        {
            velocity_sgn = 1;
        }

        seg->step_dir = velocity_sgn;
        velocity_abs = velocity_sgn * m_current_velocity;
 80009ea:	69a8      	ldr	r0, [r5, #24]

        volatile int steps = (int) ((velocity_abs / 1000.0) + 0.5);  // in steps
 80009ec:	fb00 f006 	mul.w	r0, r0, r6
 80009f0:	f006 ff64 	bl	80078bc <__aeabi_i2d>
 80009f4:	2200      	movs	r2, #0
 80009f6:	4b27      	ldr	r3, [pc, #156]	; (8000a94 <_ZN19StepperPositionCtrl17calculate_profileEv+0x21e>)
 80009f8:	f007 f8f0 	bl	8007bdc <__aeabi_ddiv>
 80009fc:	2200      	movs	r2, #0
 80009fe:	4b24      	ldr	r3, [pc, #144]	; (8000a90 <_ZN19StepperPositionCtrl17calculate_profileEv+0x21a>)
 8000a00:	f006 fe10 	bl	8007624 <__adddf3>
 8000a04:	f007 fa70 	bl	8007ee8 <__aeabi_d2iz>
 8000a08:	9003      	str	r0, [sp, #12]
        //int steps = (int) (velocity_abs / 1000);  // in steps
        seg->steps_total = steps;
 8000a0a:	9803      	ldr	r0, [sp, #12]
 8000a0c:	00a2      	lsls	r2, r4, #2
 8000a0e:	1911      	adds	r1, r2, r4
 8000a10:	008b      	lsls	r3, r1, #2
 8000a12:	442b      	add	r3, r5
 8000a14:	6258      	str	r0, [r3, #36]	; 0x24
        seg->ticks_total = ticks_per_ms;
 8000a16:	2164      	movs	r1, #100	; 0x64
 8000a18:	6299      	str	r1, [r3, #40]	; 0x28
        seg->remaining_ticks = ticks_per_ms;
 8000a1a:	6219      	str	r1, [r3, #32]

        seg->step_dir = velocity_sgn;
 8000a1c:	4414      	add	r4, r2
 8000a1e:	00a3      	lsls	r3, r4, #2
 8000a20:	442b      	add	r3, r5
 8000a22:	631e      	str	r6, [r3, #48]	; 0x30

        seg_buf_head = ((seg_buf_head + 1) & seg_buf_mask);
 8000a24:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
 8000a28:	3301      	adds	r3, #1
 8000a2a:	f003 0307 	and.w	r3, r3, #7
 8000a2e:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0

        m_current_position += velocity_sgn * steps * 1000;
 8000a32:	9b03      	ldr	r3, [sp, #12]
 8000a34:	fb03 f606 	mul.w	r6, r3, r6
 8000a38:	692b      	ldr	r3, [r5, #16]
 8000a3a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a3e:	fb02 3606 	mla	r6, r2, r6, r3
 8000a42:	612e      	str	r6, [r5, #16]
    while (((seg_buf_head + 1) & seg_buf_mask) != seg_buf_tail)
 8000a44:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
 8000a48:	3301      	adds	r3, #1
 8000a4a:	f003 0307 	and.w	r3, r3, #7
 8000a4e:	f8d5 20c4 	ldr.w	r2, [r5, #196]	; 0xc4
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d00c      	beq.n	8000a70 <_ZN19StepperPositionCtrl17calculate_profileEv+0x1fa>
        if (accel_until_ms > 0)
 8000a56:	2f00      	cmp	r7, #0
 8000a58:	ddae      	ble.n	80009b8 <_ZN19StepperPositionCtrl17calculate_profileEv+0x142>
            m_current_velocity += accel;
 8000a5a:	69ab      	ldr	r3, [r5, #24]
 8000a5c:	444b      	add	r3, r9
 8000a5e:	61ab      	str	r3, [r5, #24]
            accel_until_ms--;
 8000a60:	3f01      	subs	r7, #1
        auto *seg = &seg_buf[seg_buf_head];
 8000a62:	f8d5 40c0 	ldr.w	r4, [r5, #192]	; 0xc0
        if (m_current_velocity < 0)
 8000a66:	69ab      	ldr	r3, [r5, #24]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	dbbc      	blt.n	80009e6 <_ZN19StepperPositionCtrl17calculate_profileEv+0x170>
            velocity_sgn = 1;
 8000a6c:	2601      	movs	r6, #1
 8000a6e:	e7bc      	b.n	80009ea <_ZN19StepperPositionCtrl17calculate_profileEv+0x174>
        //m_current_position = tmp_pos;
        //m_current_velocity = tmp_vel;

        //trace_printf("%d,%d,%d\n", m_target, m_current_position, m_current_velocity);
    }
}
 8000a70:	b005      	add	sp, #20
 8000a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a76:	bf00      	nop
 8000a78:	cccccccd 	.word	0xcccccccd
 8000a7c:	3feccccc 	.word	0x3feccccc
 8000a80:	40480000 	.word	0x40480000
 8000a84:	10624dd3 	.word	0x10624dd3
 8000a88:	2aaaaaab 	.word	0x2aaaaaab
 8000a8c:	40380000 	.word	0x40380000
 8000a90:	3fe00000 	.word	0x3fe00000
 8000a94:	408f4000 	.word	0x408f4000

08000a98 <_ZN19StepperPositionCtrl19set_target_positionEi>:

void StepperPositionCtrl::set_target_position(int target)
{
 8000a98:	b510      	push	{r4, lr}
 8000a9a:	4604      	mov	r4, r0
    m_target = target * 1000;       // convert to milli-steps
 8000a9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aa0:	fb03 f101 	mul.w	r1, r3, r1
 8000aa4:	60c1      	str	r1, [r0, #12]

    calculate_profile();
 8000aa6:	f7ff fee6 	bl	8000876 <_ZN19StepperPositionCtrl17calculate_profileEv>

    m_is_idle = false;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	7723      	strb	r3, [r4, #28]
 8000aae:	bd10      	pop	{r4, pc}

08000ab0 <_ZN19StepperVelocityCtrlC1EP12GPIO_TypeDeftS1_t>:

#include "stm32f1xx_hal.h"
#include <cmath>
#include <cstdlib>

StepperVelocityCtrl::StepperVelocityCtrl(GPIO_TypeDef *step_gpio, uint16_t step_pin, GPIO_TypeDef *dir_gpio, uint16_t dir_pin)
 8000ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000ab4:	4605      	mov	r5, r0
 8000ab6:	4689      	mov	r9, r1
 8000ab8:	4690      	mov	r8, r2
 8000aba:	461f      	mov	r7, r3
 8000abc:	2400      	movs	r4, #0
 8000abe:	60c4      	str	r4, [r0, #12]
 8000ac0:	6104      	str	r4, [r0, #16]
 8000ac2:	6144      	str	r4, [r0, #20]
 8000ac4:	2601      	movs	r6, #1
 8000ac6:	7606      	strb	r6, [r0, #24]
 8000ac8:	22a0      	movs	r2, #160	; 0xa0
 8000aca:	4621      	mov	r1, r4
 8000acc:	301c      	adds	r0, #28
 8000ace:	f009 ffda 	bl	800aa86 <memset>
 8000ad2:	62ee      	str	r6, [r5, #44]	; 0x2c
 8000ad4:	642e      	str	r6, [r5, #64]	; 0x40
 8000ad6:	656e      	str	r6, [r5, #84]	; 0x54
 8000ad8:	66ae      	str	r6, [r5, #104]	; 0x68
 8000ada:	67ee      	str	r6, [r5, #124]	; 0x7c
 8000adc:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
 8000ae0:	f8c5 60a4 	str.w	r6, [r5, #164]	; 0xa4
 8000ae4:	f8c5 60b8 	str.w	r6, [r5, #184]	; 0xb8
 8000ae8:	f8c5 40bc 	str.w	r4, [r5, #188]	; 0xbc
 8000aec:	f8c5 40c0 	str.w	r4, [r5, #192]	; 0xc0
 8000af0:	f8c5 40c4 	str.w	r4, [r5, #196]	; 0xc4
{
    m_step_gpio = step_gpio;
 8000af4:	f8c5 9000 	str.w	r9, [r5]
    m_step_pin = step_pin;
 8000af8:	f8a5 8008 	strh.w	r8, [r5, #8]
    m_dir_gpio = dir_gpio;
 8000afc:	606f      	str	r7, [r5, #4]
    m_dir_pin = dir_pin;
 8000afe:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8000b02:	816b      	strh	r3, [r5, #10]

    seg_buf_head = 0;
 8000b04:	f8c5 40bc 	str.w	r4, [r5, #188]	; 0xbc
    seg_buf_tail = 0;
 8000b08:	f8c5 40c0 	str.w	r4, [r5, #192]	; 0xc0

    for (int i = 0; i < seg_buf_size; i++)
 8000b0c:	4621      	mov	r1, r4
 8000b0e:	2907      	cmp	r1, #7
 8000b10:	dc0a      	bgt.n	8000b28 <_ZN19StepperVelocityCtrlC1EP12GPIO_TypeDeftS1_t+0x78>
    {
        seg_buf[i].bresenham_error = 0;
 8000b12:	008a      	lsls	r2, r1, #2
 8000b14:	440a      	add	r2, r1
 8000b16:	0093      	lsls	r3, r2, #2
 8000b18:	442b      	add	r3, r5
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	629a      	str	r2, [r3, #40]	; 0x28
        seg_buf[i].steps_total = 0;
 8000b1e:	621a      	str	r2, [r3, #32]
        seg_buf[i].remaining_ticks = 0;
 8000b20:	61da      	str	r2, [r3, #28]
        seg_buf[i].ticks_total = 0;
 8000b22:	625a      	str	r2, [r3, #36]	; 0x24
    for (int i = 0; i < seg_buf_size; i++)
 8000b24:	3101      	adds	r1, #1
 8000b26:	e7f2      	b.n	8000b0e <_ZN19StepperVelocityCtrlC1EP12GPIO_TypeDeftS1_t+0x5e>
    }
}
 8000b28:	4628      	mov	r0, r5
 8000b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000b2e <_ZN19StepperVelocityCtrl14reset_positionEv>:

void StepperVelocityCtrl::reset_position(void)
{
    if (!m_is_idle)
 8000b2e:	7e03      	ldrb	r3, [r0, #24]
 8000b30:	b10b      	cbz	r3, 8000b36 <_ZN19StepperVelocityCtrl14reset_positionEv+0x8>
    {
        return;
    }

    m_current_velocity = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	6103      	str	r3, [r0, #16]
 8000b36:	4770      	bx	lr

08000b38 <_ZN19StepperVelocityCtrl17calculate_profileEv>:
}

void StepperVelocityCtrl::calculate_profile(void)
{
 8000b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b3a:	4604      	mov	r4, r0
    //

    int vel_diff = m_target_velocity - m_current_velocity;
 8000b3c:	68c5      	ldr	r5, [r0, #12]
 8000b3e:	6903      	ldr	r3, [r0, #16]
 8000b40:	1aed      	subs	r5, r5, r3
    int vel_diff_abs = abs(vel_diff);
    int accel_until_ms = vel_diff_abs / maximum_acceleration;  // in ms
 8000b42:	ea85 70e5 	eor.w	r0, r5, r5, asr #31
 8000b46:	eba0 70e5 	sub.w	r0, r0, r5, asr #31
 8000b4a:	f006 feb7 	bl	80078bc <__aeabi_i2d>
 8000b4e:	2200      	movs	r2, #0
 8000b50:	4b20      	ldr	r3, [pc, #128]	; (8000bd4 <_ZN19StepperVelocityCtrl17calculate_profileEv+0x9c>)
 8000b52:	f006 ff19 	bl	8007988 <__aeabi_dmul>
 8000b56:	f007 f9c7 	bl	8007ee8 <__aeabi_d2iz>

    int accel = 0;

    if (vel_diff < 0)
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	db01      	blt.n	8000b62 <_ZN19StepperVelocityCtrl17calculate_profileEv+0x2a>
    {
        accel = -maximum_acceleration;
    }
    else
    {
        accel = maximum_acceleration;
 8000b5e:	2120      	movs	r1, #32
 8000b60:	e01f      	b.n	8000ba2 <_ZN19StepperVelocityCtrl17calculate_profileEv+0x6a>
        accel = -maximum_acceleration;
 8000b62:	f06f 011f 	mvn.w	r1, #31
 8000b66:	e01c      	b.n	8000ba2 <_ZN19StepperVelocityCtrl17calculate_profileEv+0x6a>
            m_current_velocity += accel;
            accel_until_ms--;
        }
        else
        {
            m_current_velocity = m_target_velocity;
 8000b68:	68e3      	ldr	r3, [r4, #12]
 8000b6a:	6123      	str	r3, [r4, #16]
 8000b6c:	e02a      	b.n	8000bc4 <_ZN19StepperVelocityCtrl17calculate_profileEv+0x8c>
        int velocity_sgn = 1;
        int velocity_abs;

        if (m_current_velocity < 0)
        {
            velocity_sgn = -1;
 8000b6e:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
        else
        {
            velocity_sgn = 1;
        }

        seg->step_dir = velocity_sgn;
 8000b72:	00aa      	lsls	r2, r5, #2
 8000b74:	1957      	adds	r7, r2, r5
 8000b76:	00bb      	lsls	r3, r7, #2
 8000b78:	461f      	mov	r7, r3
 8000b7a:	4423      	add	r3, r4
 8000b7c:	f8c3 e02c 	str.w	lr, [r3, #44]	; 0x2c
        velocity_abs = velocity_sgn * m_current_velocity;
 8000b80:	6926      	ldr	r6, [r4, #16]
 8000b82:	fb06 f60e 	mul.w	r6, r6, lr

        seg->steps_total = velocity_abs;
 8000b86:	621e      	str	r6, [r3, #32]

        seg->ticks_total = ticks_per_ms * 1000;
 8000b88:	4e13      	ldr	r6, [pc, #76]	; (8000bd8 <_ZN19StepperVelocityCtrl17calculate_profileEv+0xa0>)
 8000b8a:	625e      	str	r6, [r3, #36]	; 0x24
        seg->remaining_ticks = ticks_per_ms;
 8000b8c:	463a      	mov	r2, r7
 8000b8e:	4422      	add	r2, r4
 8000b90:	2364      	movs	r3, #100	; 0x64
 8000b92:	61d3      	str	r3, [r2, #28]

        seg_buf_head = ((seg_buf_head + 1) & seg_buf_mask);
 8000b94:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8000b98:	3301      	adds	r3, #1
 8000b9a:	f003 0307 	and.w	r3, r3, #7
 8000b9e:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
    while (((seg_buf_head + 1) & seg_buf_mask) != seg_buf_tail)
 8000ba2:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	f003 0307 	and.w	r3, r3, #7
 8000bac:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d00d      	beq.n	8000bd0 <_ZN19StepperVelocityCtrl17calculate_profileEv+0x98>
        auto *seg = &seg_buf[seg_buf_head];
 8000bb4:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
        if (accel_until_ms > 0)
 8000bb8:	2800      	cmp	r0, #0
 8000bba:	ddd5      	ble.n	8000b68 <_ZN19StepperVelocityCtrl17calculate_profileEv+0x30>
            m_current_velocity += accel;
 8000bbc:	6923      	ldr	r3, [r4, #16]
 8000bbe:	440b      	add	r3, r1
 8000bc0:	6123      	str	r3, [r4, #16]
            accel_until_ms--;
 8000bc2:	3801      	subs	r0, #1
        if (m_current_velocity < 0)
 8000bc4:	6923      	ldr	r3, [r4, #16]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	dbd1      	blt.n	8000b6e <_ZN19StepperVelocityCtrl17calculate_profileEv+0x36>
            velocity_sgn = 1;
 8000bca:	f04f 0e01 	mov.w	lr, #1
 8000bce:	e7d0      	b.n	8000b72 <_ZN19StepperVelocityCtrl17calculate_profileEv+0x3a>
 8000bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	3fa00000 	.word	0x3fa00000
 8000bd8:	000186a0 	.word	0x000186a0

08000bdc <_ZN19StepperVelocityCtrl10set_targetEi>:
        //trace_printf("%d,%d,%d\n", m_target, m_current_position, m_current_velocity);
    }
}

void StepperVelocityCtrl::set_target(int target)
{
 8000bdc:	b510      	push	{r4, lr}
 8000bde:	4604      	mov	r4, r0
    m_target_velocity = target;
 8000be0:	60c1      	str	r1, [r0, #12]

    calculate_profile();
 8000be2:	f7ff ffa9 	bl	8000b38 <_ZN19StepperVelocityCtrl17calculate_profileEv>

    m_is_idle = false;
 8000be6:	2300      	movs	r3, #0
 8000be8:	7623      	strb	r3, [r4, #24]
 8000bea:	bd10      	pop	{r4, pc}

08000bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void)
{
 8000bec:	b500      	push	{lr}
 8000bee:	b083      	sub	sp, #12
	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_AFIO_CLK_ENABLE()
 8000bf0:	4b24      	ldr	r3, [pc, #144]	; (8000c84 <HAL_MspInit+0x98>)
 8000bf2:	699a      	ldr	r2, [r3, #24]
 8000bf4:	f042 0201 	orr.w	r2, r2, #1
 8000bf8:	619a      	str	r2, [r3, #24]
 8000bfa:	699a      	ldr	r2, [r3, #24]
 8000bfc:	f002 0201 	and.w	r2, r2, #1
 8000c00:	9200      	str	r2, [sp, #0]
 8000c02:	9a00      	ldr	r2, [sp, #0]
	;
	__HAL_RCC_PWR_CLK_ENABLE()
 8000c04:	69da      	ldr	r2, [r3, #28]
 8000c06:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c0a:	61da      	str	r2, [r3, #28]
 8000c0c:	69db      	ldr	r3, [r3, #28]
 8000c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c12:	9301      	str	r3, [sp, #4]
 8000c14:	9b01      	ldr	r3, [sp, #4]
	;

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c16:	2003      	movs	r0, #3
 8000c18:	f000 fc9a 	bl	8001550 <HAL_NVIC_SetPriorityGrouping>

	/* System interrupt init*/
	/* MemoryManagement_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	4611      	mov	r1, r2
 8000c20:	f06f 000b 	mvn.w	r0, #11
 8000c24:	f000 fca6 	bl	8001574 <HAL_NVIC_SetPriority>
	/* BusFault_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	4611      	mov	r1, r2
 8000c2c:	f06f 000a 	mvn.w	r0, #10
 8000c30:	f000 fca0 	bl	8001574 <HAL_NVIC_SetPriority>
	/* UsageFault_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000c34:	2200      	movs	r2, #0
 8000c36:	4611      	mov	r1, r2
 8000c38:	f06f 0009 	mvn.w	r0, #9
 8000c3c:	f000 fc9a 	bl	8001574 <HAL_NVIC_SetPriority>
	/* SVCall_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000c40:	2200      	movs	r2, #0
 8000c42:	4611      	mov	r1, r2
 8000c44:	f06f 0004 	mvn.w	r0, #4
 8000c48:	f000 fc94 	bl	8001574 <HAL_NVIC_SetPriority>
	/* DebugMonitor_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	4611      	mov	r1, r2
 8000c50:	f06f 0003 	mvn.w	r0, #3
 8000c54:	f000 fc8e 	bl	8001574 <HAL_NVIC_SetPriority>
	/* PendSV_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	4611      	mov	r1, r2
 8000c5c:	f06f 0001 	mvn.w	r0, #1
 8000c60:	f000 fc88 	bl	8001574 <HAL_NVIC_SetPriority>
	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000c64:	2200      	movs	r2, #0
 8000c66:	4611      	mov	r1, r2
 8000c68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 fc82 	bl	8001574 <HAL_NVIC_SetPriority>

	/**NOJTAG: JTAG-DP Disabled and SW-DP Enabled
	 */
	__HAL_AFIO_REMAP_SWJ_NOJTAG()
 8000c70:	4a05      	ldr	r2, [pc, #20]	; (8000c88 <HAL_MspInit+0x9c>)
 8000c72:	6853      	ldr	r3, [r2, #4]
 8000c74:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c7c:	6053      	str	r3, [r2, #4]
	;

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 8000c7e:	b003      	add	sp, #12
 8000c80:	f85d fb04 	ldr.w	pc, [sp], #4
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010000 	.word	0x40010000

08000c8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c8c:	b500      	push	{lr}
 8000c8e:	b083      	sub	sp, #12
	if (htim_base->Instance == TIM3)
 8000c90:	6803      	ldr	r3, [r0, #0]
 8000c92:	4a17      	ldr	r2, [pc, #92]	; (8000cf0 <HAL_TIM_Base_MspInit+0x64>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d005      	beq.n	8000ca4 <HAL_TIM_Base_MspInit+0x18>
		;
		/* TIM3 interrupt Init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
	}
	else if (htim_base->Instance == TIM4)
 8000c98:	4a16      	ldr	r2, [pc, #88]	; (8000cf4 <HAL_TIM_Base_MspInit+0x68>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d015      	beq.n	8000cca <HAL_TIM_Base_MspInit+0x3e>

		/* TIM3 interrupt Init */
		HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
	}
}
 8000c9e:	b003      	add	sp, #12
 8000ca0:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM3_CLK_ENABLE()
 8000ca4:	4b14      	ldr	r3, [pc, #80]	; (8000cf8 <HAL_TIM_Base_MspInit+0x6c>)
 8000ca6:	69da      	ldr	r2, [r3, #28]
 8000ca8:	f042 0202 	orr.w	r2, r2, #2
 8000cac:	61da      	str	r2, [r3, #28]
 8000cae:	69db      	ldr	r3, [r3, #28]
 8000cb0:	f003 0302 	and.w	r3, r3, #2
 8000cb4:	9300      	str	r3, [sp, #0]
 8000cb6:	9b00      	ldr	r3, [sp, #0]
		HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2101      	movs	r1, #1
 8000cbc:	201d      	movs	r0, #29
 8000cbe:	f000 fc59 	bl	8001574 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000cc2:	201d      	movs	r0, #29
 8000cc4:	f000 fc88 	bl	80015d8 <HAL_NVIC_EnableIRQ>
 8000cc8:	e7e9      	b.n	8000c9e <HAL_TIM_Base_MspInit+0x12>
		__HAL_RCC_TIM4_CLK_ENABLE()
 8000cca:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <HAL_TIM_Base_MspInit+0x6c>)
 8000ccc:	69da      	ldr	r2, [r3, #28]
 8000cce:	f042 0204 	orr.w	r2, r2, #4
 8000cd2:	61da      	str	r2, [r3, #28]
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	f003 0304 	and.w	r3, r3, #4
 8000cda:	9301      	str	r3, [sp, #4]
 8000cdc:	9b01      	ldr	r3, [sp, #4]
		HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	4611      	mov	r1, r2
 8000ce2:	201e      	movs	r0, #30
 8000ce4:	f000 fc46 	bl	8001574 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000ce8:	201e      	movs	r0, #30
 8000cea:	f000 fc75 	bl	80015d8 <HAL_NVIC_EnableIRQ>
}
 8000cee:	e7d6      	b.n	8000c9e <HAL_TIM_Base_MspInit+0x12>
 8000cf0:	40000400 	.word	0x40000400
 8000cf4:	40000800 	.word	0x40000800
 8000cf8:	40021000 	.word	0x40021000

08000cfc <HAL_TIM_Base_MspDeInit>:

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8000cfc:	b508      	push	{r3, lr}
	if (htim_base->Instance == TIM3)
 8000cfe:	6803      	ldr	r3, [r0, #0]
 8000d00:	4a0d      	ldr	r2, [pc, #52]	; (8000d38 <HAL_TIM_Base_MspDeInit+0x3c>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d003      	beq.n	8000d0e <HAL_TIM_Base_MspDeInit+0x12>
		HAL_NVIC_DisableIRQ(TIM3_IRQn);
		/* USER CODE BEGIN TIM3_MspDeInit 1 */

		/* USER CODE END TIM3_MspDeInit 1 */
	}
	else if (htim_base->Instance == TIM4)
 8000d06:	4a0d      	ldr	r2, [pc, #52]	; (8000d3c <HAL_TIM_Base_MspDeInit+0x40>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d00a      	beq.n	8000d22 <HAL_TIM_Base_MspDeInit+0x26>
 8000d0c:	bd08      	pop	{r3, pc}
		__HAL_RCC_TIM3_CLK_DISABLE();
 8000d0e:	f502 3203 	add.w	r2, r2, #134144	; 0x20c00
 8000d12:	69d3      	ldr	r3, [r2, #28]
 8000d14:	f023 0302 	bic.w	r3, r3, #2
 8000d18:	61d3      	str	r3, [r2, #28]
		HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8000d1a:	201d      	movs	r0, #29
 8000d1c:	f000 fc68 	bl	80015f0 <HAL_NVIC_DisableIRQ>
 8000d20:	bd08      	pop	{r3, pc}
	{
		/* Peripheral clock disable */
		__HAL_RCC_TIM4_CLK_DISABLE();
 8000d22:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
 8000d26:	69d3      	ldr	r3, [r2, #28]
 8000d28:	f023 0304 	bic.w	r3, r3, #4
 8000d2c:	61d3      	str	r3, [r2, #28]

		/* TIM3 interrupt DeInit */
		HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8000d2e:	201e      	movs	r0, #30
 8000d30:	f000 fc5e 	bl	80015f0 <HAL_NVIC_DisableIRQ>
	}
}
 8000d34:	e7ea      	b.n	8000d0c <HAL_TIM_Base_MspDeInit+0x10>
 8000d36:	bf00      	nop
 8000d38:	40000400 	.word	0x40000400
 8000d3c:	40000800 	.word	0x40000800

08000d40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
	GPIO_InitTypeDef GPIO_InitStruct;
	if (huart->Instance == USART1)
 8000d40:	6802      	ldr	r2, [r0, #0]
 8000d42:	4b33      	ldr	r3, [pc, #204]	; (8000e10 <HAL_UART_MspInit+0xd0>)
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d000      	beq.n	8000d4a <HAL_UART_MspInit+0xa>
 8000d48:	4770      	bx	lr
{
 8000d4a:	b570      	push	{r4, r5, r6, lr}
 8000d4c:	b086      	sub	sp, #24
 8000d4e:	4604      	mov	r4, r0
	{
		/* USER CODE BEGIN USART1_MspInit 0 */

		/* USER CODE END USART1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_USART1_CLK_ENABLE()
 8000d50:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8000d54:	699a      	ldr	r2, [r3, #24]
 8000d56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000d5a:	619a      	str	r2, [r3, #24]
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d62:	9301      	str	r3, [sp, #4]
 8000d64:	9b01      	ldr	r3, [sp, #4]

		/**USART1 GPIO Configuration
		 PA9     ------> USART1_TX
		 PA10     ------> USART1_RX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d6a:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d70:	2303      	movs	r3, #3
 8000d72:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d74:	4e27      	ldr	r6, [pc, #156]	; (8000e14 <HAL_UART_MspInit+0xd4>)
 8000d76:	a902      	add	r1, sp, #8
 8000d78:	4630      	mov	r0, r6
 8000d7a:	f001 fcdf 	bl	800273c <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d82:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d84:	2500      	movs	r5, #0
 8000d86:	9503      	str	r5, [sp, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	9504      	str	r5, [sp, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8a:	a902      	add	r1, sp, #8
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	f001 fcd5 	bl	800273c <HAL_GPIO_Init>

		/* USART1 DMA Init */
		/* USART1_RX Init */
		hdma_usart1_rx.Instance = DMA1_Channel5;
 8000d92:	4821      	ldr	r0, [pc, #132]	; (8000e18 <HAL_UART_MspInit+0xd8>)
 8000d94:	4b21      	ldr	r3, [pc, #132]	; (8000e1c <HAL_UART_MspInit+0xdc>)
 8000d96:	6003      	str	r3, [r0, #0]
		hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d98:	6045      	str	r5, [r0, #4]
		hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d9a:	6085      	str	r5, [r0, #8]
		hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d9c:	2380      	movs	r3, #128	; 0x80
 8000d9e:	60c3      	str	r3, [r0, #12]
		hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000da0:	6105      	str	r5, [r0, #16]
		hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000da2:	6145      	str	r5, [r0, #20]
		hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000da4:	2320      	movs	r3, #32
 8000da6:	6183      	str	r3, [r0, #24]
		hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000da8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dac:	61c3      	str	r3, [r0, #28]
		if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000dae:	f000 fcef 	bl	8001790 <HAL_DMA_Init>
 8000db2:	bb18      	cbnz	r0, 8000dfc <HAL_UART_MspInit+0xbc>
		{
			_Error_Handler(__FILE__, __LINE__);
		}

		__HAL_LINKDMA(huart, hdmarx, hdma_usart1_rx);
 8000db4:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <HAL_UART_MspInit+0xd8>)
 8000db6:	6363      	str	r3, [r4, #52]	; 0x34
 8000db8:	625c      	str	r4, [r3, #36]	; 0x24

		/* USART1_TX Init */
		hdma_usart1_tx.Instance = DMA1_Channel4;
 8000dba:	4819      	ldr	r0, [pc, #100]	; (8000e20 <HAL_UART_MspInit+0xe0>)
 8000dbc:	4b19      	ldr	r3, [pc, #100]	; (8000e24 <HAL_UART_MspInit+0xe4>)
 8000dbe:	6003      	str	r3, [r0, #0]
		hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dc0:	2310      	movs	r3, #16
 8000dc2:	6043      	str	r3, [r0, #4]
		hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	6083      	str	r3, [r0, #8]
		hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000dc8:	2280      	movs	r2, #128	; 0x80
 8000dca:	60c2      	str	r2, [r0, #12]
		hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000dcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dd0:	6102      	str	r2, [r0, #16]
		hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dd2:	6143      	str	r3, [r0, #20]
		hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000dd4:	6183      	str	r3, [r0, #24]
		hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000dd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dda:	61c3      	str	r3, [r0, #28]
		if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000ddc:	f000 fcd8 	bl	8001790 <HAL_DMA_Init>
 8000de0:	b988      	cbnz	r0, 8000e06 <HAL_UART_MspInit+0xc6>
		{
			_Error_Handler(__FILE__, __LINE__);
		}

		__HAL_LINKDMA(huart, hdmatx, hdma_usart1_tx);
 8000de2:	4b0f      	ldr	r3, [pc, #60]	; (8000e20 <HAL_UART_MspInit+0xe0>)
 8000de4:	6323      	str	r3, [r4, #48]	; 0x30
 8000de6:	625c      	str	r4, [r3, #36]	; 0x24

		/* USER CODE BEGIN USART1_MspInit 1 */

		HAL_NVIC_SetPriority(USART1_IRQn, 1, 1);
 8000de8:	2201      	movs	r2, #1
 8000dea:	4611      	mov	r1, r2
 8000dec:	2025      	movs	r0, #37	; 0x25
 8000dee:	f000 fbc1 	bl	8001574 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000df2:	2025      	movs	r0, #37	; 0x25
 8000df4:	f000 fbf0 	bl	80015d8 <HAL_NVIC_EnableIRQ>

		/* USER CODE END USART1_MspInit 1 */
	}
}
 8000df8:	b006      	add	sp, #24
 8000dfa:	bd70      	pop	{r4, r5, r6, pc}
			_Error_Handler(__FILE__, __LINE__);
 8000dfc:	21b3      	movs	r1, #179	; 0xb3
 8000dfe:	480a      	ldr	r0, [pc, #40]	; (8000e28 <HAL_UART_MspInit+0xe8>)
 8000e00:	f7ff fb38 	bl	8000474 <_Error_Handler>
 8000e04:	e7d6      	b.n	8000db4 <HAL_UART_MspInit+0x74>
			_Error_Handler(__FILE__, __LINE__);
 8000e06:	21c3      	movs	r1, #195	; 0xc3
 8000e08:	4807      	ldr	r0, [pc, #28]	; (8000e28 <HAL_UART_MspInit+0xe8>)
 8000e0a:	f7ff fb33 	bl	8000474 <_Error_Handler>
 8000e0e:	e7e8      	b.n	8000de2 <HAL_UART_MspInit+0xa2>
 8000e10:	40013800 	.word	0x40013800
 8000e14:	40010800 	.word	0x40010800
 8000e18:	20001b14 	.word	0x20001b14
 8000e1c:	40020058 	.word	0x40020058
 8000e20:	20001ad0 	.word	0x20001ad0
 8000e24:	40020044 	.word	0x40020044
 8000e28:	0800b96c 	.word	0x0800b96c

08000e2c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{

	if (huart->Instance == USART1)
 8000e2c:	6802      	ldr	r2, [r0, #0]
 8000e2e:	4b0d      	ldr	r3, [pc, #52]	; (8000e64 <HAL_UART_MspDeInit+0x38>)
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d000      	beq.n	8000e36 <HAL_UART_MspDeInit+0xa>
 8000e34:	4770      	bx	lr
{
 8000e36:	b510      	push	{r4, lr}
 8000e38:	4604      	mov	r4, r0
	{
		/* USER CODE BEGIN USART1_MspDeInit 0 */

		/* USER CODE END USART1_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_USART1_CLK_DISABLE();
 8000e3a:	4a0b      	ldr	r2, [pc, #44]	; (8000e68 <HAL_UART_MspDeInit+0x3c>)
 8000e3c:	6993      	ldr	r3, [r2, #24]
 8000e3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000e42:	6193      	str	r3, [r2, #24]

		/**USART1 GPIO Configuration
		 PA9     ------> USART1_TX
		 PA10     ------> USART1_RX
		 */
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9 | GPIO_PIN_10);
 8000e44:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000e48:	4808      	ldr	r0, [pc, #32]	; (8000e6c <HAL_UART_MspDeInit+0x40>)
 8000e4a:	f001 fd6d 	bl	8002928 <HAL_GPIO_DeInit>

		/* USART1 DMA DeInit */
		HAL_DMA_DeInit(huart->hdmarx);
 8000e4e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8000e50:	f000 fcda 	bl	8001808 <HAL_DMA_DeInit>
		HAL_DMA_DeInit(huart->hdmatx);
 8000e54:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000e56:	f000 fcd7 	bl	8001808 <HAL_DMA_DeInit>
		/* USER CODE BEGIN USART1_MspDeInit 1 */

		HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000e5a:	2025      	movs	r0, #37	; 0x25
 8000e5c:	f000 fbc8 	bl	80015f0 <HAL_NVIC_DisableIRQ>
 8000e60:	bd10      	pop	{r4, pc}
 8000e62:	bf00      	nop
 8000e64:	40013800 	.word	0x40013800
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	40010800 	.word	0x40010800

08000e70 <NMI_Handler>:

/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8000e70:	4770      	bx	lr

08000e72 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8000e72:	e7fe      	b.n	8000e72 <HardFault_Handler>

08000e74 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8000e74:	e7fe      	b.n	8000e74 <MemManage_Handler>

08000e76 <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8000e76:	e7fe      	b.n	8000e76 <BusFault_Handler>

08000e78 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8000e78:	e7fe      	b.n	8000e78 <UsageFault_Handler>

08000e7a <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8000e7a:	4770      	bx	lr

08000e7c <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8000e7c:	4770      	bx	lr

08000e7e <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8000e7e:	4770      	bx	lr

08000e80 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8000e80:	b508      	push	{r3, lr}
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8000e82:	f000 fac1 	bl	8001408 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000e86:	f000 fc68 	bl	800175a <HAL_SYSTICK_IRQHandler>
 8000e8a:	bd08      	pop	{r3, pc}

08000e8c <DMA1_Channel4_IRQHandler>:

/**
 * @brief This function handles DMA1 channel4 global interrupt.
 */
void DMA1_Channel4_IRQHandler(void)
{
 8000e8c:	b508      	push	{r3, lr}
	/* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

	/* USER CODE END DMA1_Channel4_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000e8e:	4802      	ldr	r0, [pc, #8]	; (8000e98 <DMA1_Channel4_IRQHandler+0xc>)
 8000e90:	f000 fec6 	bl	8001c20 <HAL_DMA_IRQHandler>
 8000e94:	bd08      	pop	{r3, pc}
 8000e96:	bf00      	nop
 8000e98:	20001ad0 	.word	0x20001ad0

08000e9c <DMA1_Channel5_IRQHandler>:

/**
 * @brief This function handles DMA1 channel5 global interrupt.
 */
void DMA1_Channel5_IRQHandler(void)
{
 8000e9c:	b508      	push	{r3, lr}
	/* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

	/* USER CODE END DMA1_Channel5_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000e9e:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <DMA1_Channel5_IRQHandler+0xc>)
 8000ea0:	f000 febe 	bl	8001c20 <HAL_DMA_IRQHandler>
 8000ea4:	bd08      	pop	{r3, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20001b14 	.word	0x20001b14

08000eac <TIM3_IRQHandler>:
 * @brief This function handles TIM3 global interrupt.
 */
void TIM3_IRQHandler(void)
{
	//HAL_TIM_IRQHandler(&htim3);
	if ((TIM3->SR & TIM_SR_UIF) != 0u)
 8000eac:	4b0d      	ldr	r3, [pc, #52]	; (8000ee4 <TIM3_IRQHandler+0x38>)
 8000eae:	691b      	ldr	r3, [r3, #16]
 8000eb0:	f013 0f01 	tst.w	r3, #1
 8000eb4:	d100      	bne.n	8000eb8 <TIM3_IRQHandler+0xc>
 8000eb6:	4770      	bx	lr
{
 8000eb8:	b510      	push	{r4, lr}
	{
		TIM3->SR = ~TIM_SR_UIF;
 8000eba:	f06f 0201 	mvn.w	r2, #1
 8000ebe:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <TIM3_IRQHandler+0x38>)
 8000ec0:	611a      	str	r2, [r3, #16]
        stepper_feet[0].calculate_profile();
 8000ec2:	4c09      	ldr	r4, [pc, #36]	; (8000ee8 <TIM3_IRQHandler+0x3c>)
 8000ec4:	4620      	mov	r0, r4
 8000ec6:	f7ff fe37 	bl	8000b38 <_ZN19StepperVelocityCtrl17calculate_profileEv>
        stepper_feet[1].calculate_profile();
 8000eca:	f104 00c8 	add.w	r0, r4, #200	; 0xc8
 8000ece:	f7ff fe33 	bl	8000b38 <_ZN19StepperVelocityCtrl17calculate_profileEv>
        stepper_feet[2].calculate_profile();
 8000ed2:	f504 70c8 	add.w	r0, r4, #400	; 0x190
 8000ed6:	f7ff fe2f 	bl	8000b38 <_ZN19StepperVelocityCtrl17calculate_profileEv>
        stepper_lift.calculate_profile();
 8000eda:	4804      	ldr	r0, [pc, #16]	; (8000eec <TIM3_IRQHandler+0x40>)
 8000edc:	f7ff fccb 	bl	8000876 <_ZN19StepperPositionCtrl17calculate_profileEv>
 8000ee0:	bd10      	pop	{r4, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40000400 	.word	0x40000400
 8000ee8:	20000534 	.word	0x20000534
 8000eec:	2000078c 	.word	0x2000078c

08000ef0 <TIM4_IRQHandler>:
/* USER CODE BEGIN 1 */
//extern "C"
void TIM4_IRQHandler(void)
{
	//HAL_TIM_IRQHandler(&htim4);
	if ((TIM4->SR & TIM_SR_UIF) != 0u)
 8000ef0:	4bb0      	ldr	r3, [pc, #704]	; (80011b4 <TIM4_IRQHandler+0x2c4>)
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	f013 0f01 	tst.w	r3, #1
 8000ef8:	d11f      	bne.n	8000f3a <TIM4_IRQHandler+0x4a>
        stepper_feet[0].tick();
        stepper_feet[1].tick();
        stepper_feet[2].tick();
        stepper_lift.tick();
	}
	else if ((TIM4->SR & TIM_SR_CC1IF) != 0u)
 8000efa:	4bae      	ldr	r3, [pc, #696]	; (80011b4 <TIM4_IRQHandler+0x2c4>)
 8000efc:	691b      	ldr	r3, [r3, #16]
 8000efe:	f013 0f02 	tst.w	r3, #2
 8000f02:	d019      	beq.n	8000f38 <TIM4_IRQHandler+0x48>
	{
		TIM4->SR = ~TIM_SR_CC1IF;
 8000f04:	f06f 0202 	mvn.w	r2, #2
 8000f08:	4baa      	ldr	r3, [pc, #680]	; (80011b4 <TIM4_IRQHandler+0x2c4>)
 8000f0a:	611a      	str	r2, [r3, #16]
    void control(void);
    void set_target(int target);

    inline void reset_step(void)
    {
        m_step_gpio->BRR = m_step_pin;      // un-step
 8000f0c:	4baa      	ldr	r3, [pc, #680]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000f0e:	6819      	ldr	r1, [r3, #0]
 8000f10:	891a      	ldrh	r2, [r3, #8]
 8000f12:	b292      	uxth	r2, r2
 8000f14:	614a      	str	r2, [r1, #20]
 8000f16:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
 8000f1a:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	; 0xd0
 8000f1e:	b292      	uxth	r2, r2
 8000f20:	614a      	str	r2, [r1, #20]
 8000f22:	f8d3 2190 	ldr.w	r2, [r3, #400]	; 0x190
 8000f26:	f8b3 3198 	ldrh.w	r3, [r3, #408]	; 0x198
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	6153      	str	r3, [r2, #20]
        return (m_actual_position * 1000 == m_target);
    }

    inline void reset_step(void)
    {
        m_step_gpio->BRR = m_step_pin;      // un-step
 8000f2e:	4ba3      	ldr	r3, [pc, #652]	; (80011bc <TIM4_IRQHandler+0x2cc>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	891b      	ldrh	r3, [r3, #8]
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	6153      	str	r3, [r2, #20]
 8000f38:	4770      	bx	lr
		TIM4->SR = ~TIM_SR_UIF;
 8000f3a:	f06f 0201 	mvn.w	r2, #1
 8000f3e:	4b9d      	ldr	r3, [pc, #628]	; (80011b4 <TIM4_IRQHandler+0x2c4>)
 8000f40:	611a      	str	r2, [r3, #16]
    // workhorse
    // this needs to be called as often as ticks_per_sec.
    void tick(void)
    {
        // load next segment if neccesary
        if (current_segment == nullptr || current_segment->remaining_ticks <= 0)
 8000f42:	4b9d      	ldr	r3, [pc, #628]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000f44:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	f000 80eb 	beq.w	8001124 <TIM4_IRQHandler+0x234>
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	2a00      	cmp	r2, #0
 8000f52:	f340 80e7 	ble.w	8001124 <TIM4_IRQHandler+0x234>
            current_segment->bresenham_error = last_error;// - current_segment->ticks_total;

            m_actual_velocity = 0;
        }

        if (current_segment->step_dir < 0)
 8000f56:	4b98      	ldr	r3, [pc, #608]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000f58:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000f5c:	691b      	ldr	r3, [r3, #16]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	f2c0 8102 	blt.w	8001168 <TIM4_IRQHandler+0x278>
        {
            m_dir_gpio->BRR = m_dir_pin;
        }
        else
        {
            m_dir_gpio->BSRR = m_dir_pin;
 8000f64:	4b94      	ldr	r3, [pc, #592]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	895b      	ldrh	r3, [r3, #10]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	6113      	str	r3, [r2, #16]
        }

        if (current_segment->bresenham_error > 0)
 8000f6e:	4b92      	ldr	r3, [pc, #584]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000f70:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000f74:	68db      	ldr	r3, [r3, #12]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	dd0f      	ble.n	8000f9a <TIM4_IRQHandler+0xaa>
        {
            m_step_gpio->BSRR = m_step_pin;     // step
 8000f7a:	4b8f      	ldr	r3, [pc, #572]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000f7c:	6819      	ldr	r1, [r3, #0]
 8000f7e:	891a      	ldrh	r2, [r3, #8]
 8000f80:	b292      	uxth	r2, r2
 8000f82:	610a      	str	r2, [r1, #16]

            m_actual_velocity += current_segment->step_dir;
 8000f84:	6959      	ldr	r1, [r3, #20]
 8000f86:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8000f8a:	6910      	ldr	r0, [r2, #16]
 8000f8c:	4401      	add	r1, r0
 8000f8e:	6159      	str	r1, [r3, #20]

            // -2*dx
            current_segment->bresenham_error -= 2 * current_segment->ticks_total;
 8000f90:	6891      	ldr	r1, [r2, #8]
 8000f92:	68d3      	ldr	r3, [r2, #12]
 8000f94:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8000f98:	60d3      	str	r3, [r2, #12]
        }

        // 2*dy
        current_segment->bresenham_error += 2 * current_segment->steps_total;
 8000f9a:	4987      	ldr	r1, [pc, #540]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000f9c:	f8d1 30c4 	ldr.w	r3, [r1, #196]	; 0xc4
 8000fa0:	6858      	ldr	r0, [r3, #4]
 8000fa2:	68da      	ldr	r2, [r3, #12]
 8000fa4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8000fa8:	60da      	str	r2, [r3, #12]

        current_segment->remaining_ticks--;
 8000faa:	f8d1 20c4 	ldr.w	r2, [r1, #196]	; 0xc4
 8000fae:	6813      	ldr	r3, [r2, #0]
 8000fb0:	3b01      	subs	r3, #1
 8000fb2:	6013      	str	r3, [r2, #0]
        if (current_segment == nullptr || current_segment->remaining_ticks <= 0)
 8000fb4:	4b80      	ldr	r3, [pc, #512]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000fb6:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	f000 80da 	beq.w	8001174 <TIM4_IRQHandler+0x284>
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	2a00      	cmp	r2, #0
 8000fc4:	f340 80d6 	ble.w	8001174 <TIM4_IRQHandler+0x284>
        if (current_segment->step_dir < 0)
 8000fc8:	4b7b      	ldr	r3, [pc, #492]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000fca:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8000fce:	691b      	ldr	r3, [r3, #16]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	f2c0 80fa 	blt.w	80011ca <TIM4_IRQHandler+0x2da>
            m_dir_gpio->BSRR = m_dir_pin;
 8000fd6:	4b78      	ldr	r3, [pc, #480]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000fd8:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 8000fdc:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	; 0xd2
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	6113      	str	r3, [r2, #16]
        if (current_segment->bresenham_error > 0)
 8000fe4:	4b74      	ldr	r3, [pc, #464]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000fe6:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	dd13      	ble.n	8001018 <TIM4_IRQHandler+0x128>
            m_step_gpio->BSRR = m_step_pin;     // step
 8000ff0:	4b71      	ldr	r3, [pc, #452]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8000ff2:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
 8000ff6:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	; 0xd0
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	610a      	str	r2, [r1, #16]
            m_actual_velocity += current_segment->step_dir;
 8000ffe:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8001002:	f8d3 218c 	ldr.w	r2, [r3, #396]	; 0x18c
 8001006:	6910      	ldr	r0, [r2, #16]
 8001008:	4401      	add	r1, r0
 800100a:	f8c3 10dc 	str.w	r1, [r3, #220]	; 0xdc
            current_segment->bresenham_error -= 2 * current_segment->ticks_total;
 800100e:	6891      	ldr	r1, [r2, #8]
 8001010:	68d3      	ldr	r3, [r2, #12]
 8001012:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8001016:	60d3      	str	r3, [r2, #12]
        current_segment->bresenham_error += 2 * current_segment->steps_total;
 8001018:	4967      	ldr	r1, [pc, #412]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 800101a:	f8d1 318c 	ldr.w	r3, [r1, #396]	; 0x18c
 800101e:	6858      	ldr	r0, [r3, #4]
 8001020:	68da      	ldr	r2, [r3, #12]
 8001022:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8001026:	60da      	str	r2, [r3, #12]
        current_segment->remaining_ticks--;
 8001028:	f8d1 218c 	ldr.w	r2, [r1, #396]	; 0x18c
 800102c:	6813      	ldr	r3, [r2, #0]
 800102e:	3b01      	subs	r3, #1
 8001030:	6013      	str	r3, [r2, #0]
        if (current_segment == nullptr || current_segment->remaining_ticks <= 0)
 8001032:	4b61      	ldr	r3, [pc, #388]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001034:	f8d3 3254 	ldr.w	r3, [r3, #596]	; 0x254
 8001038:	2b00      	cmp	r3, #0
 800103a:	f000 80ce 	beq.w	80011da <TIM4_IRQHandler+0x2ea>
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	2a00      	cmp	r2, #0
 8001042:	f340 80ca 	ble.w	80011da <TIM4_IRQHandler+0x2ea>
        if (current_segment->step_dir < 0)
 8001046:	4b5c      	ldr	r3, [pc, #368]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001048:	f8d3 3254 	ldr.w	r3, [r3, #596]	; 0x254
 800104c:	691b      	ldr	r3, [r3, #16]
 800104e:	2b00      	cmp	r3, #0
 8001050:	f2c0 80e8 	blt.w	8001224 <TIM4_IRQHandler+0x334>
            m_dir_gpio->BSRR = m_dir_pin;
 8001054:	4b58      	ldr	r3, [pc, #352]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001056:	f8d3 2194 	ldr.w	r2, [r3, #404]	; 0x194
 800105a:	f8b3 319a 	ldrh.w	r3, [r3, #410]	; 0x19a
 800105e:	b29b      	uxth	r3, r3
 8001060:	6113      	str	r3, [r2, #16]
        if (current_segment->bresenham_error > 0)
 8001062:	4b55      	ldr	r3, [pc, #340]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001064:	f8d3 3254 	ldr.w	r3, [r3, #596]	; 0x254
 8001068:	68db      	ldr	r3, [r3, #12]
 800106a:	2b00      	cmp	r3, #0
 800106c:	dd13      	ble.n	8001096 <TIM4_IRQHandler+0x1a6>
            m_step_gpio->BSRR = m_step_pin;     // step
 800106e:	4b52      	ldr	r3, [pc, #328]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001070:	f8d3 1190 	ldr.w	r1, [r3, #400]	; 0x190
 8001074:	f8b3 2198 	ldrh.w	r2, [r3, #408]	; 0x198
 8001078:	b292      	uxth	r2, r2
 800107a:	610a      	str	r2, [r1, #16]
            m_actual_velocity += current_segment->step_dir;
 800107c:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 8001080:	f8d3 2254 	ldr.w	r2, [r3, #596]	; 0x254
 8001084:	6910      	ldr	r0, [r2, #16]
 8001086:	4401      	add	r1, r0
 8001088:	f8c3 11a4 	str.w	r1, [r3, #420]	; 0x1a4
            current_segment->bresenham_error -= 2 * current_segment->ticks_total;
 800108c:	6891      	ldr	r1, [r2, #8]
 800108e:	68d3      	ldr	r3, [r2, #12]
 8001090:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8001094:	60d3      	str	r3, [r2, #12]
        current_segment->bresenham_error += 2 * current_segment->steps_total;
 8001096:	4948      	ldr	r1, [pc, #288]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001098:	f8d1 3254 	ldr.w	r3, [r1, #596]	; 0x254
 800109c:	6858      	ldr	r0, [r3, #4]
 800109e:	68da      	ldr	r2, [r3, #12]
 80010a0:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80010a4:	60da      	str	r2, [r3, #12]
        current_segment->remaining_ticks--;
 80010a6:	f8d1 2254 	ldr.w	r2, [r1, #596]	; 0x254
 80010aa:	6813      	ldr	r3, [r2, #0]
 80010ac:	3b01      	subs	r3, #1
 80010ae:	6013      	str	r3, [r2, #0]
    // workhorse
    // this needs to be called as often as ticks_per_sec.
    void tick(void)
    {
        // load next segment if neccesary
        if (current_segment == nullptr || current_segment->remaining_ticks <= 0)
 80010b0:	4b42      	ldr	r3, [pc, #264]	; (80011bc <TIM4_IRQHandler+0x2cc>)
 80010b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	f000 80bc 	beq.w	8001234 <TIM4_IRQHandler+0x344>
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	f340 80b8 	ble.w	8001234 <TIM4_IRQHandler+0x344>

            // bresenham's algorithm: initial value : -dx
            current_segment->bresenham_error = -current_segment->ticks_total;
        }

        if(current_segment->step_dir < 0)
 80010c4:	4b3d      	ldr	r3, [pc, #244]	; (80011bc <TIM4_IRQHandler+0x2cc>)
 80010c6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	f2c0 80d1 	blt.w	8001274 <TIM4_IRQHandler+0x384>
        {
            m_dir_gpio->BRR = m_dir_pin;
        }
        else
        {
            m_dir_gpio->BSRR = m_dir_pin;
 80010d2:	4b3a      	ldr	r3, [pc, #232]	; (80011bc <TIM4_IRQHandler+0x2cc>)
 80010d4:	685a      	ldr	r2, [r3, #4]
 80010d6:	895b      	ldrh	r3, [r3, #10]
 80010d8:	b29b      	uxth	r3, r3
 80010da:	6113      	str	r3, [r2, #16]
        }

        if (current_segment->bresenham_error > 0)
 80010dc:	4b37      	ldr	r3, [pc, #220]	; (80011bc <TIM4_IRQHandler+0x2cc>)
 80010de:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	dd0f      	ble.n	8001108 <TIM4_IRQHandler+0x218>
        {
            m_step_gpio->BSRR = m_step_pin;     // step
 80010e8:	4b34      	ldr	r3, [pc, #208]	; (80011bc <TIM4_IRQHandler+0x2cc>)
 80010ea:	6819      	ldr	r1, [r3, #0]
 80010ec:	891a      	ldrh	r2, [r3, #8]
 80010ee:	b292      	uxth	r2, r2
 80010f0:	610a      	str	r2, [r1, #16]

            m_actual_position += current_segment->step_dir;
 80010f2:	6959      	ldr	r1, [r3, #20]
 80010f4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80010f8:	6910      	ldr	r0, [r2, #16]
 80010fa:	4401      	add	r1, r0
 80010fc:	6159      	str	r1, [r3, #20]

            // -2*dx
            current_segment->bresenham_error -= 2 * current_segment->ticks_total;
 80010fe:	6891      	ldr	r1, [r2, #8]
 8001100:	68d3      	ldr	r3, [r2, #12]
 8001102:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8001106:	60d3      	str	r3, [r2, #12]
        }

        // 2*dy
        current_segment->bresenham_error += 2 * current_segment->steps_total;
 8001108:	492c      	ldr	r1, [pc, #176]	; (80011bc <TIM4_IRQHandler+0x2cc>)
 800110a:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
 800110e:	6858      	ldr	r0, [r3, #4]
 8001110:	68da      	ldr	r2, [r3, #12]
 8001112:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8001116:	60da      	str	r2, [r3, #12]

        current_segment->remaining_ticks--;
 8001118:	f8d1 20c8 	ldr.w	r2, [r1, #200]	; 0xc8
 800111c:	6813      	ldr	r3, [r2, #0]
 800111e:	3b01      	subs	r3, #1
 8001120:	6013      	str	r3, [r2, #0]
 8001122:	4770      	bx	lr
            if (seg_buf_head == seg_buf_tail)
 8001124:	4a24      	ldr	r2, [pc, #144]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001126:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 800112a:	f8d2 20c0 	ldr.w	r2, [r2, #192]	; 0xc0
 800112e:	4291      	cmp	r1, r2
 8001130:	d016      	beq.n	8001160 <TIM4_IRQHandler+0x270>
            int last_error = current_segment->bresenham_error;
 8001132:	68d8      	ldr	r0, [r3, #12]
            current_segment = &seg_buf[seg_buf_tail];
 8001134:	4a20      	ldr	r2, [pc, #128]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001136:	f8d2 10c0 	ldr.w	r1, [r2, #192]	; 0xc0
 800113a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800113e:	008b      	lsls	r3, r1, #2
 8001140:	3318      	adds	r3, #24
 8001142:	4413      	add	r3, r2
 8001144:	3304      	adds	r3, #4
 8001146:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
            seg_buf_tail = ((seg_buf_tail + 1) & seg_buf_mask);
 800114a:	f8d2 10c0 	ldr.w	r1, [r2, #192]	; 0xc0
 800114e:	3101      	adds	r1, #1
 8001150:	f001 0107 	and.w	r1, r1, #7
 8001154:	f8c2 10c0 	str.w	r1, [r2, #192]	; 0xc0
            current_segment->bresenham_error = last_error;// - current_segment->ticks_total;
 8001158:	60d8      	str	r0, [r3, #12]
            m_actual_velocity = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	6153      	str	r3, [r2, #20]
 800115e:	e6fa      	b.n	8000f56 <TIM4_IRQHandler+0x66>
                m_is_idle = true;
 8001160:	2201      	movs	r2, #1
 8001162:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001164:	761a      	strb	r2, [r3, #24]
 8001166:	e725      	b.n	8000fb4 <TIM4_IRQHandler+0xc4>
            m_dir_gpio->BRR = m_dir_pin;
 8001168:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 800116a:	685a      	ldr	r2, [r3, #4]
 800116c:	895b      	ldrh	r3, [r3, #10]
 800116e:	b29b      	uxth	r3, r3
 8001170:	6153      	str	r3, [r2, #20]
 8001172:	e6fc      	b.n	8000f6e <TIM4_IRQHandler+0x7e>
            if (seg_buf_head == seg_buf_tail)
 8001174:	4a10      	ldr	r2, [pc, #64]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001176:	f8d2 1184 	ldr.w	r1, [r2, #388]	; 0x184
 800117a:	f8d2 2188 	ldr.w	r2, [r2, #392]	; 0x188
 800117e:	4291      	cmp	r1, r2
 8001180:	d01e      	beq.n	80011c0 <TIM4_IRQHandler+0x2d0>
            int last_error = current_segment->bresenham_error;
 8001182:	68d8      	ldr	r0, [r3, #12]
            current_segment = &seg_buf[seg_buf_tail];
 8001184:	4a0c      	ldr	r2, [pc, #48]	; (80011b8 <TIM4_IRQHandler+0x2c8>)
 8001186:	f8d2 1188 	ldr.w	r1, [r2, #392]	; 0x188
 800118a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800118e:	008b      	lsls	r3, r1, #2
 8001190:	3318      	adds	r3, #24
 8001192:	4413      	add	r3, r2
 8001194:	33cc      	adds	r3, #204	; 0xcc
 8001196:	f8c2 318c 	str.w	r3, [r2, #396]	; 0x18c
            seg_buf_tail = ((seg_buf_tail + 1) & seg_buf_mask);
 800119a:	f8d2 1188 	ldr.w	r1, [r2, #392]	; 0x188
 800119e:	3101      	adds	r1, #1
 80011a0:	f001 0107 	and.w	r1, r1, #7
 80011a4:	f8c2 1188 	str.w	r1, [r2, #392]	; 0x188
            current_segment->bresenham_error = last_error;// - current_segment->ticks_total;
 80011a8:	60d8      	str	r0, [r3, #12]
            m_actual_velocity = 0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 80011b0:	e70a      	b.n	8000fc8 <TIM4_IRQHandler+0xd8>
 80011b2:	bf00      	nop
 80011b4:	40000800 	.word	0x40000800
 80011b8:	20000534 	.word	0x20000534
 80011bc:	2000078c 	.word	0x2000078c
                m_is_idle = true;
 80011c0:	2201      	movs	r2, #1
 80011c2:	4b2f      	ldr	r3, [pc, #188]	; (8001280 <TIM4_IRQHandler+0x390>)
 80011c4:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 80011c8:	e733      	b.n	8001032 <TIM4_IRQHandler+0x142>
            m_dir_gpio->BRR = m_dir_pin;
 80011ca:	4b2d      	ldr	r3, [pc, #180]	; (8001280 <TIM4_IRQHandler+0x390>)
 80011cc:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 80011d0:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	; 0xd2
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	6153      	str	r3, [r2, #20]
 80011d8:	e704      	b.n	8000fe4 <TIM4_IRQHandler+0xf4>
            if (seg_buf_head == seg_buf_tail)
 80011da:	4a29      	ldr	r2, [pc, #164]	; (8001280 <TIM4_IRQHandler+0x390>)
 80011dc:	f8d2 124c 	ldr.w	r1, [r2, #588]	; 0x24c
 80011e0:	f8d2 2250 	ldr.w	r2, [r2, #592]	; 0x250
 80011e4:	4291      	cmp	r1, r2
 80011e6:	d018      	beq.n	800121a <TIM4_IRQHandler+0x32a>
            int last_error = current_segment->bresenham_error;
 80011e8:	68d8      	ldr	r0, [r3, #12]
            current_segment = &seg_buf[seg_buf_tail];
 80011ea:	4a25      	ldr	r2, [pc, #148]	; (8001280 <TIM4_IRQHandler+0x390>)
 80011ec:	f8d2 1250 	ldr.w	r1, [r2, #592]	; 0x250
 80011f0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80011f4:	008b      	lsls	r3, r1, #2
 80011f6:	3318      	adds	r3, #24
 80011f8:	4413      	add	r3, r2
 80011fa:	f503 73ca 	add.w	r3, r3, #404	; 0x194
 80011fe:	f8c2 3254 	str.w	r3, [r2, #596]	; 0x254
            seg_buf_tail = ((seg_buf_tail + 1) & seg_buf_mask);
 8001202:	f8d2 1250 	ldr.w	r1, [r2, #592]	; 0x250
 8001206:	3101      	adds	r1, #1
 8001208:	f001 0107 	and.w	r1, r1, #7
 800120c:	f8c2 1250 	str.w	r1, [r2, #592]	; 0x250
            current_segment->bresenham_error = last_error;// - current_segment->ticks_total;
 8001210:	60d8      	str	r0, [r3, #12]
            m_actual_velocity = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
 8001218:	e715      	b.n	8001046 <TIM4_IRQHandler+0x156>
                m_is_idle = true;
 800121a:	2201      	movs	r2, #1
 800121c:	4b18      	ldr	r3, [pc, #96]	; (8001280 <TIM4_IRQHandler+0x390>)
 800121e:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 8001222:	e745      	b.n	80010b0 <TIM4_IRQHandler+0x1c0>
            m_dir_gpio->BRR = m_dir_pin;
 8001224:	4b16      	ldr	r3, [pc, #88]	; (8001280 <TIM4_IRQHandler+0x390>)
 8001226:	f8d3 2194 	ldr.w	r2, [r3, #404]	; 0x194
 800122a:	f8b3 319a 	ldrh.w	r3, [r3, #410]	; 0x19a
 800122e:	b29b      	uxth	r3, r3
 8001230:	6153      	str	r3, [r2, #20]
 8001232:	e716      	b.n	8001062 <TIM4_IRQHandler+0x172>
            if (seg_buf_head == seg_buf_tail)
 8001234:	4b13      	ldr	r3, [pc, #76]	; (8001284 <TIM4_IRQHandler+0x394>)
 8001236:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800123a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800123e:	429a      	cmp	r2, r3
 8001240:	d014      	beq.n	800126c <TIM4_IRQHandler+0x37c>
            current_segment = &seg_buf[seg_buf_tail];
 8001242:	4a10      	ldr	r2, [pc, #64]	; (8001284 <TIM4_IRQHandler+0x394>)
 8001244:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8001248:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800124c:	008b      	lsls	r3, r1, #2
 800124e:	3320      	adds	r3, #32
 8001250:	4413      	add	r3, r2
 8001252:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
            seg_buf_tail = ((seg_buf_tail + 1) & seg_buf_mask);
 8001256:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 800125a:	3101      	adds	r1, #1
 800125c:	f001 0107 	and.w	r1, r1, #7
 8001260:	f8c2 10c4 	str.w	r1, [r2, #196]	; 0xc4
            current_segment->bresenham_error = -current_segment->ticks_total;
 8001264:	689a      	ldr	r2, [r3, #8]
 8001266:	4252      	negs	r2, r2
 8001268:	60da      	str	r2, [r3, #12]
 800126a:	e72b      	b.n	80010c4 <TIM4_IRQHandler+0x1d4>
                m_is_idle = true;
 800126c:	2201      	movs	r2, #1
 800126e:	4b05      	ldr	r3, [pc, #20]	; (8001284 <TIM4_IRQHandler+0x394>)
 8001270:	771a      	strb	r2, [r3, #28]
 8001272:	4770      	bx	lr
            m_dir_gpio->BRR = m_dir_pin;
 8001274:	4b03      	ldr	r3, [pc, #12]	; (8001284 <TIM4_IRQHandler+0x394>)
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	895b      	ldrh	r3, [r3, #10]
 800127a:	b29b      	uxth	r3, r3
 800127c:	6153      	str	r3, [r2, #20]
 800127e:	e72d      	b.n	80010dc <TIM4_IRQHandler+0x1ec>
 8001280:	20000534 	.word	0x20000534
 8001284:	2000078c 	.word	0x2000078c

08001288 <USART1_IRQHandler>:
        stepper_lift.reset_step();
	}
}

void USART1_IRQHandler(void)
{
 8001288:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&huart1);
 800128a:	4802      	ldr	r0, [pc, #8]	; (8001294 <USART1_IRQHandler+0xc>)
 800128c:	f005 fecc 	bl	8007028 <HAL_UART_IRQHandler>
 8001290:	bd08      	pop	{r3, pc}
 8001292:	bf00      	nop
 8001294:	20001064 	.word	0x20001064

08001298 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <SystemInit+0x40>)
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	f042 0201 	orr.w	r2, r2, #1
 80012a0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80012a2:	6859      	ldr	r1, [r3, #4]
 80012a4:	4a0d      	ldr	r2, [pc, #52]	; (80012dc <SystemInit+0x44>)
 80012a6:	400a      	ands	r2, r1
 80012a8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80012b0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80012b4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80012bc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80012be:	685a      	ldr	r2, [r3, #4]
 80012c0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80012c4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80012c6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80012ca:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80012cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012d0:	4b03      	ldr	r3, [pc, #12]	; (80012e0 <SystemInit+0x48>)
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	40021000 	.word	0x40021000
 80012dc:	f8ff0000 	.word	0xf8ff0000
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <SystemCoreClockUpdate>:
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80012e4:	4b1f      	ldr	r3, [pc, #124]	; (8001364 <SystemCoreClockUpdate+0x80>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 80012ec:	2b04      	cmp	r3, #4
 80012ee:	d014      	beq.n	800131a <SystemCoreClockUpdate+0x36>
 80012f0:	2b08      	cmp	r3, #8
 80012f2:	d016      	beq.n	8001322 <SystemCoreClockUpdate+0x3e>
 80012f4:	b11b      	cbz	r3, 80012fe <SystemCoreClockUpdate+0x1a>
      }
#endif /* STM32F105xC */ 
      break;

    default:
      SystemCoreClock = HSI_VALUE;
 80012f6:	4a1c      	ldr	r2, [pc, #112]	; (8001368 <SystemCoreClockUpdate+0x84>)
 80012f8:	4b1c      	ldr	r3, [pc, #112]	; (800136c <SystemCoreClockUpdate+0x88>)
 80012fa:	601a      	str	r2, [r3, #0]
      break;
 80012fc:	e002      	b.n	8001304 <SystemCoreClockUpdate+0x20>
      SystemCoreClock = HSI_VALUE;
 80012fe:	4a1a      	ldr	r2, [pc, #104]	; (8001368 <SystemCoreClockUpdate+0x84>)
 8001300:	4b1a      	ldr	r3, [pc, #104]	; (800136c <SystemCoreClockUpdate+0x88>)
 8001302:	601a      	str	r2, [r3, #0]
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8001304:	4b17      	ldr	r3, [pc, #92]	; (8001364 <SystemCoreClockUpdate+0x80>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800130c:	4a18      	ldr	r2, [pc, #96]	; (8001370 <SystemCoreClockUpdate+0x8c>)
 800130e:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8001310:	4a16      	ldr	r2, [pc, #88]	; (800136c <SystemCoreClockUpdate+0x88>)
 8001312:	6813      	ldr	r3, [r2, #0]
 8001314:	40cb      	lsrs	r3, r1
 8001316:	6013      	str	r3, [r2, #0]
 8001318:	4770      	bx	lr
      SystemCoreClock = HSE_VALUE;
 800131a:	4a13      	ldr	r2, [pc, #76]	; (8001368 <SystemCoreClockUpdate+0x84>)
 800131c:	4b13      	ldr	r3, [pc, #76]	; (800136c <SystemCoreClockUpdate+0x88>)
 800131e:	601a      	str	r2, [r3, #0]
      break;
 8001320:	e7f0      	b.n	8001304 <SystemCoreClockUpdate+0x20>
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8001322:	4a10      	ldr	r2, [pc, #64]	; (8001364 <SystemCoreClockUpdate+0x80>)
 8001324:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001326:	6852      	ldr	r2, [r2, #4]
      pllmull = ( pllmull >> 18U) + 2U;
 8001328:	f3c3 4383 	ubfx	r3, r3, #18, #4
 800132c:	3302      	adds	r3, #2
      if (pllsource == 0x00U)
 800132e:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8001332:	d00a      	beq.n	800134a <SystemCoreClockUpdate+0x66>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8001334:	4a0b      	ldr	r2, [pc, #44]	; (8001364 <SystemCoreClockUpdate+0x80>)
 8001336:	6852      	ldr	r2, [r2, #4]
 8001338:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800133c:	d00b      	beq.n	8001356 <SystemCoreClockUpdate+0x72>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 800133e:	4a0d      	ldr	r2, [pc, #52]	; (8001374 <SystemCoreClockUpdate+0x90>)
 8001340:	fb02 f303 	mul.w	r3, r2, r3
 8001344:	4a09      	ldr	r2, [pc, #36]	; (800136c <SystemCoreClockUpdate+0x88>)
 8001346:	6013      	str	r3, [r2, #0]
 8001348:	e7dc      	b.n	8001304 <SystemCoreClockUpdate+0x20>
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 800134a:	4a0a      	ldr	r2, [pc, #40]	; (8001374 <SystemCoreClockUpdate+0x90>)
 800134c:	fb02 f303 	mul.w	r3, r2, r3
 8001350:	4a06      	ldr	r2, [pc, #24]	; (800136c <SystemCoreClockUpdate+0x88>)
 8001352:	6013      	str	r3, [r2, #0]
 8001354:	e7d6      	b.n	8001304 <SystemCoreClockUpdate+0x20>
          SystemCoreClock = HSE_VALUE * pllmull;
 8001356:	4a04      	ldr	r2, [pc, #16]	; (8001368 <SystemCoreClockUpdate+0x84>)
 8001358:	fb02 f303 	mul.w	r3, r2, r3
 800135c:	4a03      	ldr	r2, [pc, #12]	; (800136c <SystemCoreClockUpdate+0x88>)
 800135e:	6013      	str	r3, [r2, #0]
 8001360:	e7d0      	b.n	8001304 <SystemCoreClockUpdate+0x20>
 8001362:	bf00      	nop
 8001364:	40021000 	.word	0x40021000
 8001368:	007a1200 	.word	0x007a1200
 800136c:	20000004 	.word	0x20000004
 8001370:	0800b318 	.word	0x0800b318
 8001374:	003d0900 	.word	0x003d0900
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001378:	4770      	bx	lr

0800137a <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800137a:	4770      	bx	lr

0800137c <HAL_DeInit>:
{
 800137c:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 800137e:	4b06      	ldr	r3, [pc, #24]	; (8001398 <HAL_DeInit+0x1c>)
 8001380:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001384:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001386:	2400      	movs	r4, #0
 8001388:	611c      	str	r4, [r3, #16]
  __HAL_RCC_APB2_FORCE_RESET();
 800138a:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 800138c:	60dc      	str	r4, [r3, #12]
  HAL_MspDeInit();
 800138e:	f7ff fff4 	bl	800137a <HAL_MspDeInit>
}
 8001392:	4620      	mov	r0, r4
 8001394:	bd10      	pop	{r4, pc}
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000

0800139c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800139c:	b510      	push	{r4, lr}
 800139e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013a0:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <HAL_InitTick+0x40>)
 80013a2:	7818      	ldrb	r0, [r3, #0]
 80013a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a8:	fbb3 f3f0 	udiv	r3, r3, r0
 80013ac:	4a0c      	ldr	r2, [pc, #48]	; (80013e0 <HAL_InitTick+0x44>)
 80013ae:	6810      	ldr	r0, [r2, #0]
 80013b0:	fbb0 f0f3 	udiv	r0, r0, r3
 80013b4:	f000 f93c 	bl	8001630 <HAL_SYSTICK_Config>
 80013b8:	b968      	cbnz	r0, 80013d6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ba:	2c0f      	cmp	r4, #15
 80013bc:	d901      	bls.n	80013c2 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80013be:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 80013c0:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c2:	2200      	movs	r2, #0
 80013c4:	4621      	mov	r1, r4
 80013c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80013ca:	f000 f8d3 	bl	8001574 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013ce:	4b03      	ldr	r3, [pc, #12]	; (80013dc <HAL_InitTick+0x40>)
 80013d0:	605c      	str	r4, [r3, #4]
  return HAL_OK;
 80013d2:	2000      	movs	r0, #0
 80013d4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013d6:	2001      	movs	r0, #1
 80013d8:	bd10      	pop	{r4, pc}
 80013da:	bf00      	nop
 80013dc:	20000008 	.word	0x20000008
 80013e0:	20000004 	.word	0x20000004

080013e4 <HAL_Init>:
{
 80013e4:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013e6:	4a07      	ldr	r2, [pc, #28]	; (8001404 <HAL_Init+0x20>)
 80013e8:	6813      	ldr	r3, [r2, #0]
 80013ea:	f043 0310 	orr.w	r3, r3, #16
 80013ee:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f0:	2003      	movs	r0, #3
 80013f2:	f000 f8ad 	bl	8001550 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80013f6:	2000      	movs	r0, #0
 80013f8:	f7ff ffd0 	bl	800139c <HAL_InitTick>
  HAL_MspInit();
 80013fc:	f7ff fbf6 	bl	8000bec <HAL_MspInit>
}
 8001400:	2000      	movs	r0, #0
 8001402:	bd08      	pop	{r3, pc}
 8001404:	40022000 	.word	0x40022000

08001408 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001408:	4a03      	ldr	r2, [pc, #12]	; (8001418 <HAL_IncTick+0x10>)
 800140a:	6811      	ldr	r1, [r2, #0]
 800140c:	4b03      	ldr	r3, [pc, #12]	; (800141c <HAL_IncTick+0x14>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	440b      	add	r3, r1
 8001412:	6013      	str	r3, [r2, #0]
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	20001b90 	.word	0x20001b90
 800141c:	20000008 	.word	0x20000008

08001420 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001420:	4b01      	ldr	r3, [pc, #4]	; (8001428 <HAL_GetTick+0x8>)
 8001422:	6818      	ldr	r0, [r3, #0]
}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20001b90 	.word	0x20001b90

0800142c <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 800142c:	4b01      	ldr	r3, [pc, #4]	; (8001434 <HAL_GetTickPrio+0x8>)
 800142e:	6858      	ldr	r0, [r3, #4]
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000008 	.word	0x20000008

08001438 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8001438:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 800143a:	4b06      	ldr	r3, [pc, #24]	; (8001454 <HAL_SetTickFreq+0x1c>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	4283      	cmp	r3, r0
 8001440:	d005      	beq.n	800144e <HAL_SetTickFreq+0x16>
  {
    uwTickFreq = Freq;
 8001442:	4b04      	ldr	r3, [pc, #16]	; (8001454 <HAL_SetTickFreq+0x1c>)
 8001444:	7018      	strb	r0, [r3, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 8001446:	6858      	ldr	r0, [r3, #4]
 8001448:	f7ff ffa8 	bl	800139c <HAL_InitTick>
 800144c:	bd08      	pop	{r3, pc}
  HAL_StatusTypeDef status  = HAL_OK;
 800144e:	2000      	movs	r0, #0
  }

  return status;
}
 8001450:	bd08      	pop	{r3, pc}
 8001452:	bf00      	nop
 8001454:	20000008 	.word	0x20000008

08001458 <HAL_GetTickFreq>:
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 8001458:	4b01      	ldr	r3, [pc, #4]	; (8001460 <HAL_GetTickFreq+0x8>)
 800145a:	7818      	ldrb	r0, [r3, #0]
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	20000008 	.word	0x20000008

08001464 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001464:	b538      	push	{r3, r4, r5, lr}
 8001466:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001468:	f7ff ffda 	bl	8001420 <HAL_GetTick>
 800146c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800146e:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8001472:	d002      	beq.n	800147a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001474:	4b04      	ldr	r3, [pc, #16]	; (8001488 <HAL_Delay+0x24>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800147a:	f7ff ffd1 	bl	8001420 <HAL_GetTick>
 800147e:	1b40      	subs	r0, r0, r5
 8001480:	4284      	cmp	r4, r0
 8001482:	d8fa      	bhi.n	800147a <HAL_Delay+0x16>
  {
  }
}
 8001484:	bd38      	pop	{r3, r4, r5, pc}
 8001486:	bf00      	nop
 8001488:	20000008 	.word	0x20000008

0800148c <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800148c:	4a02      	ldr	r2, [pc, #8]	; (8001498 <HAL_SuspendTick+0xc>)
 800148e:	6813      	ldr	r3, [r2, #0]
 8001490:	f023 0302 	bic.w	r3, r3, #2
 8001494:	6013      	str	r3, [r2, #0]
 8001496:	4770      	bx	lr
 8001498:	e000e010 	.word	0xe000e010

0800149c <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800149c:	4a02      	ldr	r2, [pc, #8]	; (80014a8 <HAL_ResumeTick+0xc>)
 800149e:	6813      	ldr	r3, [r2, #0]
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	6013      	str	r3, [r2, #0]
 80014a6:	4770      	bx	lr
 80014a8:	e000e010 	.word	0xe000e010

080014ac <HAL_GetHalVersion>:
  * @retval version 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return __STM32F1xx_HAL_VERSION;
}
 80014ac:	4800      	ldr	r0, [pc, #0]	; (80014b0 <HAL_GetHalVersion+0x4>)
 80014ae:	4770      	bx	lr
 80014b0:	01010200 	.word	0x01010200

080014b4 <HAL_GetREVID>:
  *       Refer to errata sheet of these devices for more details.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return ((DBGMCU->IDCODE) >> DBGMCU_IDCODE_REV_ID_Pos);
 80014b4:	4b01      	ldr	r3, [pc, #4]	; (80014bc <HAL_GetREVID+0x8>)
 80014b6:	6818      	ldr	r0, [r3, #0]
}
 80014b8:	0c00      	lsrs	r0, r0, #16
 80014ba:	4770      	bx	lr
 80014bc:	e0042000 	.word	0xe0042000

080014c0 <HAL_GetDEVID>:
  *       Refer to errata sheet of these devices for more details.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return ((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80014c0:	4b02      	ldr	r3, [pc, #8]	; (80014cc <HAL_GetDEVID+0xc>)
 80014c2:	6818      	ldr	r0, [r3, #0]
}
 80014c4:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e0042000 	.word	0xe0042000

080014d0 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80014d0:	4a02      	ldr	r2, [pc, #8]	; (80014dc <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 80014d2:	6853      	ldr	r3, [r2, #4]
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6053      	str	r3, [r2, #4]
 80014da:	4770      	bx	lr
 80014dc:	e0042000 	.word	0xe0042000

080014e0 <HAL_DBGMCU_DisableDBGSleepMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80014e0:	4a02      	ldr	r2, [pc, #8]	; (80014ec <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 80014e2:	6853      	ldr	r3, [r2, #4]
 80014e4:	f023 0301 	bic.w	r3, r3, #1
 80014e8:	6053      	str	r3, [r2, #4]
 80014ea:	4770      	bx	lr
 80014ec:	e0042000 	.word	0xe0042000

080014f0 <HAL_DBGMCU_EnableDBGStopMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80014f0:	4a02      	ldr	r2, [pc, #8]	; (80014fc <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 80014f2:	6853      	ldr	r3, [r2, #4]
 80014f4:	f043 0302 	orr.w	r3, r3, #2
 80014f8:	6053      	str	r3, [r2, #4]
 80014fa:	4770      	bx	lr
 80014fc:	e0042000 	.word	0xe0042000

08001500 <HAL_DBGMCU_DisableDBGStopMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8001500:	4a02      	ldr	r2, [pc, #8]	; (800150c <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 8001502:	6853      	ldr	r3, [r2, #4]
 8001504:	f023 0302 	bic.w	r3, r3, #2
 8001508:	6053      	str	r3, [r2, #4]
 800150a:	4770      	bx	lr
 800150c:	e0042000 	.word	0xe0042000

08001510 <HAL_DBGMCU_EnableDBGStandbyMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001510:	4a02      	ldr	r2, [pc, #8]	; (800151c <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 8001512:	6853      	ldr	r3, [r2, #4]
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	6053      	str	r3, [r2, #4]
 800151a:	4770      	bx	lr
 800151c:	e0042000 	.word	0xe0042000

08001520 <HAL_DBGMCU_DisableDBGStandbyMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001520:	4a02      	ldr	r2, [pc, #8]	; (800152c <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 8001522:	6853      	ldr	r3, [r2, #4]
 8001524:	f023 0304 	bic.w	r3, r3, #4
 8001528:	6053      	str	r3, [r2, #4]
 800152a:	4770      	bx	lr
 800152c:	e0042000 	.word	0xe0042000

08001530 <HAL_GetUID>:
  * @param UID pointer to 3 words array.
  * @retval Device identifier
  */
void HAL_GetUID(uint32_t *UID)
{
  UID[0] = (uint32_t)(READ_REG(*((uint32_t *)UID_BASE)));
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <HAL_GetUID+0x14>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6003      	str	r3, [r0, #0]
  UID[1] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8001536:	4b04      	ldr	r3, [pc, #16]	; (8001548 <HAL_GetUID+0x18>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	6043      	str	r3, [r0, #4]
  UID[2] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 800153c:	4b03      	ldr	r3, [pc, #12]	; (800154c <HAL_GetUID+0x1c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	6083      	str	r3, [r0, #8]
 8001542:	4770      	bx	lr
 8001544:	1ffff7e8 	.word	0x1ffff7e8
 8001548:	1ffff7ec 	.word	0x1ffff7ec
 800154c:	1ffff7f0 	.word	0x1ffff7f0

08001550 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001550:	4a07      	ldr	r2, [pc, #28]	; (8001570 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001552:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001554:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001558:	041b      	lsls	r3, r3, #16
 800155a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800155c:	0200      	lsls	r0, r0, #8
 800155e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001562:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001564:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001568:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800156c:	60d0      	str	r0, [r2, #12]
 800156e:	4770      	bx	lr
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001574:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001576:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <HAL_NVIC_SetPriority+0x5c>)
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800157e:	f1c3 0407 	rsb	r4, r3, #7
 8001582:	2c04      	cmp	r4, #4
 8001584:	bf28      	it	cs
 8001586:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001588:	1d1d      	adds	r5, r3, #4
 800158a:	2d06      	cmp	r5, #6
 800158c:	d917      	bls.n	80015be <HAL_NVIC_SetPriority+0x4a>
 800158e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001590:	2501      	movs	r5, #1
 8001592:	fa05 f404 	lsl.w	r4, r5, r4
 8001596:	3c01      	subs	r4, #1
 8001598:	4021      	ands	r1, r4
 800159a:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800159c:	fa05 f303 	lsl.w	r3, r5, r3
 80015a0:	3b01      	subs	r3, #1
 80015a2:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a4:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 80015a6:	2800      	cmp	r0, #0
 80015a8:	db0b      	blt.n	80015c2 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015aa:	0109      	lsls	r1, r1, #4
 80015ac:	b2c9      	uxtb	r1, r1
 80015ae:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80015b2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80015b6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80015ba:	bc30      	pop	{r4, r5}
 80015bc:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015be:	2300      	movs	r3, #0
 80015c0:	e7e6      	b.n	8001590 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c2:	f000 000f 	and.w	r0, r0, #15
 80015c6:	0109      	lsls	r1, r1, #4
 80015c8:	b2c9      	uxtb	r1, r1
 80015ca:	4b02      	ldr	r3, [pc, #8]	; (80015d4 <HAL_NVIC_SetPriority+0x60>)
 80015cc:	5419      	strb	r1, [r3, r0]
 80015ce:	e7f4      	b.n	80015ba <HAL_NVIC_SetPriority+0x46>
 80015d0:	e000ed00 	.word	0xe000ed00
 80015d4:	e000ed14 	.word	0xe000ed14

080015d8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80015d8:	0942      	lsrs	r2, r0, #5
 80015da:	f000 001f 	and.w	r0, r0, #31
 80015de:	2301      	movs	r3, #1
 80015e0:	fa03 f000 	lsl.w	r0, r3, r0
 80015e4:	4b01      	ldr	r3, [pc, #4]	; (80015ec <HAL_NVIC_EnableIRQ+0x14>)
 80015e6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80015ea:	4770      	bx	lr
 80015ec:	e000e100 	.word	0xe000e100

080015f0 <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80015f0:	0943      	lsrs	r3, r0, #5
 80015f2:	f000 001f 	and.w	r0, r0, #31
 80015f6:	2201      	movs	r2, #1
 80015f8:	fa02 f000 	lsl.w	r0, r2, r0
 80015fc:	3320      	adds	r3, #32
 80015fe:	4a02      	ldr	r2, [pc, #8]	; (8001608 <HAL_NVIC_DisableIRQ+0x18>)
 8001600:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000e100 	.word	0xe000e100

0800160c <HAL_NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800160c:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001610:	4905      	ldr	r1, [pc, #20]	; (8001628 <HAL_NVIC_SystemReset+0x1c>)
 8001612:	68ca      	ldr	r2, [r1, #12]
 8001614:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001618:	4b04      	ldr	r3, [pc, #16]	; (800162c <HAL_NVIC_SystemReset+0x20>)
 800161a:	4313      	orrs	r3, r2
 800161c:	60cb      	str	r3, [r1, #12]
 800161e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8001622:	bf00      	nop
 8001624:	e7fd      	b.n	8001622 <HAL_NVIC_SystemReset+0x16>
 8001626:	bf00      	nop
 8001628:	e000ed00 	.word	0xe000ed00
 800162c:	05fa0004 	.word	0x05fa0004

08001630 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001630:	3801      	subs	r0, #1
 8001632:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001636:	d20a      	bcs.n	800164e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <HAL_SYSTICK_Config+0x24>)
 800163a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163c:	21f0      	movs	r1, #240	; 0xf0
 800163e:	4a06      	ldr	r2, [pc, #24]	; (8001658 <HAL_SYSTICK_Config+0x28>)
 8001640:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001644:	2000      	movs	r0, #0
 8001646:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001648:	2207      	movs	r2, #7
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800164e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000e010 	.word	0xe000e010
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800165c:	4b02      	ldr	r3, [pc, #8]	; (8001668 <HAL_NVIC_GetPriorityGrouping+0xc>)
 800165e:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 8001660:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 800166c:	b470      	push	{r4, r5, r6}
  if ((int32_t)(IRQn) < 0)
 800166e:	2800      	cmp	r0, #0
 8001670:	db1f      	blt.n	80016b2 <HAL_NVIC_GetPriority+0x46>
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8001672:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001676:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800167a:	f890 0300 	ldrb.w	r0, [r0, #768]	; 0x300
 800167e:	0905      	lsrs	r5, r0, #4
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001680:	f001 0107 	and.w	r1, r1, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001684:	f1c1 0407 	rsb	r4, r1, #7
 8001688:	2c04      	cmp	r4, #4
 800168a:	bf28      	it	cs
 800168c:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800168e:	1d08      	adds	r0, r1, #4
 8001690:	2806      	cmp	r0, #6
 8001692:	d914      	bls.n	80016be <HAL_NVIC_GetPriority+0x52>
 8001694:	3903      	subs	r1, #3
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 8001696:	fa25 f601 	lsr.w	r6, r5, r1
 800169a:	2001      	movs	r0, #1
 800169c:	fa00 f404 	lsl.w	r4, r0, r4
 80016a0:	3c01      	subs	r4, #1
 80016a2:	4034      	ands	r4, r6
 80016a4:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80016a6:	4088      	lsls	r0, r1
 80016a8:	3801      	subs	r0, #1
 80016aa:	4028      	ands	r0, r5
 80016ac:	6018      	str	r0, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
}
 80016ae:	bc70      	pop	{r4, r5, r6}
 80016b0:	4770      	bx	lr
    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 80016b2:	f000 000f 	and.w	r0, r0, #15
 80016b6:	4c03      	ldr	r4, [pc, #12]	; (80016c4 <HAL_NVIC_GetPriority+0x58>)
 80016b8:	5c20      	ldrb	r0, [r4, r0]
 80016ba:	0905      	lsrs	r5, r0, #4
 80016bc:	e7e0      	b.n	8001680 <HAL_NVIC_GetPriority+0x14>
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016be:	2100      	movs	r1, #0
 80016c0:	e7e9      	b.n	8001696 <HAL_NVIC_GetPriority+0x2a>
 80016c2:	bf00      	nop
 80016c4:	e000ed14 	.word	0xe000ed14

080016c8 <HAL_NVIC_SetPendingIRQ>:
  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80016c8:	0943      	lsrs	r3, r0, #5
 80016ca:	f000 001f 	and.w	r0, r0, #31
 80016ce:	2201      	movs	r2, #1
 80016d0:	fa02 f000 	lsl.w	r0, r2, r0
 80016d4:	3340      	adds	r3, #64	; 0x40
 80016d6:	4a02      	ldr	r2, [pc, #8]	; (80016e0 <HAL_NVIC_SetPendingIRQ+0x18>)
 80016d8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	e000e100 	.word	0xe000e100

080016e4 <HAL_NVIC_GetPendingIRQ>:
  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80016e4:	0943      	lsrs	r3, r0, #5
 80016e6:	3340      	adds	r3, #64	; 0x40
 80016e8:	4a04      	ldr	r2, [pc, #16]	; (80016fc <HAL_NVIC_GetPendingIRQ+0x18>)
 80016ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ee:	f000 001f 	and.w	r0, r0, #31
 80016f2:	fa23 f000 	lsr.w	r0, r3, r0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
}
 80016f6:	f000 0001 	and.w	r0, r0, #1
 80016fa:	4770      	bx	lr
 80016fc:	e000e100 	.word	0xe000e100

08001700 <HAL_NVIC_ClearPendingIRQ>:
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001700:	0943      	lsrs	r3, r0, #5
 8001702:	f000 001f 	and.w	r0, r0, #31
 8001706:	2201      	movs	r2, #1
 8001708:	fa02 f000 	lsl.w	r0, r2, r0
 800170c:	3360      	adds	r3, #96	; 0x60
 800170e:	4a02      	ldr	r2, [pc, #8]	; (8001718 <HAL_NVIC_ClearPendingIRQ+0x18>)
 8001710:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	e000e100 	.word	0xe000e100

0800171c <HAL_NVIC_GetActive>:
  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 800171c:	0943      	lsrs	r3, r0, #5
 800171e:	3380      	adds	r3, #128	; 0x80
 8001720:	4a04      	ldr	r2, [pc, #16]	; (8001734 <HAL_NVIC_GetActive+0x18>)
 8001722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001726:	f000 001f 	and.w	r0, r0, #31
 800172a:	fa23 f000 	lsr.w	r0, r3, r0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
}
 800172e:	f000 0001 	and.w	r0, r0, #1
 8001732:	4770      	bx	lr
 8001734:	e000e100 	.word	0xe000e100

08001738 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001738:	2804      	cmp	r0, #4
 800173a:	d005      	beq.n	8001748 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800173c:	4a05      	ldr	r2, [pc, #20]	; (8001754 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 800173e:	6813      	ldr	r3, [r2, #0]
 8001740:	f023 0304 	bic.w	r3, r3, #4
 8001744:	6013      	str	r3, [r2, #0]
 8001746:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001748:	4a02      	ldr	r2, [pc, #8]	; (8001754 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 800174a:	6813      	ldr	r3, [r2, #0]
 800174c:	f043 0304 	orr.w	r3, r3, #4
 8001750:	6013      	str	r3, [r2, #0]
 8001752:	4770      	bx	lr
 8001754:	e000e010 	.word	0xe000e010

08001758 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001758:	4770      	bx	lr

0800175a <HAL_SYSTICK_IRQHandler>:
{
 800175a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800175c:	f7ff fffc 	bl	8001758 <HAL_SYSTICK_Callback>
 8001760:	bd08      	pop	{r3, pc}
 8001762:	bf00      	nop

08001764 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001764:	b470      	push	{r4, r5, r6}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001766:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8001768:	6c06      	ldr	r6, [r0, #64]	; 0x40
 800176a:	2401      	movs	r4, #1
 800176c:	40b4      	lsls	r4, r6
 800176e:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001770:	6804      	ldr	r4, [r0, #0]
 8001772:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001774:	6843      	ldr	r3, [r0, #4]
 8001776:	2b10      	cmp	r3, #16
 8001778:	d005      	beq.n	8001786 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800177a:	6803      	ldr	r3, [r0, #0]
 800177c:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800177e:	6803      	ldr	r3, [r0, #0]
 8001780:	60da      	str	r2, [r3, #12]
  }
}
 8001782:	bc70      	pop	{r4, r5, r6}
 8001784:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001786:	6803      	ldr	r3, [r0, #0]
 8001788:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800178a:	6803      	ldr	r3, [r0, #0]
 800178c:	60d9      	str	r1, [r3, #12]
 800178e:	e7f8      	b.n	8001782 <DMA_SetConfig+0x1e>

08001790 <HAL_DMA_Init>:
  if(hdma == NULL)
 8001790:	2800      	cmp	r0, #0
 8001792:	d030      	beq.n	80017f6 <HAL_DMA_Init+0x66>
{
 8001794:	b410      	push	{r4}
 8001796:	4603      	mov	r3, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001798:	6800      	ldr	r0, [r0, #0]
 800179a:	4a18      	ldr	r2, [pc, #96]	; (80017fc <HAL_DMA_Init+0x6c>)
 800179c:	4402      	add	r2, r0
 800179e:	4918      	ldr	r1, [pc, #96]	; (8001800 <HAL_DMA_Init+0x70>)
 80017a0:	fba1 1202 	umull	r1, r2, r1, r2
 80017a4:	0912      	lsrs	r2, r2, #4
 80017a6:	0092      	lsls	r2, r2, #2
 80017a8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80017aa:	4a16      	ldr	r2, [pc, #88]	; (8001804 <HAL_DMA_Init+0x74>)
 80017ac:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 80017ae:	2202      	movs	r2, #2
 80017b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 80017b4:	6801      	ldr	r1, [r0, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017b6:	f421 517f 	bic.w	r1, r1, #16320	; 0x3fc0
 80017ba:	f021 0130 	bic.w	r1, r1, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 80017be:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017c0:	689c      	ldr	r4, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80017c2:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017c4:	68dc      	ldr	r4, [r3, #12]
 80017c6:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017c8:	691c      	ldr	r4, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ca:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017cc:	695c      	ldr	r4, [r3, #20]
 80017ce:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80017d0:	699c      	ldr	r4, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017d2:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80017d4:	69dc      	ldr	r4, [r3, #28]
 80017d6:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 80017d8:	430a      	orrs	r2, r1
  hdma->Instance->CCR = tmp;
 80017da:	6002      	str	r2, [r0, #0]
  hdma->XferCpltCallback = NULL;
 80017dc:	2000      	movs	r0, #0
 80017de:	6298      	str	r0, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80017e0:	62d8      	str	r0, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80017e2:	6318      	str	r0, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80017e4:	6358      	str	r0, [r3, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017e6:	6398      	str	r0, [r3, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80017e8:	2201      	movs	r2, #1
 80017ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 80017ee:	f883 0020 	strb.w	r0, [r3, #32]
}
 80017f2:	bc10      	pop	{r4}
 80017f4:	4770      	bx	lr
    return HAL_ERROR;
 80017f6:	2001      	movs	r0, #1
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	bffdfff8 	.word	0xbffdfff8
 8001800:	cccccccd 	.word	0xcccccccd
 8001804:	40020000 	.word	0x40020000

08001808 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8001808:	b328      	cbz	r0, 8001856 <HAL_DMA_DeInit+0x4e>
{
 800180a:	b410      	push	{r4}
 800180c:	4603      	mov	r3, r0
  __HAL_DMA_DISABLE(hdma);
 800180e:	6801      	ldr	r1, [r0, #0]
 8001810:	680a      	ldr	r2, [r1, #0]
 8001812:	f022 0201 	bic.w	r2, r2, #1
 8001816:	600a      	str	r2, [r1, #0]
  hdma->Instance->CCR  = 0U;
 8001818:	6802      	ldr	r2, [r0, #0]
 800181a:	2000      	movs	r0, #0
 800181c:	6010      	str	r0, [r2, #0]
  hdma->Instance->CNDTR = 0U;
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	6050      	str	r0, [r2, #4]
  hdma->Instance->CPAR  = 0U;
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	6090      	str	r0, [r2, #8]
  hdma->Instance->CMAR = 0U;
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	60d0      	str	r0, [r2, #12]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800182a:	6819      	ldr	r1, [r3, #0]
 800182c:	4a0b      	ldr	r2, [pc, #44]	; (800185c <HAL_DMA_DeInit+0x54>)
 800182e:	440a      	add	r2, r1
 8001830:	490b      	ldr	r1, [pc, #44]	; (8001860 <HAL_DMA_DeInit+0x58>)
 8001832:	fba1 1202 	umull	r1, r2, r1, r2
 8001836:	0912      	lsrs	r2, r2, #4
 8001838:	0092      	lsls	r2, r2, #2
 800183a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800183c:	4c09      	ldr	r4, [pc, #36]	; (8001864 <HAL_DMA_DeInit+0x5c>)
 800183e:	63dc      	str	r4, [r3, #60]	; 0x3c
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001840:	2101      	movs	r1, #1
 8001842:	fa01 f202 	lsl.w	r2, r1, r2
 8001846:	6062      	str	r2, [r4, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001848:	6398      	str	r0, [r3, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_RESET;
 800184a:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 800184e:	f883 0020 	strb.w	r0, [r3, #32]
}
 8001852:	bc10      	pop	{r4}
 8001854:	4770      	bx	lr
    return HAL_ERROR;
 8001856:	2001      	movs	r0, #1
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	bffdfff8 	.word	0xbffdfff8
 8001860:	cccccccd 	.word	0xcccccccd
 8001864:	40020000 	.word	0x40020000

08001868 <HAL_DMA_Start>:
{
 8001868:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 800186a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800186e:	2c01      	cmp	r4, #1
 8001870:	d020      	beq.n	80018b4 <HAL_DMA_Start+0x4c>
 8001872:	2401      	movs	r4, #1
 8001874:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001878:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 800187c:	2c01      	cmp	r4, #1
 800187e:	d004      	beq.n	800188a <HAL_DMA_Start+0x22>
   __HAL_UNLOCK(hdma);  
 8001880:	2300      	movs	r3, #0
 8001882:	f880 3020 	strb.w	r3, [r0, #32]
   status = HAL_BUSY;
 8001886:	2002      	movs	r0, #2
 8001888:	bd70      	pop	{r4, r5, r6, pc}
 800188a:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 800188c:	2002      	movs	r0, #2
 800188e:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001892:	2500      	movs	r5, #0
 8001894:	63a5      	str	r5, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001896:	6826      	ldr	r6, [r4, #0]
 8001898:	6830      	ldr	r0, [r6, #0]
 800189a:	f020 0001 	bic.w	r0, r0, #1
 800189e:	6030      	str	r0, [r6, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018a0:	4620      	mov	r0, r4
 80018a2:	f7ff ff5f 	bl	8001764 <DMA_SetConfig>
    __HAL_DMA_ENABLE(hdma);
 80018a6:	6822      	ldr	r2, [r4, #0]
 80018a8:	6813      	ldr	r3, [r2, #0]
 80018aa:	f043 0301 	orr.w	r3, r3, #1
 80018ae:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018b0:	4628      	mov	r0, r5
 80018b2:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdma);
 80018b4:	2002      	movs	r0, #2
}
 80018b6:	bd70      	pop	{r4, r5, r6, pc}

080018b8 <HAL_DMA_Start_IT>:
{
 80018b8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 80018ba:	f890 4020 	ldrb.w	r4, [r0, #32]
 80018be:	2c01      	cmp	r4, #1
 80018c0:	d032      	beq.n	8001928 <HAL_DMA_Start_IT+0x70>
 80018c2:	2401      	movs	r4, #1
 80018c4:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80018c8:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 80018cc:	2c01      	cmp	r4, #1
 80018ce:	d004      	beq.n	80018da <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 80018d0:	2300      	movs	r3, #0
 80018d2:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 80018d6:	2002      	movs	r0, #2
 80018d8:	bd38      	pop	{r3, r4, r5, pc}
 80018da:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 80018dc:	2002      	movs	r0, #2
 80018de:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018e2:	2000      	movs	r0, #0
 80018e4:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80018e6:	6825      	ldr	r5, [r4, #0]
 80018e8:	6828      	ldr	r0, [r5, #0]
 80018ea:	f020 0001 	bic.w	r0, r0, #1
 80018ee:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018f0:	4620      	mov	r0, r4
 80018f2:	f7ff ff37 	bl	8001764 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 80018f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80018f8:	b15b      	cbz	r3, 8001912 <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018fa:	6822      	ldr	r2, [r4, #0]
 80018fc:	6813      	ldr	r3, [r2, #0]
 80018fe:	f043 030e 	orr.w	r3, r3, #14
 8001902:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001904:	6822      	ldr	r2, [r4, #0]
 8001906:	6813      	ldr	r3, [r2, #0]
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800190e:	2000      	movs	r0, #0
 8001910:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001912:	6822      	ldr	r2, [r4, #0]
 8001914:	6813      	ldr	r3, [r2, #0]
 8001916:	f023 0304 	bic.w	r3, r3, #4
 800191a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800191c:	6822      	ldr	r2, [r4, #0]
 800191e:	6813      	ldr	r3, [r2, #0]
 8001920:	f043 030a 	orr.w	r3, r3, #10
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	e7ed      	b.n	8001904 <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 8001928:	2002      	movs	r0, #2
}
 800192a:	bd38      	pop	{r3, r4, r5, pc}

0800192c <HAL_DMA_Abort>:
{
 800192c:	4603      	mov	r3, r0
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800192e:	6801      	ldr	r1, [r0, #0]
 8001930:	680a      	ldr	r2, [r1, #0]
 8001932:	f022 020e 	bic.w	r2, r2, #14
 8001936:	600a      	str	r2, [r1, #0]
  __HAL_DMA_DISABLE(hdma);
 8001938:	6801      	ldr	r1, [r0, #0]
 800193a:	680a      	ldr	r2, [r1, #0]
 800193c:	f022 0201 	bic.w	r2, r2, #1
 8001940:	600a      	str	r2, [r1, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001942:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8001944:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001946:	2101      	movs	r1, #1
 8001948:	fa01 f202 	lsl.w	r2, r1, r2
 800194c:	6042      	str	r2, [r0, #4]
  hdma->State = HAL_DMA_STATE_READY;
 800194e:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 8001952:	2000      	movs	r0, #0
 8001954:	f883 0020 	strb.w	r0, [r3, #32]
}
 8001958:	4770      	bx	lr

0800195a <HAL_DMA_Abort_IT>:
{  
 800195a:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800195c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001960:	2b02      	cmp	r3, #2
 8001962:	d003      	beq.n	800196c <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001964:	2304      	movs	r3, #4
 8001966:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001968:	2001      	movs	r0, #1
 800196a:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800196c:	6802      	ldr	r2, [r0, #0]
 800196e:	6813      	ldr	r3, [r2, #0]
 8001970:	f023 030e 	bic.w	r3, r3, #14
 8001974:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001976:	6802      	ldr	r2, [r0, #0]
 8001978:	6813      	ldr	r3, [r2, #0]
 800197a:	f023 0301 	bic.w	r3, r3, #1
 800197e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001980:	6803      	ldr	r3, [r0, #0]
 8001982:	4a19      	ldr	r2, [pc, #100]	; (80019e8 <HAL_DMA_Abort_IT+0x8e>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d014      	beq.n	80019b2 <HAL_DMA_Abort_IT+0x58>
 8001988:	3214      	adds	r2, #20
 800198a:	4293      	cmp	r3, r2
 800198c:	d01f      	beq.n	80019ce <HAL_DMA_Abort_IT+0x74>
 800198e:	3214      	adds	r2, #20
 8001990:	4293      	cmp	r3, r2
 8001992:	d01e      	beq.n	80019d2 <HAL_DMA_Abort_IT+0x78>
 8001994:	3214      	adds	r2, #20
 8001996:	4293      	cmp	r3, r2
 8001998:	d01e      	beq.n	80019d8 <HAL_DMA_Abort_IT+0x7e>
 800199a:	3214      	adds	r2, #20
 800199c:	4293      	cmp	r3, r2
 800199e:	d01e      	beq.n	80019de <HAL_DMA_Abort_IT+0x84>
 80019a0:	3214      	adds	r2, #20
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d002      	beq.n	80019ac <HAL_DMA_Abort_IT+0x52>
 80019a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019aa:	e003      	b.n	80019b4 <HAL_DMA_Abort_IT+0x5a>
 80019ac:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80019b0:	e000      	b.n	80019b4 <HAL_DMA_Abort_IT+0x5a>
 80019b2:	2201      	movs	r2, #1
 80019b4:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <HAL_DMA_Abort_IT+0x92>)
 80019b6:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80019b8:	2301      	movs	r3, #1
 80019ba:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80019be:	2300      	movs	r3, #0
 80019c0:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80019c4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80019c6:	b16b      	cbz	r3, 80019e4 <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 80019c8:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80019ca:	2000      	movs	r0, #0
 80019cc:	bd08      	pop	{r3, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019ce:	2210      	movs	r2, #16
 80019d0:	e7f0      	b.n	80019b4 <HAL_DMA_Abort_IT+0x5a>
 80019d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019d6:	e7ed      	b.n	80019b4 <HAL_DMA_Abort_IT+0x5a>
 80019d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019dc:	e7ea      	b.n	80019b4 <HAL_DMA_Abort_IT+0x5a>
 80019de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80019e2:	e7e7      	b.n	80019b4 <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 80019e4:	2000      	movs	r0, #0
}
 80019e6:	bd08      	pop	{r3, pc}
 80019e8:	40020008 	.word	0x40020008
 80019ec:	40020000 	.word	0x40020000

080019f0 <HAL_DMA_PollForTransfer>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019f0:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d006      	beq.n	8001a06 <HAL_DMA_PollForTransfer+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019f8:	2304      	movs	r3, #4
 80019fa:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 80019fc:	2300      	movs	r3, #0
 80019fe:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8001a02:	2001      	movs	r0, #1
 8001a04:	4770      	bx	lr
{
 8001a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RESET != (hdma->Instance->CCR & DMA_CCR_CIRC))
 8001a0a:	6803      	ldr	r3, [r0, #0]
 8001a0c:	681c      	ldr	r4, [r3, #0]
 8001a0e:	f014 0f20 	tst.w	r4, #32
 8001a12:	d115      	bne.n	8001a40 <HAL_DMA_PollForTransfer+0x50>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8001a14:	b9e9      	cbnz	r1, 8001a52 <HAL_DMA_PollForTransfer+0x62>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8001a16:	4c80      	ldr	r4, [pc, #512]	; (8001c18 <HAL_DMA_PollForTransfer+0x228>)
 8001a18:	42a3      	cmp	r3, r4
 8001a1a:	d032      	beq.n	8001a82 <HAL_DMA_PollForTransfer+0x92>
 8001a1c:	3414      	adds	r4, #20
 8001a1e:	42a3      	cmp	r3, r4
 8001a20:	d037      	beq.n	8001a92 <HAL_DMA_PollForTransfer+0xa2>
 8001a22:	3414      	adds	r4, #20
 8001a24:	42a3      	cmp	r3, r4
 8001a26:	d036      	beq.n	8001a96 <HAL_DMA_PollForTransfer+0xa6>
 8001a28:	3414      	adds	r4, #20
 8001a2a:	42a3      	cmp	r3, r4
 8001a2c:	d036      	beq.n	8001a9c <HAL_DMA_PollForTransfer+0xac>
 8001a2e:	3414      	adds	r4, #20
 8001a30:	42a3      	cmp	r3, r4
 8001a32:	d036      	beq.n	8001aa2 <HAL_DMA_PollForTransfer+0xb2>
 8001a34:	3414      	adds	r4, #20
 8001a36:	42a3      	cmp	r3, r4
 8001a38:	d008      	beq.n	8001a4c <HAL_DMA_PollForTransfer+0x5c>
 8001a3a:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8001a3e:	e021      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8001a40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a44:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 8001a46:	2001      	movs	r0, #1
 8001a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8001a4c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8001a50:	e018      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
    temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
 8001a52:	4c71      	ldr	r4, [pc, #452]	; (8001c18 <HAL_DMA_PollForTransfer+0x228>)
 8001a54:	42a3      	cmp	r3, r4
 8001a56:	d027      	beq.n	8001aa8 <HAL_DMA_PollForTransfer+0xb8>
 8001a58:	3414      	adds	r4, #20
 8001a5a:	42a3      	cmp	r3, r4
 8001a5c:	d026      	beq.n	8001aac <HAL_DMA_PollForTransfer+0xbc>
 8001a5e:	3414      	adds	r4, #20
 8001a60:	42a3      	cmp	r3, r4
 8001a62:	d025      	beq.n	8001ab0 <HAL_DMA_PollForTransfer+0xc0>
 8001a64:	3414      	adds	r4, #20
 8001a66:	42a3      	cmp	r3, r4
 8001a68:	d025      	beq.n	8001ab6 <HAL_DMA_PollForTransfer+0xc6>
 8001a6a:	3414      	adds	r4, #20
 8001a6c:	42a3      	cmp	r3, r4
 8001a6e:	d025      	beq.n	8001abc <HAL_DMA_PollForTransfer+0xcc>
 8001a70:	3414      	adds	r4, #20
 8001a72:	42a3      	cmp	r3, r4
 8001a74:	d002      	beq.n	8001a7c <HAL_DMA_PollForTransfer+0x8c>
 8001a76:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
 8001a7a:	e003      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
 8001a7c:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
 8001a80:	e000      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8001a82:	2602      	movs	r6, #2
 8001a84:	4615      	mov	r5, r2
 8001a86:	460f      	mov	r7, r1
 8001a88:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 8001a8a:	f7ff fcc9 	bl	8001420 <HAL_GetTick>
 8001a8e:	4680      	mov	r8, r0
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 8001a90:	e020      	b.n	8001ad4 <HAL_DMA_PollForTransfer+0xe4>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8001a92:	2620      	movs	r6, #32
 8001a94:	e7f6      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
 8001a96:	f44f 7600 	mov.w	r6, #512	; 0x200
 8001a9a:	e7f3      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
 8001a9c:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8001aa0:	e7f0      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
 8001aa2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001aa6:	e7ed      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
    temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
 8001aa8:	2604      	movs	r6, #4
 8001aaa:	e7eb      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
 8001aac:	2640      	movs	r6, #64	; 0x40
 8001aae:	e7e9      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
 8001ab0:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8001ab4:	e7e6      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
 8001ab6:	f44f 4680 	mov.w	r6, #16384	; 0x4000
 8001aba:	e7e3      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
 8001abc:	f44f 2680 	mov.w	r6, #262144	; 0x40000
 8001ac0:	e7e0      	b.n	8001a84 <HAL_DMA_PollForTransfer+0x94>
    if((__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET))
 8001ac2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001ac6:	e000      	b.n	8001aca <HAL_DMA_PollForTransfer+0xda>
 8001ac8:	2308      	movs	r3, #8
 8001aca:	4213      	tst	r3, r2
 8001acc:	d129      	bne.n	8001b22 <HAL_DMA_PollForTransfer+0x132>
    if(Timeout != HAL_MAX_DELAY)
 8001ace:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8001ad2:	d136      	bne.n	8001b42 <HAL_DMA_PollForTransfer+0x152>
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 8001ad4:	4b51      	ldr	r3, [pc, #324]	; (8001c1c <HAL_DMA_PollForTransfer+0x22c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	421e      	tst	r6, r3
 8001ada:	d145      	bne.n	8001b68 <HAL_DMA_PollForTransfer+0x178>
    if((__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET))
 8001adc:	4b4f      	ldr	r3, [pc, #316]	; (8001c1c <HAL_DMA_PollForTransfer+0x22c>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	6823      	ldr	r3, [r4, #0]
 8001ae2:	494d      	ldr	r1, [pc, #308]	; (8001c18 <HAL_DMA_PollForTransfer+0x228>)
 8001ae4:	428b      	cmp	r3, r1
 8001ae6:	d0ef      	beq.n	8001ac8 <HAL_DMA_PollForTransfer+0xd8>
 8001ae8:	3114      	adds	r1, #20
 8001aea:	428b      	cmp	r3, r1
 8001aec:	d00e      	beq.n	8001b0c <HAL_DMA_PollForTransfer+0x11c>
 8001aee:	3114      	adds	r1, #20
 8001af0:	428b      	cmp	r3, r1
 8001af2:	d00d      	beq.n	8001b10 <HAL_DMA_PollForTransfer+0x120>
 8001af4:	3114      	adds	r1, #20
 8001af6:	428b      	cmp	r3, r1
 8001af8:	d00d      	beq.n	8001b16 <HAL_DMA_PollForTransfer+0x126>
 8001afa:	3114      	adds	r1, #20
 8001afc:	428b      	cmp	r3, r1
 8001afe:	d00d      	beq.n	8001b1c <HAL_DMA_PollForTransfer+0x12c>
 8001b00:	3114      	adds	r1, #20
 8001b02:	428b      	cmp	r3, r1
 8001b04:	d0dd      	beq.n	8001ac2 <HAL_DMA_PollForTransfer+0xd2>
 8001b06:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001b0a:	e7de      	b.n	8001aca <HAL_DMA_PollForTransfer+0xda>
 8001b0c:	2380      	movs	r3, #128	; 0x80
 8001b0e:	e7dc      	b.n	8001aca <HAL_DMA_PollForTransfer+0xda>
 8001b10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b14:	e7d9      	b.n	8001aca <HAL_DMA_PollForTransfer+0xda>
 8001b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b1a:	e7d6      	b.n	8001aca <HAL_DMA_PollForTransfer+0xda>
 8001b1c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001b20:	e7d3      	b.n	8001aca <HAL_DMA_PollForTransfer+0xda>
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b22:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001b24:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b26:	2001      	movs	r0, #1
 8001b28:	fa00 f303 	lsl.w	r3, r0, r3
 8001b2c:	6053      	str	r3, [r2, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8001b2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b30:	4303      	orrs	r3, r0
 8001b32:	63a3      	str	r3, [r4, #56]	; 0x38
      hdma->State= HAL_DMA_STATE_READY;
 8001b34:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
      __HAL_UNLOCK(hdma);
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8001b3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001b42:	b12d      	cbz	r5, 8001b50 <HAL_DMA_PollForTransfer+0x160>
 8001b44:	f7ff fc6c 	bl	8001420 <HAL_GetTick>
 8001b48:	eba0 0008 	sub.w	r0, r0, r8
 8001b4c:	4285      	cmp	r5, r0
 8001b4e:	d2c1      	bcs.n	8001ad4 <HAL_DMA_PollForTransfer+0xe4>
        SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TIMEOUT);
 8001b50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b52:	f043 0320 	orr.w	r3, r3, #32
 8001b56:	63a3      	str	r3, [r4, #56]	; 0x38
        hdma->State = HAL_DMA_STATE_READY;
 8001b58:	2001      	movs	r0, #1
 8001b5a:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
        __HAL_UNLOCK(hdma);
 8001b5e:	2300      	movs	r3, #0
 8001b60:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8001b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8001b68:	bb77      	cbnz	r7, 8001bc8 <HAL_DMA_PollForTransfer+0x1d8>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b6a:	6823      	ldr	r3, [r4, #0]
 8001b6c:	4a2a      	ldr	r2, [pc, #168]	; (8001c18 <HAL_DMA_PollForTransfer+0x228>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d014      	beq.n	8001b9c <HAL_DMA_PollForTransfer+0x1ac>
 8001b72:	3214      	adds	r2, #20
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d01c      	beq.n	8001bb2 <HAL_DMA_PollForTransfer+0x1c2>
 8001b78:	3214      	adds	r2, #20
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d01b      	beq.n	8001bb6 <HAL_DMA_PollForTransfer+0x1c6>
 8001b7e:	3214      	adds	r2, #20
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d01b      	beq.n	8001bbc <HAL_DMA_PollForTransfer+0x1cc>
 8001b84:	3214      	adds	r2, #20
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d01b      	beq.n	8001bc2 <HAL_DMA_PollForTransfer+0x1d2>
 8001b8a:	3214      	adds	r2, #20
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d002      	beq.n	8001b96 <HAL_DMA_PollForTransfer+0x1a6>
 8001b90:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b94:	e003      	b.n	8001b9e <HAL_DMA_PollForTransfer+0x1ae>
 8001b96:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001b9a:	e000      	b.n	8001b9e <HAL_DMA_PollForTransfer+0x1ae>
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	4b1f      	ldr	r3, [pc, #124]	; (8001c1c <HAL_DMA_PollForTransfer+0x22c>)
 8001ba0:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f884 0020 	strb.w	r0, [r4, #32]
}
 8001bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001bb2:	2220      	movs	r2, #32
 8001bb4:	e7f3      	b.n	8001b9e <HAL_DMA_PollForTransfer+0x1ae>
 8001bb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bba:	e7f0      	b.n	8001b9e <HAL_DMA_PollForTransfer+0x1ae>
 8001bbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bc0:	e7ed      	b.n	8001b9e <HAL_DMA_PollForTransfer+0x1ae>
 8001bc2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bc6:	e7ea      	b.n	8001b9e <HAL_DMA_PollForTransfer+0x1ae>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	4a13      	ldr	r2, [pc, #76]	; (8001c18 <HAL_DMA_PollForTransfer+0x228>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d014      	beq.n	8001bfa <HAL_DMA_PollForTransfer+0x20a>
 8001bd0:	3214      	adds	r2, #20
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d015      	beq.n	8001c02 <HAL_DMA_PollForTransfer+0x212>
 8001bd6:	3214      	adds	r2, #20
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d014      	beq.n	8001c06 <HAL_DMA_PollForTransfer+0x216>
 8001bdc:	3214      	adds	r2, #20
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d014      	beq.n	8001c0c <HAL_DMA_PollForTransfer+0x21c>
 8001be2:	3214      	adds	r2, #20
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d014      	beq.n	8001c12 <HAL_DMA_PollForTransfer+0x222>
 8001be8:	3214      	adds	r2, #20
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d002      	beq.n	8001bf4 <HAL_DMA_PollForTransfer+0x204>
 8001bee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001bf2:	e003      	b.n	8001bfc <HAL_DMA_PollForTransfer+0x20c>
 8001bf4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001bf8:	e000      	b.n	8001bfc <HAL_DMA_PollForTransfer+0x20c>
 8001bfa:	2204      	movs	r2, #4
 8001bfc:	4b07      	ldr	r3, [pc, #28]	; (8001c1c <HAL_DMA_PollForTransfer+0x22c>)
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	e7d2      	b.n	8001ba8 <HAL_DMA_PollForTransfer+0x1b8>
 8001c02:	2240      	movs	r2, #64	; 0x40
 8001c04:	e7fa      	b.n	8001bfc <HAL_DMA_PollForTransfer+0x20c>
 8001c06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c0a:	e7f7      	b.n	8001bfc <HAL_DMA_PollForTransfer+0x20c>
 8001c0c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c10:	e7f4      	b.n	8001bfc <HAL_DMA_PollForTransfer+0x20c>
 8001c12:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001c16:	e7f1      	b.n	8001bfc <HAL_DMA_PollForTransfer+0x20c>
 8001c18:	40020008 	.word	0x40020008
 8001c1c:	40020000 	.word	0x40020000

08001c20 <HAL_DMA_IRQHandler>:
{
 8001c20:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c22:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001c24:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001c26:	6804      	ldr	r4, [r0, #0]
 8001c28:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c2a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001c2c:	2304      	movs	r3, #4
 8001c2e:	408b      	lsls	r3, r1
 8001c30:	421a      	tst	r2, r3
 8001c32:	d036      	beq.n	8001ca2 <HAL_DMA_IRQHandler+0x82>
 8001c34:	f015 0f04 	tst.w	r5, #4
 8001c38:	d033      	beq.n	8001ca2 <HAL_DMA_IRQHandler+0x82>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c3a:	6823      	ldr	r3, [r4, #0]
 8001c3c:	f013 0f20 	tst.w	r3, #32
 8001c40:	d103      	bne.n	8001c4a <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c42:	6823      	ldr	r3, [r4, #0]
 8001c44:	f023 0304 	bic.w	r3, r3, #4
 8001c48:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c4a:	6803      	ldr	r3, [r0, #0]
 8001c4c:	4a43      	ldr	r2, [pc, #268]	; (8001d5c <HAL_DMA_IRQHandler+0x13c>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d014      	beq.n	8001c7c <HAL_DMA_IRQHandler+0x5c>
 8001c52:	3214      	adds	r2, #20
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d019      	beq.n	8001c8c <HAL_DMA_IRQHandler+0x6c>
 8001c58:	3214      	adds	r2, #20
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d018      	beq.n	8001c90 <HAL_DMA_IRQHandler+0x70>
 8001c5e:	3214      	adds	r2, #20
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d018      	beq.n	8001c96 <HAL_DMA_IRQHandler+0x76>
 8001c64:	3214      	adds	r2, #20
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d018      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x7c>
 8001c6a:	3214      	adds	r2, #20
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d002      	beq.n	8001c76 <HAL_DMA_IRQHandler+0x56>
 8001c70:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001c74:	e003      	b.n	8001c7e <HAL_DMA_IRQHandler+0x5e>
 8001c76:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001c7a:	e000      	b.n	8001c7e <HAL_DMA_IRQHandler+0x5e>
 8001c7c:	2204      	movs	r2, #4
 8001c7e:	4b38      	ldr	r3, [pc, #224]	; (8001d60 <HAL_DMA_IRQHandler+0x140>)
 8001c80:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001c82:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d067      	beq.n	8001d58 <HAL_DMA_IRQHandler+0x138>
      hdma->XferHalfCpltCallback(hdma);
 8001c88:	4798      	blx	r3
 8001c8a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c8c:	2240      	movs	r2, #64	; 0x40
 8001c8e:	e7f6      	b.n	8001c7e <HAL_DMA_IRQHandler+0x5e>
 8001c90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c94:	e7f3      	b.n	8001c7e <HAL_DMA_IRQHandler+0x5e>
 8001c96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c9a:	e7f0      	b.n	8001c7e <HAL_DMA_IRQHandler+0x5e>
 8001c9c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001ca0:	e7ed      	b.n	8001c7e <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	408b      	lsls	r3, r1
 8001ca6:	421a      	tst	r2, r3
 8001ca8:	d03b      	beq.n	8001d22 <HAL_DMA_IRQHandler+0x102>
 8001caa:	f015 0f02 	tst.w	r5, #2
 8001cae:	d038      	beq.n	8001d22 <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cb0:	6823      	ldr	r3, [r4, #0]
 8001cb2:	f013 0f20 	tst.w	r3, #32
 8001cb6:	d106      	bne.n	8001cc6 <HAL_DMA_IRQHandler+0xa6>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001cb8:	6823      	ldr	r3, [r4, #0]
 8001cba:	f023 030a 	bic.w	r3, r3, #10
 8001cbe:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001cc6:	6803      	ldr	r3, [r0, #0]
 8001cc8:	4a24      	ldr	r2, [pc, #144]	; (8001d5c <HAL_DMA_IRQHandler+0x13c>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d014      	beq.n	8001cf8 <HAL_DMA_IRQHandler+0xd8>
 8001cce:	3214      	adds	r2, #20
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d01b      	beq.n	8001d0c <HAL_DMA_IRQHandler+0xec>
 8001cd4:	3214      	adds	r2, #20
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d01a      	beq.n	8001d10 <HAL_DMA_IRQHandler+0xf0>
 8001cda:	3214      	adds	r2, #20
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d01a      	beq.n	8001d16 <HAL_DMA_IRQHandler+0xf6>
 8001ce0:	3214      	adds	r2, #20
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d01a      	beq.n	8001d1c <HAL_DMA_IRQHandler+0xfc>
 8001ce6:	3214      	adds	r2, #20
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d002      	beq.n	8001cf2 <HAL_DMA_IRQHandler+0xd2>
 8001cec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cf0:	e003      	b.n	8001cfa <HAL_DMA_IRQHandler+0xda>
 8001cf2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001cf6:	e000      	b.n	8001cfa <HAL_DMA_IRQHandler+0xda>
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	4b19      	ldr	r3, [pc, #100]	; (8001d60 <HAL_DMA_IRQHandler+0x140>)
 8001cfc:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8001cfe:	2300      	movs	r3, #0
 8001d00:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001d04:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d06:	b33b      	cbz	r3, 8001d58 <HAL_DMA_IRQHandler+0x138>
      hdma->XferCpltCallback(hdma);
 8001d08:	4798      	blx	r3
 8001d0a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d0c:	2220      	movs	r2, #32
 8001d0e:	e7f4      	b.n	8001cfa <HAL_DMA_IRQHandler+0xda>
 8001d10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d14:	e7f1      	b.n	8001cfa <HAL_DMA_IRQHandler+0xda>
 8001d16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d1a:	e7ee      	b.n	8001cfa <HAL_DMA_IRQHandler+0xda>
 8001d1c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d20:	e7eb      	b.n	8001cfa <HAL_DMA_IRQHandler+0xda>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d22:	2308      	movs	r3, #8
 8001d24:	fa03 f101 	lsl.w	r1, r3, r1
 8001d28:	420a      	tst	r2, r1
 8001d2a:	d015      	beq.n	8001d58 <HAL_DMA_IRQHandler+0x138>
 8001d2c:	f015 0f08 	tst.w	r5, #8
 8001d30:	d012      	beq.n	8001d58 <HAL_DMA_IRQHandler+0x138>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d32:	6823      	ldr	r3, [r4, #0]
 8001d34:	f023 030e 	bic.w	r3, r3, #14
 8001d38:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d3a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001d3c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001d3e:	2301      	movs	r3, #1
 8001d40:	fa03 f202 	lsl.w	r2, r3, r2
 8001d44:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d46:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001d48:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001d52:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001d54:	b103      	cbz	r3, 8001d58 <HAL_DMA_IRQHandler+0x138>
      hdma->XferErrorCallback(hdma);
 8001d56:	4798      	blx	r3
 8001d58:	bd38      	pop	{r3, r4, r5, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40020008 	.word	0x40020008
 8001d60:	40020000 	.word	0x40020000

08001d64 <HAL_DMA_RegisterCallback>:
{
 8001d64:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8001d66:	f890 0020 	ldrb.w	r0, [r0, #32]
 8001d6a:	2801      	cmp	r0, #1
 8001d6c:	d01f      	beq.n	8001dae <HAL_DMA_RegisterCallback+0x4a>
 8001d6e:	2001      	movs	r0, #1
 8001d70:	f883 0020 	strb.w	r0, [r3, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d74:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
 8001d78:	2801      	cmp	r0, #1
 8001d7a:	d004      	beq.n	8001d86 <HAL_DMA_RegisterCallback+0x22>
    status = HAL_ERROR;
 8001d7c:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 2020 	strb.w	r2, [r3, #32]
  return status;
 8001d84:	4770      	bx	lr
    switch (CallbackID)
 8001d86:	2903      	cmp	r1, #3
 8001d88:	d80f      	bhi.n	8001daa <HAL_DMA_RegisterCallback+0x46>
 8001d8a:	e8df f001 	tbb	[pc, r1]
 8001d8e:	0502      	.short	0x0502
 8001d90:	0b08      	.short	0x0b08
      hdma->XferCpltCallback = pCallback;
 8001d92:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 8001d94:	2000      	movs	r0, #0
      break;
 8001d96:	e7f2      	b.n	8001d7e <HAL_DMA_RegisterCallback+0x1a>
      hdma->XferHalfCpltCallback = pCallback;
 8001d98:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8001d9a:	2000      	movs	r0, #0
      break;         
 8001d9c:	e7ef      	b.n	8001d7e <HAL_DMA_RegisterCallback+0x1a>
      hdma->XferErrorCallback = pCallback;
 8001d9e:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 8001da0:	2000      	movs	r0, #0
      break;         
 8001da2:	e7ec      	b.n	8001d7e <HAL_DMA_RegisterCallback+0x1a>
      hdma->XferAbortCallback = pCallback;
 8001da4:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 8001da6:	2000      	movs	r0, #0
      break; 
 8001da8:	e7e9      	b.n	8001d7e <HAL_DMA_RegisterCallback+0x1a>
      status = HAL_ERROR;
 8001daa:	2001      	movs	r0, #1
 8001dac:	e7e7      	b.n	8001d7e <HAL_DMA_RegisterCallback+0x1a>
  __HAL_LOCK(hdma);
 8001dae:	2002      	movs	r0, #2
}
 8001db0:	4770      	bx	lr

08001db2 <HAL_DMA_UnRegisterCallback>:
{
 8001db2:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8001db4:	f890 2020 	ldrb.w	r2, [r0, #32]
 8001db8:	2a01      	cmp	r2, #1
 8001dba:	d026      	beq.n	8001e0a <HAL_DMA_UnRegisterCallback+0x58>
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f880 2020 	strb.w	r2, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001dc2:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8001dc6:	2a01      	cmp	r2, #1
 8001dc8:	d004      	beq.n	8001dd4 <HAL_DMA_UnRegisterCallback+0x22>
    status = HAL_ERROR;
 8001dca:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2020 	strb.w	r2, [r3, #32]
  return status;
 8001dd2:	4770      	bx	lr
    switch (CallbackID)
 8001dd4:	2904      	cmp	r1, #4
 8001dd6:	d816      	bhi.n	8001e06 <HAL_DMA_UnRegisterCallback+0x54>
 8001dd8:	e8df f001 	tbb	[pc, r1]
 8001ddc:	0c090603 	.word	0x0c090603
 8001de0:	0f          	.byte	0x0f
 8001de1:	00          	.byte	0x00
      hdma->XferCpltCallback = NULL;
 8001de2:	2000      	movs	r0, #0
 8001de4:	6298      	str	r0, [r3, #40]	; 0x28
      break;
 8001de6:	e7f1      	b.n	8001dcc <HAL_DMA_UnRegisterCallback+0x1a>
      hdma->XferHalfCpltCallback = NULL;
 8001de8:	2000      	movs	r0, #0
 8001dea:	62d8      	str	r0, [r3, #44]	; 0x2c
      break;         
 8001dec:	e7ee      	b.n	8001dcc <HAL_DMA_UnRegisterCallback+0x1a>
      hdma->XferErrorCallback = NULL;
 8001dee:	2000      	movs	r0, #0
 8001df0:	6318      	str	r0, [r3, #48]	; 0x30
      break;         
 8001df2:	e7eb      	b.n	8001dcc <HAL_DMA_UnRegisterCallback+0x1a>
      hdma->XferAbortCallback = NULL;
 8001df4:	2000      	movs	r0, #0
 8001df6:	6358      	str	r0, [r3, #52]	; 0x34
      break; 
 8001df8:	e7e8      	b.n	8001dcc <HAL_DMA_UnRegisterCallback+0x1a>
      hdma->XferCpltCallback = NULL;
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	6298      	str	r0, [r3, #40]	; 0x28
      hdma->XferHalfCpltCallback = NULL;
 8001dfe:	62d8      	str	r0, [r3, #44]	; 0x2c
      hdma->XferErrorCallback = NULL;
 8001e00:	6318      	str	r0, [r3, #48]	; 0x30
      hdma->XferAbortCallback = NULL;
 8001e02:	6358      	str	r0, [r3, #52]	; 0x34
      break; 
 8001e04:	e7e2      	b.n	8001dcc <HAL_DMA_UnRegisterCallback+0x1a>
      status = HAL_ERROR;
 8001e06:	2001      	movs	r0, #1
 8001e08:	e7e0      	b.n	8001dcc <HAL_DMA_UnRegisterCallback+0x1a>
  __HAL_LOCK(hdma);
 8001e0a:	2002      	movs	r0, #2
}
 8001e0c:	4770      	bx	lr

08001e0e <HAL_DMA_GetState>:
}
 8001e0e:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
 8001e12:	4770      	bx	lr

08001e14 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001e14:	6b80      	ldr	r0, [r0, #56]	; 0x38
}
 8001e16:	4770      	bx	lr

08001e18 <FLASH_Program_HalfWord>:
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e18:	2200      	movs	r2, #0
 8001e1a:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <FLASH_Program_HalfWord+0x14>)
 8001e1c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001e1e:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <FLASH_Program_HalfWord+0x18>)
 8001e20:	6913      	ldr	r3, [r2, #16]
 8001e22:	f043 0301 	orr.w	r3, r3, #1
 8001e26:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001e28:	8001      	strh	r1, [r0, #0]
 8001e2a:	4770      	bx	lr
 8001e2c:	20001b98 	.word	0x20001b98
 8001e30:	40022000 	.word	0x40022000

08001e34 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001e34:	4b1a      	ldr	r3, [pc, #104]	; (8001ea0 <FLASH_SetErrorCode+0x6c>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	f013 0f10 	tst.w	r3, #16
 8001e3c:	d027      	beq.n	8001e8e <FLASH_SetErrorCode+0x5a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001e3e:	4a19      	ldr	r2, [pc, #100]	; (8001ea4 <FLASH_SetErrorCode+0x70>)
 8001e40:	69d3      	ldr	r3, [r2, #28]
 8001e42:	f043 0302 	orr.w	r3, r3, #2
 8001e46:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001e48:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001e4a:	4a15      	ldr	r2, [pc, #84]	; (8001ea0 <FLASH_SetErrorCode+0x6c>)
 8001e4c:	68d2      	ldr	r2, [r2, #12]
 8001e4e:	f012 0f04 	tst.w	r2, #4
 8001e52:	d006      	beq.n	8001e62 <FLASH_SetErrorCode+0x2e>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001e54:	4913      	ldr	r1, [pc, #76]	; (8001ea4 <FLASH_SetErrorCode+0x70>)
 8001e56:	69ca      	ldr	r2, [r1, #28]
 8001e58:	f042 0201 	orr.w	r2, r2, #1
 8001e5c:	61ca      	str	r2, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001e5e:	f043 0304 	orr.w	r3, r3, #4
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001e62:	4a0f      	ldr	r2, [pc, #60]	; (8001ea0 <FLASH_SetErrorCode+0x6c>)
 8001e64:	69d2      	ldr	r2, [r2, #28]
 8001e66:	f012 0f01 	tst.w	r2, #1
 8001e6a:	d009      	beq.n	8001e80 <FLASH_SetErrorCode+0x4c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001e6c:	490d      	ldr	r1, [pc, #52]	; (8001ea4 <FLASH_SetErrorCode+0x70>)
 8001e6e:	69ca      	ldr	r2, [r1, #28]
 8001e70:	f042 0204 	orr.w	r2, r2, #4
 8001e74:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001e76:	490a      	ldr	r1, [pc, #40]	; (8001ea0 <FLASH_SetErrorCode+0x6c>)
 8001e78:	69ca      	ldr	r2, [r1, #28]
 8001e7a:	f022 0201 	bic.w	r2, r2, #1
 8001e7e:	61ca      	str	r2, [r1, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001e80:	f240 1201 	movw	r2, #257	; 0x101
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d004      	beq.n	8001e92 <FLASH_SetErrorCode+0x5e>
 8001e88:	4a05      	ldr	r2, [pc, #20]	; (8001ea0 <FLASH_SetErrorCode+0x6c>)
 8001e8a:	60d3      	str	r3, [r2, #12]
 8001e8c:	4770      	bx	lr
  uint32_t flags = 0U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	e7db      	b.n	8001e4a <FLASH_SetErrorCode+0x16>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001e92:	4a03      	ldr	r2, [pc, #12]	; (8001ea0 <FLASH_SetErrorCode+0x6c>)
 8001e94:	69d3      	ldr	r3, [r2, #28]
 8001e96:	f023 0301 	bic.w	r3, r3, #1
 8001e9a:	61d3      	str	r3, [r2, #28]
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40022000 	.word	0x40022000
 8001ea4:	20001b98 	.word	0x20001b98

08001ea8 <HAL_FLASH_Program_IT>:
{
 8001ea8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(&pFlash);
 8001eaa:	4c16      	ldr	r4, [pc, #88]	; (8001f04 <HAL_FLASH_Program_IT+0x5c>)
 8001eac:	7e24      	ldrb	r4, [r4, #24]
 8001eae:	2c01      	cmp	r4, #1
 8001eb0:	d025      	beq.n	8001efe <HAL_FLASH_Program_IT+0x56>
 8001eb2:	4c14      	ldr	r4, [pc, #80]	; (8001f04 <HAL_FLASH_Program_IT+0x5c>)
 8001eb4:	2501      	movs	r5, #1
 8001eb6:	7625      	strb	r5, [r4, #24]
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8001eb8:	4e13      	ldr	r6, [pc, #76]	; (8001f08 <HAL_FLASH_Program_IT+0x60>)
 8001eba:	6935      	ldr	r5, [r6, #16]
 8001ebc:	f445 55a0 	orr.w	r5, r5, #5120	; 0x1400
 8001ec0:	6135      	str	r5, [r6, #16]
  pFlash.Address = Address;
 8001ec2:	60a1      	str	r1, [r4, #8]
  pFlash.Data = Data;
 8001ec4:	e9c4 2304 	strd	r2, r3, [r4, #16]
  if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001ec8:	2801      	cmp	r0, #1
 8001eca:	d00c      	beq.n	8001ee6 <HAL_FLASH_Program_IT+0x3e>
  else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001ecc:	2802      	cmp	r0, #2
 8001ece:	d010      	beq.n	8001ef2 <HAL_FLASH_Program_IT+0x4a>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMDOUBLEWORD;
 8001ed0:	480c      	ldr	r0, [pc, #48]	; (8001f04 <HAL_FLASH_Program_IT+0x5c>)
 8001ed2:	2405      	movs	r4, #5
 8001ed4:	7004      	strb	r4, [r0, #0]
    pFlash.DataRemaining = 4U;
 8001ed6:	2404      	movs	r4, #4
 8001ed8:	6044      	str	r4, [r0, #4]
 8001eda:	4608      	mov	r0, r1
  FLASH_Program_HalfWord(Address, (uint16_t)Data);
 8001edc:	b291      	uxth	r1, r2
 8001ede:	f7ff ff9b 	bl	8001e18 <FLASH_Program_HalfWord>
  return status;
 8001ee2:	2000      	movs	r0, #0
 8001ee4:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMHALFWORD;
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	2403      	movs	r4, #3
 8001eea:	7004      	strb	r4, [r0, #0]
    pFlash.DataRemaining = 1U;
 8001eec:	2401      	movs	r4, #1
 8001eee:	6044      	str	r4, [r0, #4]
 8001ef0:	e7f3      	b.n	8001eda <HAL_FLASH_Program_IT+0x32>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMWORD;
 8001ef2:	4804      	ldr	r0, [pc, #16]	; (8001f04 <HAL_FLASH_Program_IT+0x5c>)
 8001ef4:	2404      	movs	r4, #4
 8001ef6:	7004      	strb	r4, [r0, #0]
    pFlash.DataRemaining = 2U;
 8001ef8:	2402      	movs	r4, #2
 8001efa:	6044      	str	r4, [r0, #4]
 8001efc:	e7ed      	b.n	8001eda <HAL_FLASH_Program_IT+0x32>
  __HAL_LOCK(&pFlash);
 8001efe:	2002      	movs	r0, #2
}
 8001f00:	bd70      	pop	{r4, r5, r6, pc}
 8001f02:	bf00      	nop
 8001f04:	20001b98 	.word	0x20001b98
 8001f08:	40022000 	.word	0x40022000

08001f0c <HAL_FLASH_EndOfOperationCallback>:
{
 8001f0c:	4770      	bx	lr

08001f0e <HAL_FLASH_OperationErrorCallback>:
{
 8001f0e:	4770      	bx	lr

08001f10 <HAL_FLASH_IRQHandler>:
{
 8001f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001f12:	4b52      	ldr	r3, [pc, #328]	; (800205c <HAL_FLASH_IRQHandler+0x14c>)
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	f013 0f10 	tst.w	r3, #16
 8001f1a:	d104      	bne.n	8001f26 <HAL_FLASH_IRQHandler+0x16>
 8001f1c:	4b4f      	ldr	r3, [pc, #316]	; (800205c <HAL_FLASH_IRQHandler+0x14c>)
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	f013 0f04 	tst.w	r3, #4
 8001f24:	d00b      	beq.n	8001f3e <HAL_FLASH_IRQHandler+0x2e>
    addresstmp = pFlash.Address;
 8001f26:	4c4e      	ldr	r4, [pc, #312]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001f28:	68a5      	ldr	r5, [r4, #8]
    pFlash.Address = 0xFFFFFFFFU;
 8001f2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f2e:	60a3      	str	r3, [r4, #8]
    FLASH_SetErrorCode();
 8001f30:	f7ff ff80 	bl	8001e34 <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8001f34:	4628      	mov	r0, r5
 8001f36:	f7ff ffea 	bl	8001f0e <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001f3e:	4b47      	ldr	r3, [pc, #284]	; (800205c <HAL_FLASH_IRQHandler+0x14c>)
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	f013 0f20 	tst.w	r3, #32
 8001f46:	d02b      	beq.n	8001fa0 <HAL_FLASH_IRQHandler+0x90>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001f48:	2220      	movs	r2, #32
 8001f4a:	4b44      	ldr	r3, [pc, #272]	; (800205c <HAL_FLASH_IRQHandler+0x14c>)
 8001f4c:	60da      	str	r2, [r3, #12]
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8001f4e:	4b44      	ldr	r3, [pc, #272]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	b32b      	cbz	r3, 8001fa0 <HAL_FLASH_IRQHandler+0x90>
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8001f54:	4b42      	ldr	r3, [pc, #264]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d030      	beq.n	8001fc0 <HAL_FLASH_IRQHandler+0xb0>
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8001f5e:	4b40      	ldr	r3, [pc, #256]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d04a      	beq.n	8001ffe <HAL_FLASH_IRQHandler+0xee>
        pFlash.DataRemaining--;
 8001f68:	4b3d      	ldr	r3, [pc, #244]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	3a01      	subs	r2, #1
 8001f6e:	605a      	str	r2, [r3, #4]
        if(pFlash.DataRemaining != 0U)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d14f      	bne.n	8002016 <HAL_FLASH_IRQHandler+0x106>
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8001f76:	4b3a      	ldr	r3, [pc, #232]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b03      	cmp	r3, #3
 8001f7e:	d062      	beq.n	8002046 <HAL_FLASH_IRQHandler+0x136>
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8001f80:	4b37      	ldr	r3, [pc, #220]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d062      	beq.n	8002050 <HAL_FLASH_IRQHandler+0x140>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8001f8a:	4b35      	ldr	r3, [pc, #212]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001f8c:	6898      	ldr	r0, [r3, #8]
 8001f8e:	3806      	subs	r0, #6
 8001f90:	f7ff ffbc 	bl	8001f0c <HAL_FLASH_EndOfOperationCallback>
          pFlash.Address = 0xFFFFFFFFU;
 8001f94:	4b32      	ldr	r3, [pc, #200]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001f96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f9a:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	701a      	strb	r2, [r3, #0]
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8001fa0:	4b2f      	ldr	r3, [pc, #188]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	b95b      	cbnz	r3, 8001fbe <HAL_FLASH_IRQHandler+0xae>
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8001fa6:	4b2d      	ldr	r3, [pc, #180]	; (800205c <HAL_FLASH_IRQHandler+0x14c>)
 8001fa8:	691a      	ldr	r2, [r3, #16]
 8001faa:	f022 0207 	bic.w	r2, r2, #7
 8001fae:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8001fb0:	691a      	ldr	r2, [r3, #16]
 8001fb2:	f422 52a0 	bic.w	r2, r2, #5120	; 0x1400
 8001fb6:	611a      	str	r2, [r3, #16]
    __HAL_UNLOCK(&pFlash);
 8001fb8:	2200      	movs	r2, #0
 8001fba:	4b29      	ldr	r3, [pc, #164]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001fbc:	761a      	strb	r2, [r3, #24]
 8001fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pFlash.DataRemaining--;
 8001fc0:	4b27      	ldr	r3, [pc, #156]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	3a01      	subs	r2, #1
 8001fc6:	605a      	str	r2, [r3, #4]
        if(pFlash.DataRemaining != 0U)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	b17b      	cbz	r3, 8001fec <HAL_FLASH_IRQHandler+0xdc>
          addresstmp = pFlash.Address;
 8001fcc:	4c24      	ldr	r4, [pc, #144]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001fce:	68a0      	ldr	r0, [r4, #8]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001fd0:	f7ff ff9c 	bl	8001f0c <HAL_FLASH_EndOfOperationCallback>
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8001fd4:	68a0      	ldr	r0, [r4, #8]
 8001fd6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
          pFlash.Address = addresstmp;
 8001fda:	60a0      	str	r0, [r4, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001fdc:	4a1f      	ldr	r2, [pc, #124]	; (800205c <HAL_FLASH_IRQHandler+0x14c>)
 8001fde:	6913      	ldr	r3, [r2, #16]
 8001fe0:	f023 0302 	bic.w	r3, r3, #2
 8001fe4:	6113      	str	r3, [r2, #16]
          FLASH_PageErase(addresstmp);
 8001fe6:	f000 fb17 	bl	8002618 <FLASH_PageErase>
 8001fea:	e7d9      	b.n	8001fa0 <HAL_FLASH_IRQHandler+0x90>
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8001fec:	4b1c      	ldr	r3, [pc, #112]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8001fee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ff2:	6098      	str	r0, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	701a      	strb	r2, [r3, #0]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001ff8:	f7ff ff88 	bl	8001f0c <HAL_FLASH_EndOfOperationCallback>
 8001ffc:	e7d0      	b.n	8001fa0 <HAL_FLASH_IRQHandler+0x90>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001ffe:	4a17      	ldr	r2, [pc, #92]	; (800205c <HAL_FLASH_IRQHandler+0x14c>)
 8002000:	6913      	ldr	r3, [r2, #16]
 8002002:	f023 0304 	bic.w	r3, r3, #4
 8002006:	6113      	str	r3, [r2, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 8002008:	2000      	movs	r0, #0
 800200a:	f7ff ff7f 	bl	8001f0c <HAL_FLASH_EndOfOperationCallback>
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800200e:	2200      	movs	r2, #0
 8002010:	4b13      	ldr	r3, [pc, #76]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8002012:	701a      	strb	r2, [r3, #0]
 8002014:	e7c4      	b.n	8001fa0 <HAL_FLASH_IRQHandler+0x90>
          pFlash.Address += 2U;
 8002016:	4b12      	ldr	r3, [pc, #72]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8002018:	689a      	ldr	r2, [r3, #8]
 800201a:	3202      	adds	r2, #2
 800201c:	609a      	str	r2, [r3, #8]
          addresstmp = pFlash.Address;
 800201e:	6898      	ldr	r0, [r3, #8]
          pFlash.Data = (pFlash.Data >> 16U);
 8002020:	e9d3 6704 	ldrd	r6, r7, [r3, #16]
 8002024:	0c34      	lsrs	r4, r6, #16
 8002026:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 800202a:	0c3d      	lsrs	r5, r7, #16
 800202c:	e9c3 4504 	strd	r4, r5, [r3, #16]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002030:	490a      	ldr	r1, [pc, #40]	; (800205c <HAL_FLASH_IRQHandler+0x14c>)
 8002032:	690a      	ldr	r2, [r1, #16]
 8002034:	f022 0201 	bic.w	r2, r2, #1
 8002038:	610a      	str	r2, [r1, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 800203a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800203e:	b291      	uxth	r1, r2
 8002040:	f7ff feea 	bl	8001e18 <FLASH_Program_HalfWord>
 8002044:	e7ac      	b.n	8001fa0 <HAL_FLASH_IRQHandler+0x90>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8002046:	4b06      	ldr	r3, [pc, #24]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8002048:	6898      	ldr	r0, [r3, #8]
 800204a:	f7ff ff5f 	bl	8001f0c <HAL_FLASH_EndOfOperationCallback>
 800204e:	e7a1      	b.n	8001f94 <HAL_FLASH_IRQHandler+0x84>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8002050:	4b03      	ldr	r3, [pc, #12]	; (8002060 <HAL_FLASH_IRQHandler+0x150>)
 8002052:	6898      	ldr	r0, [r3, #8]
 8002054:	3802      	subs	r0, #2
 8002056:	f7ff ff59 	bl	8001f0c <HAL_FLASH_EndOfOperationCallback>
 800205a:	e79b      	b.n	8001f94 <HAL_FLASH_IRQHandler+0x84>
 800205c:	40022000 	.word	0x40022000
 8002060:	20001b98 	.word	0x20001b98

08002064 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002064:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <HAL_FLASH_Unlock+0x2c>)
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	f013 0f80 	tst.w	r3, #128	; 0x80
 800206c:	d00d      	beq.n	800208a <HAL_FLASH_Unlock+0x26>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800206e:	4b08      	ldr	r3, [pc, #32]	; (8002090 <HAL_FLASH_Unlock+0x2c>)
 8002070:	4a08      	ldr	r2, [pc, #32]	; (8002094 <HAL_FLASH_Unlock+0x30>)
 8002072:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002074:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8002078:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800207a:	691b      	ldr	r3, [r3, #16]
 800207c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002080:	d001      	beq.n	8002086 <HAL_FLASH_Unlock+0x22>
      status = HAL_ERROR;
 8002082:	2001      	movs	r0, #1
}
 8002084:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8002086:	2000      	movs	r0, #0
 8002088:	4770      	bx	lr
 800208a:	2000      	movs	r0, #0
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	40022000 	.word	0x40022000
 8002094:	45670123 	.word	0x45670123

08002098 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002098:	4a03      	ldr	r2, [pc, #12]	; (80020a8 <HAL_FLASH_Lock+0x10>)
 800209a:	6913      	ldr	r3, [r2, #16]
 800209c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020a0:	6113      	str	r3, [r2, #16]
}
 80020a2:	2000      	movs	r0, #0
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	40022000 	.word	0x40022000

080020ac <HAL_FLASH_OB_Unlock>:
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 80020ac:	4b07      	ldr	r3, [pc, #28]	; (80020cc <HAL_FLASH_OB_Unlock+0x20>)
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	f413 7f00 	tst.w	r3, #512	; 0x200
 80020b4:	d107      	bne.n	80020c6 <HAL_FLASH_OB_Unlock+0x1a>
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 80020b6:	4b05      	ldr	r3, [pc, #20]	; (80020cc <HAL_FLASH_OB_Unlock+0x20>)
 80020b8:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <HAL_FLASH_OB_Unlock+0x24>)
 80020ba:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 80020bc:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80020c0:	609a      	str	r2, [r3, #8]
  return HAL_OK;  
 80020c2:	2000      	movs	r0, #0
 80020c4:	4770      	bx	lr
    return HAL_ERROR;
 80020c6:	2001      	movs	r0, #1
}
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	40022000 	.word	0x40022000
 80020d0:	45670123 	.word	0x45670123

080020d4 <HAL_FLASH_OB_Lock>:
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 80020d4:	4a03      	ldr	r2, [pc, #12]	; (80020e4 <HAL_FLASH_OB_Lock+0x10>)
 80020d6:	6913      	ldr	r3, [r2, #16]
 80020d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80020dc:	6113      	str	r3, [r2, #16]
}
 80020de:	2000      	movs	r0, #0
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	40022000 	.word	0x40022000

080020e8 <HAL_FLASH_OB_Launch>:
{
 80020e8:	b508      	push	{r3, lr}
  HAL_NVIC_SystemReset();
 80020ea:	f7ff fa8f 	bl	800160c <HAL_NVIC_SystemReset>
 80020ee:	bd08      	pop	{r3, pc}

080020f0 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 80020f0:	4b01      	ldr	r3, [pc, #4]	; (80020f8 <HAL_FLASH_GetError+0x8>)
 80020f2:	69d8      	ldr	r0, [r3, #28]
}
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	20001b98 	.word	0x20001b98

080020fc <FLASH_WaitForLastOperation>:
{
 80020fc:	b538      	push	{r3, r4, r5, lr}
 80020fe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002100:	f7ff f98e 	bl	8001420 <HAL_GetTick>
 8002104:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002106:	4b17      	ldr	r3, [pc, #92]	; (8002164 <FLASH_WaitForLastOperation+0x68>)
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	f013 0f01 	tst.w	r3, #1
 800210e:	d00a      	beq.n	8002126 <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8002110:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8002114:	d0f7      	beq.n	8002106 <FLASH_WaitForLastOperation+0xa>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002116:	b30c      	cbz	r4, 800215c <FLASH_WaitForLastOperation+0x60>
 8002118:	f7ff f982 	bl	8001420 <HAL_GetTick>
 800211c:	1b40      	subs	r0, r0, r5
 800211e:	4284      	cmp	r4, r0
 8002120:	d2f1      	bcs.n	8002106 <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 8002122:	2003      	movs	r0, #3
 8002124:	bd38      	pop	{r3, r4, r5, pc}
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002126:	4b0f      	ldr	r3, [pc, #60]	; (8002164 <FLASH_WaitForLastOperation+0x68>)
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	f013 0f20 	tst.w	r3, #32
 800212e:	d002      	beq.n	8002136 <FLASH_WaitForLastOperation+0x3a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002130:	2220      	movs	r2, #32
 8002132:	4b0c      	ldr	r3, [pc, #48]	; (8002164 <FLASH_WaitForLastOperation+0x68>)
 8002134:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002136:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <FLASH_WaitForLastOperation+0x68>)
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	f013 0f10 	tst.w	r3, #16
 800213e:	d109      	bne.n	8002154 <FLASH_WaitForLastOperation+0x58>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002140:	4b08      	ldr	r3, [pc, #32]	; (8002164 <FLASH_WaitForLastOperation+0x68>)
 8002142:	69db      	ldr	r3, [r3, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002144:	f013 0f01 	tst.w	r3, #1
 8002148:	d104      	bne.n	8002154 <FLASH_WaitForLastOperation+0x58>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800214a:	4b06      	ldr	r3, [pc, #24]	; (8002164 <FLASH_WaitForLastOperation+0x68>)
 800214c:	68db      	ldr	r3, [r3, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800214e:	f013 0f04 	tst.w	r3, #4
 8002152:	d005      	beq.n	8002160 <FLASH_WaitForLastOperation+0x64>
    FLASH_SetErrorCode();
 8002154:	f7ff fe6e 	bl	8001e34 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002158:	2001      	movs	r0, #1
 800215a:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_TIMEOUT;
 800215c:	2003      	movs	r0, #3
 800215e:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8002160:	2000      	movs	r0, #0
}
 8002162:	bd38      	pop	{r3, r4, r5, pc}
 8002164:	40022000 	.word	0x40022000

08002168 <HAL_FLASH_Program>:
{
 8002168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800216c:	4c23      	ldr	r4, [pc, #140]	; (80021fc <HAL_FLASH_Program+0x94>)
 800216e:	7e24      	ldrb	r4, [r4, #24]
 8002170:	2c01      	cmp	r4, #1
 8002172:	d103      	bne.n	800217c <HAL_FLASH_Program+0x14>
 8002174:	2302      	movs	r3, #2
}
 8002176:	4618      	mov	r0, r3
 8002178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800217c:	461e      	mov	r6, r3
 800217e:	4690      	mov	r8, r2
 8002180:	460f      	mov	r7, r1
 8002182:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 8002184:	2201      	movs	r2, #1
 8002186:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <HAL_FLASH_Program+0x94>)
 8002188:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800218a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800218e:	f7ff ffb5 	bl	80020fc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8002192:	4603      	mov	r3, r0
 8002194:	bb70      	cbnz	r0, 80021f4 <HAL_FLASH_Program+0x8c>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002196:	2c01      	cmp	r4, #1
 8002198:	d029      	beq.n	80021ee <HAL_FLASH_Program+0x86>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800219a:	2c02      	cmp	r4, #2
 800219c:	d024      	beq.n	80021e8 <HAL_FLASH_Program+0x80>
      nbiterations = 4U;
 800219e:	f04f 0904 	mov.w	r9, #4
    for (index = 0U; index < nbiterations; index++)
 80021a2:	2400      	movs	r4, #0
 80021a4:	454c      	cmp	r4, r9
 80021a6:	d225      	bcs.n	80021f4 <HAL_FLASH_Program+0x8c>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80021a8:	0121      	lsls	r1, r4, #4
 80021aa:	f1c1 0220 	rsb	r2, r1, #32
 80021ae:	f1a1 0320 	sub.w	r3, r1, #32
 80021b2:	fa28 f101 	lsr.w	r1, r8, r1
 80021b6:	fa06 f202 	lsl.w	r2, r6, r2
 80021ba:	4311      	orrs	r1, r2
 80021bc:	fa26 f303 	lsr.w	r3, r6, r3
 80021c0:	4319      	orrs	r1, r3
 80021c2:	b289      	uxth	r1, r1
 80021c4:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 80021c8:	f7ff fe26 	bl	8001e18 <FLASH_Program_HalfWord>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80021cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80021d0:	f7ff ff94 	bl	80020fc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80021d4:	4b0a      	ldr	r3, [pc, #40]	; (8002200 <HAL_FLASH_Program+0x98>)
 80021d6:	691d      	ldr	r5, [r3, #16]
 80021d8:	f025 0501 	bic.w	r5, r5, #1
 80021dc:	611d      	str	r5, [r3, #16]
      if (status != HAL_OK)
 80021de:	4603      	mov	r3, r0
 80021e0:	b940      	cbnz	r0, 80021f4 <HAL_FLASH_Program+0x8c>
    for (index = 0U; index < nbiterations; index++)
 80021e2:	3401      	adds	r4, #1
 80021e4:	b2e4      	uxtb	r4, r4
 80021e6:	e7dd      	b.n	80021a4 <HAL_FLASH_Program+0x3c>
      nbiterations = 2U;
 80021e8:	f04f 0902 	mov.w	r9, #2
 80021ec:	e7d9      	b.n	80021a2 <HAL_FLASH_Program+0x3a>
      nbiterations = 1U;
 80021ee:	f04f 0901 	mov.w	r9, #1
 80021f2:	e7d6      	b.n	80021a2 <HAL_FLASH_Program+0x3a>
  __HAL_UNLOCK(&pFlash);
 80021f4:	2100      	movs	r1, #0
 80021f6:	4a01      	ldr	r2, [pc, #4]	; (80021fc <HAL_FLASH_Program+0x94>)
 80021f8:	7611      	strb	r1, [r2, #24]
  return status;
 80021fa:	e7bc      	b.n	8002176 <HAL_FLASH_Program+0xe>
 80021fc:	20001b98 	.word	0x20001b98
 8002200:	40022000 	.word	0x40022000

08002204 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002204:	2200      	movs	r2, #0
 8002206:	4b06      	ldr	r3, [pc, #24]	; (8002220 <FLASH_MassErase+0x1c>)
 8002208:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800220a:	4b06      	ldr	r3, [pc, #24]	; (8002224 <FLASH_MassErase+0x20>)
 800220c:	691a      	ldr	r2, [r3, #16]
 800220e:	f042 0204 	orr.w	r2, r2, #4
 8002212:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002214:	691a      	ldr	r2, [r3, #16]
 8002216:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800221a:	611a      	str	r2, [r3, #16]
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	20001b98 	.word	0x20001b98
 8002224:	40022000 	.word	0x40022000

08002228 <FLASH_OB_GetWRP>:
  * @retval The FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
  /* Return the FLASH write protection Register value */
  return (uint32_t)(READ_REG(FLASH->WRPR));
 8002228:	4b01      	ldr	r3, [pc, #4]	; (8002230 <FLASH_OB_GetWRP+0x8>)
 800222a:	6a18      	ldr	r0, [r3, #32]
}
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40022000 	.word	0x40022000

08002234 <FLASH_OB_GetRDP>:
{
  uint32_t readstatus = OB_RDP_LEVEL_0;
  uint32_t tmp_reg = 0U;
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, FLASH_OBR_RDPRT);
 8002234:	4b04      	ldr	r3, [pc, #16]	; (8002248 <FLASH_OB_GetRDP+0x14>)
 8002236:	69db      	ldr	r3, [r3, #28]

  if (tmp_reg == FLASH_OBR_RDPRT)
 8002238:	f013 0f02 	tst.w	r3, #2
 800223c:	d101      	bne.n	8002242 <FLASH_OB_GetRDP+0xe>
  {
    readstatus = OB_RDP_LEVEL_1;
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 800223e:	20a5      	movs	r0, #165	; 0xa5
  }

  return readstatus;
}
 8002240:	4770      	bx	lr
    readstatus = OB_RDP_LEVEL_1;
 8002242:	2000      	movs	r0, #0
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40022000 	.word	0x40022000

0800224c <FLASH_OB_GetUser>:
  *         And FLASH_OBR_BFB2(Bit5) for STM32F101xG and STM32F103xG . 
  */
static uint8_t FLASH_OB_GetUser(void)
{
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 800224c:	4b02      	ldr	r3, [pc, #8]	; (8002258 <FLASH_OB_GetUser+0xc>)
 800224e:	69d8      	ldr	r0, [r3, #28]
}
 8002250:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40022000 	.word	0x40022000

0800225c <FLASH_OB_RDP_LevelConfig>:
{
 800225c:	b538      	push	{r3, r4, r5, lr}
 800225e:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002260:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002264:	f7ff ff4a 	bl	80020fc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8002268:	4603      	mov	r3, r0
 800226a:	b108      	cbz	r0, 8002270 <FLASH_OB_RDP_LevelConfig+0x14>
}
 800226c:	4618      	mov	r0, r3
 800226e:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002270:	2200      	movs	r2, #0
 8002272:	4b13      	ldr	r3, [pc, #76]	; (80022c0 <FLASH_OB_RDP_LevelConfig+0x64>)
 8002274:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8002276:	4c13      	ldr	r4, [pc, #76]	; (80022c4 <FLASH_OB_RDP_LevelConfig+0x68>)
 8002278:	6923      	ldr	r3, [r4, #16]
 800227a:	f043 0320 	orr.w	r3, r3, #32
 800227e:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002280:	6923      	ldr	r3, [r4, #16]
 8002282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002286:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002288:	f24c 3050 	movw	r0, #50000	; 0xc350
 800228c:	f7ff ff36 	bl	80020fc <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8002290:	6923      	ldr	r3, [r4, #16]
 8002292:	f023 0320 	bic.w	r3, r3, #32
 8002296:	6123      	str	r3, [r4, #16]
    if(status == HAL_OK)
 8002298:	4603      	mov	r3, r0
 800229a:	2800      	cmp	r0, #0
 800229c:	d1e6      	bne.n	800226c <FLASH_OB_RDP_LevelConfig+0x10>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800229e:	6923      	ldr	r3, [r4, #16]
 80022a0:	f043 0310 	orr.w	r3, r3, #16
 80022a4:	6123      	str	r3, [r4, #16]
      WRITE_REG(OB->RDP, ReadProtectLevel);
 80022a6:	b2ad      	uxth	r5, r5
 80022a8:	4b07      	ldr	r3, [pc, #28]	; (80022c8 <FLASH_OB_RDP_LevelConfig+0x6c>)
 80022aa:	801d      	strh	r5, [r3, #0]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 80022ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80022b0:	f7ff ff24 	bl	80020fc <FLASH_WaitForLastOperation>
 80022b4:	4603      	mov	r3, r0
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80022b6:	6922      	ldr	r2, [r4, #16]
 80022b8:	f022 0210 	bic.w	r2, r2, #16
 80022bc:	6122      	str	r2, [r4, #16]
 80022be:	e7d5      	b.n	800226c <FLASH_OB_RDP_LevelConfig+0x10>
 80022c0:	20001b98 	.word	0x20001b98
 80022c4:	40022000 	.word	0x40022000
 80022c8:	1ffff800 	.word	0x1ffff800

080022cc <FLASH_OB_UserConfig>:
{
 80022cc:	b538      	push	{r3, r4, r5, lr}
 80022ce:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022d0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80022d4:	f7ff ff12 	bl	80020fc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80022d8:	4603      	mov	r3, r0
 80022da:	b108      	cbz	r0, 80022e0 <FLASH_OB_UserConfig+0x14>
}
 80022dc:	4618      	mov	r0, r3
 80022de:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80022e0:	2200      	movs	r2, #0
 80022e2:	4b0a      	ldr	r3, [pc, #40]	; (800230c <FLASH_OB_UserConfig+0x40>)
 80022e4:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 80022e6:	4d0a      	ldr	r5, [pc, #40]	; (8002310 <FLASH_OB_UserConfig+0x44>)
 80022e8:	692b      	ldr	r3, [r5, #16]
 80022ea:	f043 0310 	orr.w	r3, r3, #16
 80022ee:	612b      	str	r3, [r5, #16]
    OB->USER = (UserConfig | 0x88U);
 80022f0:	f044 0488 	orr.w	r4, r4, #136	; 0x88
 80022f4:	4b07      	ldr	r3, [pc, #28]	; (8002314 <FLASH_OB_UserConfig+0x48>)
 80022f6:	805c      	strh	r4, [r3, #2]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80022fc:	f7ff fefe 	bl	80020fc <FLASH_WaitForLastOperation>
 8002300:	4603      	mov	r3, r0
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8002302:	692a      	ldr	r2, [r5, #16]
 8002304:	f022 0210 	bic.w	r2, r2, #16
 8002308:	612a      	str	r2, [r5, #16]
 800230a:	e7e7      	b.n	80022dc <FLASH_OB_UserConfig+0x10>
 800230c:	20001b98 	.word	0x20001b98
 8002310:	40022000 	.word	0x40022000
 8002314:	1ffff800 	.word	0x1ffff800

08002318 <FLASH_OB_ProgramData>:
{
 8002318:	b570      	push	{r4, r5, r6, lr}
 800231a:	4606      	mov	r6, r0
 800231c:	460c      	mov	r4, r1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800231e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002322:	f7ff feeb 	bl	80020fc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8002326:	4603      	mov	r3, r0
 8002328:	b108      	cbz	r0, 800232e <FLASH_OB_ProgramData+0x16>
}
 800232a:	4618      	mov	r0, r3
 800232c:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800232e:	2200      	movs	r2, #0
 8002330:	4b09      	ldr	r3, [pc, #36]	; (8002358 <FLASH_OB_ProgramData+0x40>)
 8002332:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8002334:	4d09      	ldr	r5, [pc, #36]	; (800235c <FLASH_OB_ProgramData+0x44>)
 8002336:	692b      	ldr	r3, [r5, #16]
 8002338:	f043 0310 	orr.w	r3, r3, #16
 800233c:	612b      	str	r3, [r5, #16]
    *(__IO uint16_t*)Address = Data;
 800233e:	b2a4      	uxth	r4, r4
 8002340:	8034      	strh	r4, [r6, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002342:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002346:	f7ff fed9 	bl	80020fc <FLASH_WaitForLastOperation>
 800234a:	4603      	mov	r3, r0
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800234c:	692a      	ldr	r2, [r5, #16]
 800234e:	f022 0210 	bic.w	r2, r2, #16
 8002352:	612a      	str	r2, [r5, #16]
 8002354:	e7e9      	b.n	800232a <FLASH_OB_ProgramData+0x12>
 8002356:	bf00      	nop
 8002358:	20001b98 	.word	0x20001b98
 800235c:	40022000 	.word	0x40022000

08002360 <HAL_FLASHEx_OBErase>:
{
 8002360:	b538      	push	{r3, r4, r5, lr}
  rdptmp = FLASH_OB_GetRDP();
 8002362:	f7ff ff67 	bl	8002234 <FLASH_OB_GetRDP>
 8002366:	b2c5      	uxtb	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002368:	f24c 3050 	movw	r0, #50000	; 0xc350
 800236c:	f7ff fec6 	bl	80020fc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8002370:	4603      	mov	r3, r0
 8002372:	b108      	cbz	r0, 8002378 <HAL_FLASHEx_OBErase+0x18>
}
 8002374:	4618      	mov	r0, r3
 8002376:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002378:	2200      	movs	r2, #0
 800237a:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <HAL_FLASHEx_OBErase+0x50>)
 800237c:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 800237e:	4c0d      	ldr	r4, [pc, #52]	; (80023b4 <HAL_FLASHEx_OBErase+0x54>)
 8002380:	6923      	ldr	r3, [r4, #16]
 8002382:	f043 0320 	orr.w	r3, r3, #32
 8002386:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002388:	6923      	ldr	r3, [r4, #16]
 800238a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800238e:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002390:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002394:	f7ff feb2 	bl	80020fc <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8002398:	6923      	ldr	r3, [r4, #16]
 800239a:	f023 0320 	bic.w	r3, r3, #32
 800239e:	6123      	str	r3, [r4, #16]
    if(status == HAL_OK)
 80023a0:	4603      	mov	r3, r0
 80023a2:	2800      	cmp	r0, #0
 80023a4:	d1e6      	bne.n	8002374 <HAL_FLASHEx_OBErase+0x14>
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 80023a6:	4628      	mov	r0, r5
 80023a8:	f7ff ff58 	bl	800225c <FLASH_OB_RDP_LevelConfig>
 80023ac:	4603      	mov	r3, r0
 80023ae:	e7e1      	b.n	8002374 <HAL_FLASHEx_OBErase+0x14>
 80023b0:	20001b98 	.word	0x20001b98
 80023b4:	40022000 	.word	0x40022000

080023b8 <FLASH_OB_EnableWRP>:
{
 80023b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ba:	4604      	mov	r4, r0
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 80023bc:	f7ff ff34 	bl	8002228 <FLASH_OB_GetWRP>
 80023c0:	ea20 0404 	bic.w	r4, r0, r4
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO63MASK) >> 8U);
 80023c4:	f3c4 2707 	ubfx	r7, r4, #8, #8
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES64TO95MASK) >> 16U);
 80023c8:	f3c4 4607 	ubfx	r6, r4, #16, #8
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80023cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80023d0:	f7ff fe94 	bl	80020fc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80023d4:	4603      	mov	r3, r0
 80023d6:	b108      	cbz	r0, 80023dc <FLASH_OB_EnableWRP+0x24>
}
 80023d8:	4618      	mov	r0, r3
 80023da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023dc:	b2e5      	uxtb	r5, r4
 80023de:	0e24      	lsrs	r4, r4, #24
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80023e0:	2200      	movs	r2, #0
 80023e2:	4b20      	ldr	r3, [pc, #128]	; (8002464 <FLASH_OB_EnableWRP+0xac>)
 80023e4:	61da      	str	r2, [r3, #28]
    status = HAL_FLASHEx_OBErase();
 80023e6:	f7ff ffbb 	bl	8002360 <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 80023ea:	4603      	mov	r3, r0
 80023ec:	2800      	cmp	r0, #0
 80023ee:	d1f3      	bne.n	80023d8 <FLASH_OB_EnableWRP+0x20>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80023f0:	491d      	ldr	r1, [pc, #116]	; (8002468 <FLASH_OB_EnableWRP+0xb0>)
 80023f2:	690a      	ldr	r2, [r1, #16]
 80023f4:	f042 0210 	orr.w	r2, r2, #16
 80023f8:	610a      	str	r2, [r1, #16]
      if(WRP0_Data != 0xFFU)
 80023fa:	2dff      	cmp	r5, #255	; 0xff
 80023fc:	d008      	beq.n	8002410 <FLASH_OB_EnableWRP+0x58>
        OB->WRP0 &= WRP0_Data;
 80023fe:	4b1b      	ldr	r3, [pc, #108]	; (800246c <FLASH_OB_EnableWRP+0xb4>)
 8002400:	891a      	ldrh	r2, [r3, #8]
 8002402:	4015      	ands	r5, r2
 8002404:	811d      	strh	r5, [r3, #8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002406:	f24c 3050 	movw	r0, #50000	; 0xc350
 800240a:	f7ff fe77 	bl	80020fc <FLASH_WaitForLastOperation>
 800240e:	4603      	mov	r3, r0
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 8002410:	b953      	cbnz	r3, 8002428 <FLASH_OB_EnableWRP+0x70>
 8002412:	2fff      	cmp	r7, #255	; 0xff
 8002414:	d008      	beq.n	8002428 <FLASH_OB_EnableWRP+0x70>
        OB->WRP1 &= WRP1_Data;
 8002416:	4b15      	ldr	r3, [pc, #84]	; (800246c <FLASH_OB_EnableWRP+0xb4>)
 8002418:	895a      	ldrh	r2, [r3, #10]
 800241a:	4017      	ands	r7, r2
 800241c:	815f      	strh	r7, [r3, #10]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800241e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002422:	f7ff fe6b 	bl	80020fc <FLASH_WaitForLastOperation>
 8002426:	4603      	mov	r3, r0
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 8002428:	b953      	cbnz	r3, 8002440 <FLASH_OB_EnableWRP+0x88>
 800242a:	2eff      	cmp	r6, #255	; 0xff
 800242c:	d008      	beq.n	8002440 <FLASH_OB_EnableWRP+0x88>
        OB->WRP2 &= WRP2_Data;
 800242e:	4b0f      	ldr	r3, [pc, #60]	; (800246c <FLASH_OB_EnableWRP+0xb4>)
 8002430:	899a      	ldrh	r2, [r3, #12]
 8002432:	4016      	ands	r6, r2
 8002434:	819e      	strh	r6, [r3, #12]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002436:	f24c 3050 	movw	r0, #50000	; 0xc350
 800243a:	f7ff fe5f 	bl	80020fc <FLASH_WaitForLastOperation>
 800243e:	4603      	mov	r3, r0
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 8002440:	b953      	cbnz	r3, 8002458 <FLASH_OB_EnableWRP+0xa0>
 8002442:	2cff      	cmp	r4, #255	; 0xff
 8002444:	d008      	beq.n	8002458 <FLASH_OB_EnableWRP+0xa0>
        OB->WRP3 &= WRP3_Data;
 8002446:	4b09      	ldr	r3, [pc, #36]	; (800246c <FLASH_OB_EnableWRP+0xb4>)
 8002448:	89d8      	ldrh	r0, [r3, #14]
 800244a:	4020      	ands	r0, r4
 800244c:	81d8      	strh	r0, [r3, #14]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800244e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002452:	f7ff fe53 	bl	80020fc <FLASH_WaitForLastOperation>
 8002456:	4603      	mov	r3, r0
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8002458:	4903      	ldr	r1, [pc, #12]	; (8002468 <FLASH_OB_EnableWRP+0xb0>)
 800245a:	690a      	ldr	r2, [r1, #16]
 800245c:	f022 0210 	bic.w	r2, r2, #16
 8002460:	610a      	str	r2, [r1, #16]
 8002462:	e7b9      	b.n	80023d8 <FLASH_OB_EnableWRP+0x20>
 8002464:	20001b98 	.word	0x20001b98
 8002468:	40022000 	.word	0x40022000
 800246c:	1ffff800 	.word	0x1ffff800

08002470 <FLASH_OB_DisableWRP>:
{
 8002470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002472:	4604      	mov	r4, r0
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 8002474:	f7ff fed8 	bl	8002228 <FLASH_OB_GetWRP>
 8002478:	4304      	orrs	r4, r0
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO63MASK) >> 8U);
 800247a:	f3c4 2707 	ubfx	r7, r4, #8, #8
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES64TO95MASK) >> 16U);
 800247e:	f3c4 4607 	ubfx	r6, r4, #16, #8
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002482:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002486:	f7ff fe39 	bl	80020fc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800248a:	4603      	mov	r3, r0
 800248c:	b108      	cbz	r0, 8002492 <FLASH_OB_DisableWRP+0x22>
}
 800248e:	4618      	mov	r0, r3
 8002490:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002492:	b2e5      	uxtb	r5, r4
 8002494:	0e24      	lsrs	r4, r4, #24
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002496:	2200      	movs	r2, #0
 8002498:	4b22      	ldr	r3, [pc, #136]	; (8002524 <FLASH_OB_DisableWRP+0xb4>)
 800249a:	61da      	str	r2, [r3, #28]
    status = HAL_FLASHEx_OBErase();
 800249c:	f7ff ff60 	bl	8002360 <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 80024a0:	4603      	mov	r3, r0
 80024a2:	2800      	cmp	r0, #0
 80024a4:	d1f3      	bne.n	800248e <FLASH_OB_DisableWRP+0x1e>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80024a6:	4920      	ldr	r1, [pc, #128]	; (8002528 <FLASH_OB_DisableWRP+0xb8>)
 80024a8:	690a      	ldr	r2, [r1, #16]
 80024aa:	f042 0210 	orr.w	r2, r2, #16
 80024ae:	610a      	str	r2, [r1, #16]
      if(WRP0_Data != 0xFFU)
 80024b0:	2dff      	cmp	r5, #255	; 0xff
 80024b2:	d009      	beq.n	80024c8 <FLASH_OB_DisableWRP+0x58>
        OB->WRP0 |= WRP0_Data;
 80024b4:	4a1d      	ldr	r2, [pc, #116]	; (800252c <FLASH_OB_DisableWRP+0xbc>)
 80024b6:	8913      	ldrh	r3, [r2, #8]
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	431d      	orrs	r5, r3
 80024bc:	8115      	strh	r5, [r2, #8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80024be:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024c2:	f7ff fe1b 	bl	80020fc <FLASH_WaitForLastOperation>
 80024c6:	4603      	mov	r3, r0
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 80024c8:	b95b      	cbnz	r3, 80024e2 <FLASH_OB_DisableWRP+0x72>
 80024ca:	2fff      	cmp	r7, #255	; 0xff
 80024cc:	d009      	beq.n	80024e2 <FLASH_OB_DisableWRP+0x72>
        OB->WRP1 |= WRP1_Data;
 80024ce:	4a17      	ldr	r2, [pc, #92]	; (800252c <FLASH_OB_DisableWRP+0xbc>)
 80024d0:	8953      	ldrh	r3, [r2, #10]
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	431f      	orrs	r7, r3
 80024d6:	8157      	strh	r7, [r2, #10]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80024d8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024dc:	f7ff fe0e 	bl	80020fc <FLASH_WaitForLastOperation>
 80024e0:	4603      	mov	r3, r0
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 80024e2:	b95b      	cbnz	r3, 80024fc <FLASH_OB_DisableWRP+0x8c>
 80024e4:	2eff      	cmp	r6, #255	; 0xff
 80024e6:	d009      	beq.n	80024fc <FLASH_OB_DisableWRP+0x8c>
        OB->WRP2 |= WRP2_Data;
 80024e8:	4a10      	ldr	r2, [pc, #64]	; (800252c <FLASH_OB_DisableWRP+0xbc>)
 80024ea:	8993      	ldrh	r3, [r2, #12]
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	431e      	orrs	r6, r3
 80024f0:	8196      	strh	r6, [r2, #12]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80024f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024f6:	f7ff fe01 	bl	80020fc <FLASH_WaitForLastOperation>
 80024fa:	4603      	mov	r3, r0
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 80024fc:	b95b      	cbnz	r3, 8002516 <FLASH_OB_DisableWRP+0xa6>
 80024fe:	2cff      	cmp	r4, #255	; 0xff
 8002500:	d009      	beq.n	8002516 <FLASH_OB_DisableWRP+0xa6>
        OB->WRP3 |= WRP3_Data;
 8002502:	4b0a      	ldr	r3, [pc, #40]	; (800252c <FLASH_OB_DisableWRP+0xbc>)
 8002504:	89d8      	ldrh	r0, [r3, #14]
 8002506:	b280      	uxth	r0, r0
 8002508:	4320      	orrs	r0, r4
 800250a:	81d8      	strh	r0, [r3, #14]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800250c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002510:	f7ff fdf4 	bl	80020fc <FLASH_WaitForLastOperation>
 8002514:	4603      	mov	r3, r0
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8002516:	4904      	ldr	r1, [pc, #16]	; (8002528 <FLASH_OB_DisableWRP+0xb8>)
 8002518:	690a      	ldr	r2, [r1, #16]
 800251a:	f022 0210 	bic.w	r2, r2, #16
 800251e:	610a      	str	r2, [r1, #16]
 8002520:	e7b5      	b.n	800248e <FLASH_OB_DisableWRP+0x1e>
 8002522:	bf00      	nop
 8002524:	20001b98 	.word	0x20001b98
 8002528:	40022000 	.word	0x40022000
 800252c:	1ffff800 	.word	0x1ffff800

08002530 <HAL_FLASHEx_OBProgram>:
  __HAL_LOCK(&pFlash);
 8002530:	4b28      	ldr	r3, [pc, #160]	; (80025d4 <HAL_FLASHEx_OBProgram+0xa4>)
 8002532:	7e1b      	ldrb	r3, [r3, #24]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d04a      	beq.n	80025ce <HAL_FLASHEx_OBProgram+0x9e>
{
 8002538:	b510      	push	{r4, lr}
 800253a:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 800253c:	2201      	movs	r2, #1
 800253e:	4b25      	ldr	r3, [pc, #148]	; (80025d4 <HAL_FLASHEx_OBProgram+0xa4>)
 8002540:	761a      	strb	r2, [r3, #24]
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8002542:	6803      	ldr	r3, [r0, #0]
 8002544:	f013 0f01 	tst.w	r3, #1
 8002548:	d010      	beq.n	800256c <HAL_FLASHEx_OBProgram+0x3c>
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800254a:	6843      	ldr	r3, [r0, #4]
 800254c:	4293      	cmp	r3, r2
 800254e:	d008      	beq.n	8002562 <HAL_FLASHEx_OBProgram+0x32>
      status = FLASH_OB_DisableWRP(pOBInit->WRPPage);
 8002550:	6880      	ldr	r0, [r0, #8]
 8002552:	f7ff ff8d 	bl	8002470 <FLASH_OB_DisableWRP>
 8002556:	4603      	mov	r3, r0
    if (status != HAL_OK)
 8002558:	b14b      	cbz	r3, 800256e <HAL_FLASHEx_OBProgram+0x3e>
      __HAL_UNLOCK(&pFlash);
 800255a:	2100      	movs	r1, #0
 800255c:	4a1d      	ldr	r2, [pc, #116]	; (80025d4 <HAL_FLASHEx_OBProgram+0xa4>)
 800255e:	7611      	strb	r1, [r2, #24]
      return status;
 8002560:	e014      	b.n	800258c <HAL_FLASHEx_OBProgram+0x5c>
      status = FLASH_OB_EnableWRP(pOBInit->WRPPage);
 8002562:	6880      	ldr	r0, [r0, #8]
 8002564:	f7ff ff28 	bl	80023b8 <FLASH_OB_EnableWRP>
 8002568:	4603      	mov	r3, r0
 800256a:	e7f5      	b.n	8002558 <HAL_FLASHEx_OBProgram+0x28>
  HAL_StatusTypeDef status = HAL_ERROR;
 800256c:	2301      	movs	r3, #1
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800256e:	6822      	ldr	r2, [r4, #0]
 8002570:	f012 0f02 	tst.w	r2, #2
 8002574:	d10c      	bne.n	8002590 <HAL_FLASHEx_OBProgram+0x60>
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8002576:	6822      	ldr	r2, [r4, #0]
 8002578:	f012 0f04 	tst.w	r2, #4
 800257c:	d112      	bne.n	80025a4 <HAL_FLASHEx_OBProgram+0x74>
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 800257e:	6822      	ldr	r2, [r4, #0]
 8002580:	f012 0f08 	tst.w	r2, #8
 8002584:	d118      	bne.n	80025b8 <HAL_FLASHEx_OBProgram+0x88>
  __HAL_UNLOCK(&pFlash);
 8002586:	2100      	movs	r1, #0
 8002588:	4a12      	ldr	r2, [pc, #72]	; (80025d4 <HAL_FLASHEx_OBProgram+0xa4>)
 800258a:	7611      	strb	r1, [r2, #24]
}
 800258c:	4618      	mov	r0, r3
 800258e:	bd10      	pop	{r4, pc}
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 8002590:	7c20      	ldrb	r0, [r4, #16]
 8002592:	f7ff fe63 	bl	800225c <FLASH_OB_RDP_LevelConfig>
    if (status != HAL_OK)
 8002596:	4603      	mov	r3, r0
 8002598:	2800      	cmp	r0, #0
 800259a:	d0ec      	beq.n	8002576 <HAL_FLASHEx_OBProgram+0x46>
      __HAL_UNLOCK(&pFlash);
 800259c:	2100      	movs	r1, #0
 800259e:	4a0d      	ldr	r2, [pc, #52]	; (80025d4 <HAL_FLASHEx_OBProgram+0xa4>)
 80025a0:	7611      	strb	r1, [r2, #24]
      return status;
 80025a2:	e7f3      	b.n	800258c <HAL_FLASHEx_OBProgram+0x5c>
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 80025a4:	7c60      	ldrb	r0, [r4, #17]
 80025a6:	f7ff fe91 	bl	80022cc <FLASH_OB_UserConfig>
    if (status != HAL_OK)
 80025aa:	4603      	mov	r3, r0
 80025ac:	2800      	cmp	r0, #0
 80025ae:	d0e6      	beq.n	800257e <HAL_FLASHEx_OBProgram+0x4e>
      __HAL_UNLOCK(&pFlash);
 80025b0:	2100      	movs	r1, #0
 80025b2:	4a08      	ldr	r2, [pc, #32]	; (80025d4 <HAL_FLASHEx_OBProgram+0xa4>)
 80025b4:	7611      	strb	r1, [r2, #24]
      return status;
 80025b6:	e7e9      	b.n	800258c <HAL_FLASHEx_OBProgram+0x5c>
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 80025b8:	7e21      	ldrb	r1, [r4, #24]
 80025ba:	6960      	ldr	r0, [r4, #20]
 80025bc:	f7ff feac 	bl	8002318 <FLASH_OB_ProgramData>
    if (status != HAL_OK)
 80025c0:	4603      	mov	r3, r0
 80025c2:	2800      	cmp	r0, #0
 80025c4:	d0df      	beq.n	8002586 <HAL_FLASHEx_OBProgram+0x56>
      __HAL_UNLOCK(&pFlash);
 80025c6:	2100      	movs	r1, #0
 80025c8:	4a02      	ldr	r2, [pc, #8]	; (80025d4 <HAL_FLASHEx_OBProgram+0xa4>)
 80025ca:	7611      	strb	r1, [r2, #24]
      return status;
 80025cc:	e7de      	b.n	800258c <HAL_FLASHEx_OBProgram+0x5c>
  __HAL_LOCK(&pFlash);
 80025ce:	2302      	movs	r3, #2
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	4770      	bx	lr
 80025d4:	20001b98 	.word	0x20001b98

080025d8 <HAL_FLASHEx_OBGetConfig>:
{
 80025d8:	b510      	push	{r4, lr}
 80025da:	4604      	mov	r4, r0
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 80025dc:	2307      	movs	r3, #7
 80025de:	6003      	str	r3, [r0, #0]
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 80025e0:	f7ff fe22 	bl	8002228 <FLASH_OB_GetWRP>
 80025e4:	60a0      	str	r0, [r4, #8]
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 80025e6:	f7ff fe25 	bl	8002234 <FLASH_OB_GetRDP>
 80025ea:	7420      	strb	r0, [r4, #16]
  pOBInit->USERConfig = FLASH_OB_GetUser();
 80025ec:	f7ff fe2e 	bl	800224c <FLASH_OB_GetUser>
 80025f0:	7460      	strb	r0, [r4, #17]
 80025f2:	bd10      	pop	{r4, pc}

080025f4 <HAL_FLASHEx_OBGetUserData>:
  if (DATAAdress == OB_DATA_ADDRESS_DATA0)
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_FLASHEx_OBGetUserData+0x1c>)
 80025f6:	4298      	cmp	r0, r3
 80025f8:	d004      	beq.n	8002604 <HAL_FLASHEx_OBGetUserData+0x10>
    value = READ_BIT(FLASH->OBR, FLASH_OBR_DATA1) >> FLASH_POSITION_OB_USERDATA1_BIT;
 80025fa:	4b06      	ldr	r3, [pc, #24]	; (8002614 <HAL_FLASHEx_OBGetUserData+0x20>)
 80025fc:	69d8      	ldr	r0, [r3, #28]
 80025fe:	f3c0 4087 	ubfx	r0, r0, #18, #8
}
 8002602:	4770      	bx	lr
    value = READ_BIT(FLASH->OBR, FLASH_OBR_DATA0) >> FLASH_POSITION_OB_USERDATA0_BIT;
 8002604:	4b03      	ldr	r3, [pc, #12]	; (8002614 <HAL_FLASHEx_OBGetUserData+0x20>)
 8002606:	69d8      	ldr	r0, [r3, #28]
 8002608:	f3c0 2087 	ubfx	r0, r0, #10, #8
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	1ffff804 	.word	0x1ffff804
 8002614:	40022000 	.word	0x40022000

08002618 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002618:	2200      	movs	r2, #0
 800261a:	4b06      	ldr	r3, [pc, #24]	; (8002634 <FLASH_PageErase+0x1c>)
 800261c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800261e:	4b06      	ldr	r3, [pc, #24]	; (8002638 <FLASH_PageErase+0x20>)
 8002620:	691a      	ldr	r2, [r3, #16]
 8002622:	f042 0202 	orr.w	r2, r2, #2
 8002626:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002628:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800262a:	691a      	ldr	r2, [r3, #16]
 800262c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002630:	611a      	str	r2, [r3, #16]
 8002632:	4770      	bx	lr
 8002634:	20001b98 	.word	0x20001b98
 8002638:	40022000 	.word	0x40022000

0800263c <HAL_FLASHEx_Erase>:
  __HAL_LOCK(&pFlash);
 800263c:	4b26      	ldr	r3, [pc, #152]	; (80026d8 <HAL_FLASHEx_Erase+0x9c>)
 800263e:	7e1b      	ldrb	r3, [r3, #24]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d046      	beq.n	80026d2 <HAL_FLASHEx_Erase+0x96>
{
 8002644:	b570      	push	{r4, r5, r6, lr}
 8002646:	460e      	mov	r6, r1
 8002648:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 800264a:	2201      	movs	r2, #1
 800264c:	4b22      	ldr	r3, [pc, #136]	; (80026d8 <HAL_FLASHEx_Erase+0x9c>)
 800264e:	761a      	strb	r2, [r3, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002650:	6803      	ldr	r3, [r0, #0]
 8002652:	2b02      	cmp	r3, #2
 8002654:	d020      	beq.n	8002698 <HAL_FLASHEx_Erase+0x5c>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002656:	f24c 3050 	movw	r0, #50000	; 0xc350
 800265a:	f7ff fd4f 	bl	80020fc <FLASH_WaitForLastOperation>
 800265e:	bb90      	cbnz	r0, 80026c6 <HAL_FLASHEx_Erase+0x8a>
        *PageError = 0xFFFFFFFFU;
 8002660:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002664:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 8002666:	68ac      	ldr	r4, [r5, #8]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002668:	2101      	movs	r1, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800266a:	68ea      	ldr	r2, [r5, #12]
 800266c:	68ab      	ldr	r3, [r5, #8]
 800266e:	eb03 2382 	add.w	r3, r3, r2, lsl #10
        for(address = pEraseInit->PageAddress;
 8002672:	429c      	cmp	r4, r3
 8002674:	d228      	bcs.n	80026c8 <HAL_FLASHEx_Erase+0x8c>
          FLASH_PageErase(address);
 8002676:	4620      	mov	r0, r4
 8002678:	f7ff ffce 	bl	8002618 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800267c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002680:	f7ff fd3c 	bl	80020fc <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002684:	4a15      	ldr	r2, [pc, #84]	; (80026dc <HAL_FLASHEx_Erase+0xa0>)
 8002686:	6913      	ldr	r3, [r2, #16]
 8002688:	f023 0302 	bic.w	r3, r3, #2
 800268c:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 800268e:	4601      	mov	r1, r0
 8002690:	b9b8      	cbnz	r0, 80026c2 <HAL_FLASHEx_Erase+0x86>
            address += FLASH_PAGE_SIZE)
 8002692:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002696:	e7e8      	b.n	800266a <HAL_FLASHEx_Erase+0x2e>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002698:	f24c 3050 	movw	r0, #50000	; 0xc350
 800269c:	f7ff fd2e 	bl	80020fc <FLASH_WaitForLastOperation>
 80026a0:	b108      	cbz	r0, 80026a6 <HAL_FLASHEx_Erase+0x6a>
  HAL_StatusTypeDef status = HAL_ERROR;
 80026a2:	2101      	movs	r1, #1
 80026a4:	e010      	b.n	80026c8 <HAL_FLASHEx_Erase+0x8c>
        FLASH_MassErase(FLASH_BANK_1);
 80026a6:	2001      	movs	r0, #1
 80026a8:	f7ff fdac 	bl	8002204 <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80026ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026b0:	f7ff fd24 	bl	80020fc <FLASH_WaitForLastOperation>
 80026b4:	4601      	mov	r1, r0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80026b6:	4a09      	ldr	r2, [pc, #36]	; (80026dc <HAL_FLASHEx_Erase+0xa0>)
 80026b8:	6913      	ldr	r3, [r2, #16]
 80026ba:	f023 0304 	bic.w	r3, r3, #4
 80026be:	6113      	str	r3, [r2, #16]
 80026c0:	e002      	b.n	80026c8 <HAL_FLASHEx_Erase+0x8c>
            *PageError = address;
 80026c2:	6034      	str	r4, [r6, #0]
            break;
 80026c4:	e000      	b.n	80026c8 <HAL_FLASHEx_Erase+0x8c>
  HAL_StatusTypeDef status = HAL_ERROR;
 80026c6:	2101      	movs	r1, #1
  __HAL_UNLOCK(&pFlash);
 80026c8:	2200      	movs	r2, #0
 80026ca:	4b03      	ldr	r3, [pc, #12]	; (80026d8 <HAL_FLASHEx_Erase+0x9c>)
 80026cc:	761a      	strb	r2, [r3, #24]
}
 80026ce:	4608      	mov	r0, r1
 80026d0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 80026d2:	2102      	movs	r1, #2
}
 80026d4:	4608      	mov	r0, r1
 80026d6:	4770      	bx	lr
 80026d8:	20001b98 	.word	0x20001b98
 80026dc:	40022000 	.word	0x40022000

080026e0 <HAL_FLASHEx_Erase_IT>:
{
 80026e0:	b508      	push	{r3, lr}
  __HAL_LOCK(&pFlash);
 80026e2:	4b14      	ldr	r3, [pc, #80]	; (8002734 <HAL_FLASHEx_Erase_IT+0x54>)
 80026e4:	7e1b      	ldrb	r3, [r3, #24]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d020      	beq.n	800272c <HAL_FLASHEx_Erase_IT+0x4c>
 80026ea:	4b12      	ldr	r3, [pc, #72]	; (8002734 <HAL_FLASHEx_Erase_IT+0x54>)
 80026ec:	2201      	movs	r2, #1
 80026ee:	761a      	strb	r2, [r3, #24]
  if (pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	b9eb      	cbnz	r3, 8002730 <HAL_FLASHEx_Erase_IT+0x50>
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 80026f4:	4a10      	ldr	r2, [pc, #64]	; (8002738 <HAL_FLASHEx_Erase_IT+0x58>)
 80026f6:	6913      	ldr	r3, [r2, #16]
 80026f8:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80026fc:	6113      	str	r3, [r2, #16]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80026fe:	6803      	ldr	r3, [r0, #0]
 8002700:	2b02      	cmp	r3, #2
 8002702:	d00b      	beq.n	800271c <HAL_FLASHEx_Erase_IT+0x3c>
    pFlash.ProcedureOnGoing = FLASH_PROC_PAGEERASE;
 8002704:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <HAL_FLASHEx_Erase_IT+0x54>)
 8002706:	2201      	movs	r2, #1
 8002708:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = pEraseInit->NbPages;
 800270a:	68c2      	ldr	r2, [r0, #12]
 800270c:	605a      	str	r2, [r3, #4]
    pFlash.Address = pEraseInit->PageAddress;
 800270e:	6882      	ldr	r2, [r0, #8]
 8002710:	609a      	str	r2, [r3, #8]
    FLASH_PageErase(pEraseInit->PageAddress);
 8002712:	6880      	ldr	r0, [r0, #8]
 8002714:	f7ff ff80 	bl	8002618 <FLASH_PageErase>
  return status;
 8002718:	2000      	movs	r0, #0
 800271a:	bd08      	pop	{r3, pc}
    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 800271c:	2202      	movs	r2, #2
 800271e:	4b05      	ldr	r3, [pc, #20]	; (8002734 <HAL_FLASHEx_Erase_IT+0x54>)
 8002720:	701a      	strb	r2, [r3, #0]
        FLASH_MassErase(pEraseInit->Banks);
 8002722:	6840      	ldr	r0, [r0, #4]
 8002724:	f7ff fd6e 	bl	8002204 <FLASH_MassErase>
  return status;
 8002728:	2000      	movs	r0, #0
 800272a:	bd08      	pop	{r3, pc}
  __HAL_LOCK(&pFlash);
 800272c:	2002      	movs	r0, #2
 800272e:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 8002730:	2001      	movs	r0, #1
}
 8002732:	bd08      	pop	{r3, pc}
 8002734:	20001b98 	.word	0x20001b98
 8002738:	40022000 	.word	0x40022000

0800273c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800273c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800273e:	b083      	sub	sp, #12
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8002740:	2600      	movs	r6, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8002742:	4634      	mov	r4, r6
 8002744:	e071      	b.n	800282a <HAL_GPIO_Init+0xee>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002746:	2d00      	cmp	r5, #0
 8002748:	f000 80a1 	beq.w	800288e <HAL_GPIO_Init+0x152>
 800274c:	2d01      	cmp	r5, #1
 800274e:	d100      	bne.n	8002752 <HAL_GPIO_Init+0x16>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002750:	68ce      	ldr	r6, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002752:	2bff      	cmp	r3, #255	; 0xff
 8002754:	f200 80af 	bhi.w	80028b6 <HAL_GPIO_Init+0x17a>
 8002758:	4686      	mov	lr, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800275a:	2bff      	cmp	r3, #255	; 0xff
 800275c:	f200 80ae 	bhi.w	80028bc <HAL_GPIO_Init+0x180>
 8002760:	00a5      	lsls	r5, r4, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002762:	f8de 2000 	ldr.w	r2, [lr]
 8002766:	270f      	movs	r7, #15
 8002768:	40af      	lsls	r7, r5
 800276a:	ea22 0207 	bic.w	r2, r2, r7
 800276e:	fa06 f505 	lsl.w	r5, r6, r5
 8002772:	432a      	orrs	r2, r5
 8002774:	f8ce 2000 	str.w	r2, [lr]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002778:	684a      	ldr	r2, [r1, #4]
 800277a:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800277e:	d053      	beq.n	8002828 <HAL_GPIO_Init+0xec>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002780:	4a63      	ldr	r2, [pc, #396]	; (8002910 <HAL_GPIO_Init+0x1d4>)
 8002782:	6995      	ldr	r5, [r2, #24]
 8002784:	f045 0501 	orr.w	r5, r5, #1
 8002788:	6195      	str	r5, [r2, #24]
 800278a:	6992      	ldr	r2, [r2, #24]
 800278c:	f002 0201 	and.w	r2, r2, #1
 8002790:	9201      	str	r2, [sp, #4]
 8002792:	9a01      	ldr	r2, [sp, #4]
        temp = AFIO->EXTICR[position >> 2U];
 8002794:	08a5      	lsrs	r5, r4, #2
 8002796:	1caf      	adds	r7, r5, #2
 8002798:	4a5e      	ldr	r2, [pc, #376]	; (8002914 <HAL_GPIO_Init+0x1d8>)
 800279a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800279e:	f004 0703 	and.w	r7, r4, #3
 80027a2:	00bf      	lsls	r7, r7, #2
 80027a4:	f04f 0e0f 	mov.w	lr, #15
 80027a8:	fa0e fe07 	lsl.w	lr, lr, r7
 80027ac:	ea22 020e 	bic.w	r2, r2, lr
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027b0:	f8df e170 	ldr.w	lr, [pc, #368]	; 8002924 <HAL_GPIO_Init+0x1e8>
 80027b4:	4570      	cmp	r0, lr
 80027b6:	f000 8088 	beq.w	80028ca <HAL_GPIO_Init+0x18e>
 80027ba:	f50e 6e80 	add.w	lr, lr, #1024	; 0x400
 80027be:	4570      	cmp	r0, lr
 80027c0:	f000 8086 	beq.w	80028d0 <HAL_GPIO_Init+0x194>
 80027c4:	f50e 6e80 	add.w	lr, lr, #1024	; 0x400
 80027c8:	4570      	cmp	r0, lr
 80027ca:	f000 8084 	beq.w	80028d6 <HAL_GPIO_Init+0x19a>
 80027ce:	f50e 6e80 	add.w	lr, lr, #1024	; 0x400
 80027d2:	4570      	cmp	r0, lr
 80027d4:	d076      	beq.n	80028c4 <HAL_GPIO_Init+0x188>
 80027d6:	f04f 0e04 	mov.w	lr, #4
 80027da:	fa0e f707 	lsl.w	r7, lr, r7
 80027de:	433a      	orrs	r2, r7
        AFIO->EXTICR[position >> 2U] = temp;
 80027e0:	3502      	adds	r5, #2
 80027e2:	4f4c      	ldr	r7, [pc, #304]	; (8002914 <HAL_GPIO_Init+0x1d8>)
 80027e4:	f847 2025 	str.w	r2, [r7, r5, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027e8:	684a      	ldr	r2, [r1, #4]
 80027ea:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80027ee:	d075      	beq.n	80028dc <HAL_GPIO_Init+0x1a0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027f0:	4d49      	ldr	r5, [pc, #292]	; (8002918 <HAL_GPIO_Init+0x1dc>)
 80027f2:	682a      	ldr	r2, [r5, #0]
 80027f4:	431a      	orrs	r2, r3
 80027f6:	602a      	str	r2, [r5, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027f8:	684a      	ldr	r2, [r1, #4]
 80027fa:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80027fe:	d073      	beq.n	80028e8 <HAL_GPIO_Init+0x1ac>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002800:	4d45      	ldr	r5, [pc, #276]	; (8002918 <HAL_GPIO_Init+0x1dc>)
 8002802:	686a      	ldr	r2, [r5, #4]
 8002804:	431a      	orrs	r2, r3
 8002806:	606a      	str	r2, [r5, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002808:	684a      	ldr	r2, [r1, #4]
 800280a:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
 800280e:	d071      	beq.n	80028f4 <HAL_GPIO_Init+0x1b8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002810:	4d41      	ldr	r5, [pc, #260]	; (8002918 <HAL_GPIO_Init+0x1dc>)
 8002812:	68aa      	ldr	r2, [r5, #8]
 8002814:	431a      	orrs	r2, r3
 8002816:	60aa      	str	r2, [r5, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002818:	684a      	ldr	r2, [r1, #4]
 800281a:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 800281e:	d06f      	beq.n	8002900 <HAL_GPIO_Init+0x1c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002820:	4d3d      	ldr	r5, [pc, #244]	; (8002918 <HAL_GPIO_Init+0x1dc>)
 8002822:	68ea      	ldr	r2, [r5, #12]
 8002824:	4313      	orrs	r3, r2
 8002826:	60eb      	str	r3, [r5, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8002828:	3401      	adds	r4, #1
 800282a:	2c0f      	cmp	r4, #15
 800282c:	d86e      	bhi.n	800290c <HAL_GPIO_Init+0x1d0>
    ioposition = (0x01U << position);
 800282e:	2201      	movs	r2, #1
 8002830:	40a2      	lsls	r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002832:	680b      	ldr	r3, [r1, #0]
 8002834:	4013      	ands	r3, r2
    if (iocurrent == ioposition)
 8002836:	429a      	cmp	r2, r3
 8002838:	d1f6      	bne.n	8002828 <HAL_GPIO_Init+0xec>
      switch (GPIO_Init->Mode)
 800283a:	684d      	ldr	r5, [r1, #4]
 800283c:	2d12      	cmp	r5, #18
 800283e:	d030      	beq.n	80028a2 <HAL_GPIO_Init+0x166>
 8002840:	d80b      	bhi.n	800285a <HAL_GPIO_Init+0x11e>
 8002842:	2d02      	cmp	r5, #2
 8002844:	d02a      	beq.n	800289c <HAL_GPIO_Init+0x160>
 8002846:	f67f af7e 	bls.w	8002746 <HAL_GPIO_Init+0xa>
 800284a:	2d03      	cmp	r5, #3
 800284c:	d02f      	beq.n	80028ae <HAL_GPIO_Init+0x172>
 800284e:	2d11      	cmp	r5, #17
 8002850:	f47f af7f 	bne.w	8002752 <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002854:	68ce      	ldr	r6, [r1, #12]
 8002856:	3604      	adds	r6, #4
          break;
 8002858:	e77b      	b.n	8002752 <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 800285a:	4f30      	ldr	r7, [pc, #192]	; (800291c <HAL_GPIO_Init+0x1e0>)
 800285c:	42bd      	cmp	r5, r7
 800285e:	d016      	beq.n	800288e <HAL_GPIO_Init+0x152>
 8002860:	d90c      	bls.n	800287c <HAL_GPIO_Init+0x140>
 8002862:	4f2f      	ldr	r7, [pc, #188]	; (8002920 <HAL_GPIO_Init+0x1e4>)
 8002864:	42bd      	cmp	r5, r7
 8002866:	d012      	beq.n	800288e <HAL_GPIO_Init+0x152>
 8002868:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800286c:	42bd      	cmp	r5, r7
 800286e:	d00e      	beq.n	800288e <HAL_GPIO_Init+0x152>
 8002870:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8002874:	42bd      	cmp	r5, r7
 8002876:	f47f af6c 	bne.w	8002752 <HAL_GPIO_Init+0x16>
 800287a:	e008      	b.n	800288e <HAL_GPIO_Init+0x152>
 800287c:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8002880:	42bd      	cmp	r5, r7
 8002882:	d004      	beq.n	800288e <HAL_GPIO_Init+0x152>
 8002884:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8002888:	42bd      	cmp	r5, r7
 800288a:	f47f af62 	bne.w	8002752 <HAL_GPIO_Init+0x16>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800288e:	688d      	ldr	r5, [r1, #8]
 8002890:	b17d      	cbz	r5, 80028b2 <HAL_GPIO_Init+0x176>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002892:	2d01      	cmp	r5, #1
 8002894:	d008      	beq.n	80028a8 <HAL_GPIO_Init+0x16c>
            GPIOx->BRR = ioposition;
 8002896:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002898:	2608      	movs	r6, #8
 800289a:	e75a      	b.n	8002752 <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800289c:	68ce      	ldr	r6, [r1, #12]
 800289e:	3608      	adds	r6, #8
          break;
 80028a0:	e757      	b.n	8002752 <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80028a2:	68ce      	ldr	r6, [r1, #12]
 80028a4:	360c      	adds	r6, #12
          break;
 80028a6:	e754      	b.n	8002752 <HAL_GPIO_Init+0x16>
            GPIOx->BSRR = ioposition;
 80028a8:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028aa:	2608      	movs	r6, #8
 80028ac:	e751      	b.n	8002752 <HAL_GPIO_Init+0x16>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028ae:	2600      	movs	r6, #0
 80028b0:	e74f      	b.n	8002752 <HAL_GPIO_Init+0x16>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028b2:	2604      	movs	r6, #4
 80028b4:	e74d      	b.n	8002752 <HAL_GPIO_Init+0x16>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028b6:	f100 0e04 	add.w	lr, r0, #4
 80028ba:	e74e      	b.n	800275a <HAL_GPIO_Init+0x1e>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80028bc:	f1a4 0508 	sub.w	r5, r4, #8
 80028c0:	00ad      	lsls	r5, r5, #2
 80028c2:	e74e      	b.n	8002762 <HAL_GPIO_Init+0x26>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028c4:	f04f 0e03 	mov.w	lr, #3
 80028c8:	e787      	b.n	80027da <HAL_GPIO_Init+0x9e>
 80028ca:	f04f 0e00 	mov.w	lr, #0
 80028ce:	e784      	b.n	80027da <HAL_GPIO_Init+0x9e>
 80028d0:	f04f 0e01 	mov.w	lr, #1
 80028d4:	e781      	b.n	80027da <HAL_GPIO_Init+0x9e>
 80028d6:	f04f 0e02 	mov.w	lr, #2
 80028da:	e77e      	b.n	80027da <HAL_GPIO_Init+0x9e>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028dc:	4d0e      	ldr	r5, [pc, #56]	; (8002918 <HAL_GPIO_Init+0x1dc>)
 80028de:	682a      	ldr	r2, [r5, #0]
 80028e0:	ea22 0203 	bic.w	r2, r2, r3
 80028e4:	602a      	str	r2, [r5, #0]
 80028e6:	e787      	b.n	80027f8 <HAL_GPIO_Init+0xbc>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028e8:	4d0b      	ldr	r5, [pc, #44]	; (8002918 <HAL_GPIO_Init+0x1dc>)
 80028ea:	686a      	ldr	r2, [r5, #4]
 80028ec:	ea22 0203 	bic.w	r2, r2, r3
 80028f0:	606a      	str	r2, [r5, #4]
 80028f2:	e789      	b.n	8002808 <HAL_GPIO_Init+0xcc>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028f4:	4d08      	ldr	r5, [pc, #32]	; (8002918 <HAL_GPIO_Init+0x1dc>)
 80028f6:	68aa      	ldr	r2, [r5, #8]
 80028f8:	ea22 0203 	bic.w	r2, r2, r3
 80028fc:	60aa      	str	r2, [r5, #8]
 80028fe:	e78b      	b.n	8002818 <HAL_GPIO_Init+0xdc>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002900:	4d05      	ldr	r5, [pc, #20]	; (8002918 <HAL_GPIO_Init+0x1dc>)
 8002902:	68ea      	ldr	r2, [r5, #12]
 8002904:	ea22 0303 	bic.w	r3, r2, r3
 8002908:	60eb      	str	r3, [r5, #12]
 800290a:	e78d      	b.n	8002828 <HAL_GPIO_Init+0xec>
        }
      }
    }
  }
}
 800290c:	b003      	add	sp, #12
 800290e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002910:	40021000 	.word	0x40021000
 8002914:	40010000 	.word	0x40010000
 8002918:	40010400 	.word	0x40010400
 800291c:	10210000 	.word	0x10210000
 8002920:	10310000 	.word	0x10310000
 8002924:	40010800 	.word	0x40010800

08002928 <HAL_GPIO_DeInit>:
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00U;
 8002928:	2200      	movs	r2, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800292a:	e065      	b.n	80029f8 <HAL_GPIO_DeInit+0xd0>
    if (iocurrent)
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800292c:	f100 0e04 	add.w	lr, r0, #4
 8002930:	e03d      	b.n	80029ae <HAL_GPIO_DeInit+0x86>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8002932:	f1a2 0608 	sub.w	r6, r2, #8
 8002936:	00b7      	lsls	r7, r6, #2

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002938:	f8de 4000 	ldr.w	r4, [lr]
 800293c:	250f      	movs	r5, #15
 800293e:	fa05 f607 	lsl.w	r6, r5, r7
 8002942:	ea24 0406 	bic.w	r4, r4, r6
 8002946:	2604      	movs	r6, #4
 8002948:	40be      	lsls	r6, r7
 800294a:	4334      	orrs	r4, r6
 800294c:	f8ce 4000 	str.w	r4, [lr]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8002950:	68c4      	ldr	r4, [r0, #12]
 8002952:	43db      	mvns	r3, r3
 8002954:	401c      	ands	r4, r3
 8002956:	60c4      	str	r4, [r0, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2U];
 8002958:	ea4f 0e92 	mov.w	lr, r2, lsr #2
 800295c:	f10e 0602 	add.w	r6, lr, #2
 8002960:	4c2a      	ldr	r4, [pc, #168]	; (8002a0c <HAL_GPIO_DeInit+0xe4>)
 8002962:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
      tmp &= 0x0FU << (4U * (position & 0x03U));
 8002966:	f002 0403 	and.w	r4, r2, #3
 800296a:	00a4      	lsls	r4, r4, #2
 800296c:	40a5      	lsls	r5, r4
 800296e:	402e      	ands	r6, r5
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002970:	4f27      	ldr	r7, [pc, #156]	; (8002a10 <HAL_GPIO_DeInit+0xe8>)
 8002972:	42b8      	cmp	r0, r7
 8002974:	d021      	beq.n	80029ba <HAL_GPIO_DeInit+0x92>
 8002976:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800297a:	42b8      	cmp	r0, r7
 800297c:	d01f      	beq.n	80029be <HAL_GPIO_DeInit+0x96>
 800297e:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8002982:	42b8      	cmp	r0, r7
 8002984:	d01d      	beq.n	80029c2 <HAL_GPIO_DeInit+0x9a>
 8002986:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800298a:	42b8      	cmp	r0, r7
 800298c:	d013      	beq.n	80029b6 <HAL_GPIO_DeInit+0x8e>
 800298e:	2704      	movs	r7, #4
 8002990:	fa07 f404 	lsl.w	r4, r7, r4
 8002994:	42a6      	cmp	r6, r4
 8002996:	d016      	beq.n	80029c6 <HAL_GPIO_DeInit+0x9e>
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
      }
    }

    position++;
 8002998:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0U)
 800299a:	fa31 f302 	lsrs.w	r3, r1, r2
 800299e:	d029      	beq.n	80029f4 <HAL_GPIO_DeInit+0xcc>
    iocurrent = (GPIO_Pin) & (1U << position);
 80029a0:	2301      	movs	r3, #1
 80029a2:	4093      	lsls	r3, r2
    if (iocurrent)
 80029a4:	400b      	ands	r3, r1
 80029a6:	d0f7      	beq.n	8002998 <HAL_GPIO_DeInit+0x70>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029a8:	2bff      	cmp	r3, #255	; 0xff
 80029aa:	d8bf      	bhi.n	800292c <HAL_GPIO_DeInit+0x4>
 80029ac:	4686      	mov	lr, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80029ae:	2bff      	cmp	r3, #255	; 0xff
 80029b0:	d8bf      	bhi.n	8002932 <HAL_GPIO_DeInit+0xa>
 80029b2:	0097      	lsls	r7, r2, #2
 80029b4:	e7c0      	b.n	8002938 <HAL_GPIO_DeInit+0x10>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80029b6:	2703      	movs	r7, #3
 80029b8:	e7ea      	b.n	8002990 <HAL_GPIO_DeInit+0x68>
 80029ba:	2700      	movs	r7, #0
 80029bc:	e7e8      	b.n	8002990 <HAL_GPIO_DeInit+0x68>
 80029be:	2701      	movs	r7, #1
 80029c0:	e7e6      	b.n	8002990 <HAL_GPIO_DeInit+0x68>
 80029c2:	2702      	movs	r7, #2
 80029c4:	e7e4      	b.n	8002990 <HAL_GPIO_DeInit+0x68>
        CLEAR_BIT(AFIO->EXTICR[position >> 2U], tmp);
 80029c6:	4f11      	ldr	r7, [pc, #68]	; (8002a0c <HAL_GPIO_DeInit+0xe4>)
 80029c8:	f10e 0402 	add.w	r4, lr, #2
 80029cc:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
 80029d0:	ea26 0505 	bic.w	r5, r6, r5
 80029d4:	f847 5024 	str.w	r5, [r7, r4, lsl #2]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80029d8:	4c0e      	ldr	r4, [pc, #56]	; (8002a14 <HAL_GPIO_DeInit+0xec>)
 80029da:	6825      	ldr	r5, [r4, #0]
 80029dc:	401d      	ands	r5, r3
 80029de:	6025      	str	r5, [r4, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80029e0:	6865      	ldr	r5, [r4, #4]
 80029e2:	401d      	ands	r5, r3
 80029e4:	6065      	str	r5, [r4, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80029e6:	68a5      	ldr	r5, [r4, #8]
 80029e8:	401d      	ands	r5, r3
 80029ea:	60a5      	str	r5, [r4, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80029ec:	68e5      	ldr	r5, [r4, #12]
 80029ee:	402b      	ands	r3, r5
 80029f0:	60e3      	str	r3, [r4, #12]
 80029f2:	e7d1      	b.n	8002998 <HAL_GPIO_DeInit+0x70>
  }
}
 80029f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    position++;
 80029f6:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0U)
 80029f8:	fa31 f302 	lsrs.w	r3, r1, r2
 80029fc:	d005      	beq.n	8002a0a <HAL_GPIO_DeInit+0xe2>
    iocurrent = (GPIO_Pin) & (1U << position);
 80029fe:	2301      	movs	r3, #1
 8002a00:	4093      	lsls	r3, r2
    if (iocurrent)
 8002a02:	400b      	ands	r3, r1
 8002a04:	d0f7      	beq.n	80029f6 <HAL_GPIO_DeInit+0xce>
{
 8002a06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a08:	e7ce      	b.n	80029a8 <HAL_GPIO_DeInit+0x80>
 8002a0a:	4770      	bx	lr
 8002a0c:	40010000 	.word	0x40010000
 8002a10:	40010800 	.word	0x40010800
 8002a14:	40010400 	.word	0x40010400

08002a18 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a18:	6883      	ldr	r3, [r0, #8]
 8002a1a:	4219      	tst	r1, r3
 8002a1c:	d101      	bne.n	8002a22 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a1e:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8002a20:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8002a22:	2001      	movs	r0, #1
 8002a24:	4770      	bx	lr

08002a26 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a26:	b912      	cbnz	r2, 8002a2e <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a28:	0409      	lsls	r1, r1, #16
 8002a2a:	6101      	str	r1, [r0, #16]
 8002a2c:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8002a2e:	6101      	str	r1, [r0, #16]
 8002a30:	4770      	bx	lr

08002a32 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8002a32:	68c3      	ldr	r3, [r0, #12]
 8002a34:	4059      	eors	r1, r3
 8002a36:	60c1      	str	r1, [r0, #12]
 8002a38:	4770      	bx	lr

08002a3a <HAL_GPIO_LockPin>:
* @param  GPIO_Pin: specifies the port bit to be locked.
*         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
* @retval None
*/
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a3a:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 8002a3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a40:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  SET_BIT(tmp, GPIO_Pin);
 8002a42:	9b01      	ldr	r3, [sp, #4]
 8002a44:	430b      	orrs	r3, r1
 8002a46:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8002a48:	9b01      	ldr	r3, [sp, #4]
 8002a4a:	6183      	str	r3, [r0, #24]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 8002a4c:	6181      	str	r1, [r0, #24]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8002a4e:	9b01      	ldr	r3, [sp, #4]
 8002a50:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002a52:	6983      	ldr	r3, [r0, #24]
 8002a54:	9301      	str	r3, [sp, #4]

  if ((uint32_t)(GPIOx->LCKR & GPIO_LCKR_LCKK))
 8002a56:	6983      	ldr	r3, [r0, #24]
 8002a58:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002a5c:	d102      	bne.n	8002a64 <HAL_GPIO_LockPin+0x2a>
  {
    return HAL_OK;
  }
  else
  {
    return HAL_ERROR;
 8002a5e:	2001      	movs	r0, #1
  }
}
 8002a60:	b002      	add	sp, #8
 8002a62:	4770      	bx	lr
    return HAL_OK;
 8002a64:	2000      	movs	r0, #0
 8002a66:	e7fb      	b.n	8002a60 <HAL_GPIO_LockPin+0x26>

08002a68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a68:	4770      	bx	lr

08002a6a <HAL_GPIO_EXTI_IRQHandler>:
{
 8002a6a:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a6c:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <HAL_GPIO_EXTI_IRQHandler+0x16>)
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	4203      	tst	r3, r0
 8002a72:	d100      	bne.n	8002a76 <HAL_GPIO_EXTI_IRQHandler+0xc>
 8002a74:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a76:	4b02      	ldr	r3, [pc, #8]	; (8002a80 <HAL_GPIO_EXTI_IRQHandler+0x16>)
 8002a78:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a7a:	f7ff fff5 	bl	8002a68 <HAL_GPIO_EXTI_Callback>
}
 8002a7e:	e7f9      	b.n	8002a74 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8002a80:	40010400 	.word	0x40010400

08002a84 <HAL_GPIOEx_ConfigEventout>:
  /* Verify the parameters */
  assert_param(IS_AFIO_EVENTOUT_PORT(GPIO_PortSource));
  assert_param(IS_AFIO_EVENTOUT_PIN(GPIO_PinSource));

  /* Apply the new configuration */
  MODIFY_REG(AFIO->EVCR, (AFIO_EVCR_PORT) | (AFIO_EVCR_PIN), (GPIO_PortSource) | (GPIO_PinSource));
 8002a84:	4a03      	ldr	r2, [pc, #12]	; (8002a94 <HAL_GPIOEx_ConfigEventout+0x10>)
 8002a86:	6813      	ldr	r3, [r2, #0]
 8002a88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002a8c:	4301      	orrs	r1, r0
 8002a8e:	430b      	orrs	r3, r1
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	4770      	bx	lr
 8002a94:	40010000 	.word	0x40010000

08002a98 <HAL_GPIOEx_EnableEventout>:
  * @brief  Enables the Event Output.
  * @retval None
  */
void HAL_GPIOEx_EnableEventout(void)
{
  SET_BIT(AFIO->EVCR, AFIO_EVCR_EVOE);
 8002a98:	4a02      	ldr	r2, [pc, #8]	; (8002aa4 <HAL_GPIOEx_EnableEventout+0xc>)
 8002a9a:	6813      	ldr	r3, [r2, #0]
 8002a9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	4770      	bx	lr
 8002aa4:	40010000 	.word	0x40010000

08002aa8 <HAL_GPIOEx_DisableEventout>:
  * @brief  Disables the Event Output.
  * @retval None
  */
void HAL_GPIOEx_DisableEventout(void)
{
  CLEAR_BIT(AFIO->EVCR, AFIO_EVCR_EVOE);
 8002aa8:	4a02      	ldr	r2, [pc, #8]	; (8002ab4 <HAL_GPIOEx_DisableEventout+0xc>)
 8002aaa:	6813      	ldr	r3, [r2, #0]
 8002aac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	4770      	bx	lr
 8002ab4:	40010000 	.word	0x40010000

08002ab8 <PWR_OverloadWfe>:

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
  __asm volatile( "wfe" );
 8002ab8:	bf20      	wfe
  __asm volatile( "nop" );
 8002aba:	bf00      	nop
 8002abc:	4770      	bx	lr

08002abe <HAL_PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.  
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
  __HAL_RCC_PWR_FORCE_RESET();
 8002abe:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <HAL_PWR_DeInit+0x16>)
 8002ac0:	691a      	ldr	r2, [r3, #16]
 8002ac2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ac6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_RELEASE_RESET();
 8002ac8:	691a      	ldr	r2, [r3, #16]
 8002aca:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002ace:	611a      	str	r2, [r3, #16]
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	40021000 	.word	0x40021000

08002ad8 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002ad8:	2201      	movs	r2, #1
 8002ada:	4b01      	ldr	r3, [pc, #4]	; (8002ae0 <HAL_PWR_EnableBkUpAccess+0x8>)
 8002adc:	601a      	str	r2, [r3, #0]
 8002ade:	4770      	bx	lr
 8002ae0:	420e0020 	.word	0x420e0020

08002ae4 <HAL_PWR_DisableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
  /* Disable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	4b01      	ldr	r3, [pc, #4]	; (8002aec <HAL_PWR_DisableBkUpAccess+0x8>)
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	4770      	bx	lr
 8002aec:	420e0020 	.word	0x420e0020

08002af0 <HAL_PWR_ConfigPVD>:
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 8002af0:	4a1e      	ldr	r2, [pc, #120]	; (8002b6c <HAL_PWR_ConfigPVD+0x7c>)
 8002af2:	6813      	ldr	r3, [r2, #0]
 8002af4:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8002af8:	6801      	ldr	r1, [r0, #0]
 8002afa:	430b      	orrs	r3, r1
 8002afc:	6013      	str	r3, [r2, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8002afe:	4b1c      	ldr	r3, [pc, #112]	; (8002b70 <HAL_PWR_ConfigPVD+0x80>)
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b06:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b0e:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b16:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8002b18:	689a      	ldr	r2, [r3, #8]
 8002b1a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b1e:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8002b20:	6843      	ldr	r3, [r0, #4]
 8002b22:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002b26:	d004      	beq.n	8002b32 <HAL_PWR_ConfigPVD+0x42>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8002b28:	4a11      	ldr	r2, [pc, #68]	; (8002b70 <HAL_PWR_ConfigPVD+0x80>)
 8002b2a:	6813      	ldr	r3, [r2, #0]
 8002b2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b30:	6013      	str	r3, [r2, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8002b32:	6843      	ldr	r3, [r0, #4]
 8002b34:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002b38:	d004      	beq.n	8002b44 <HAL_PWR_ConfigPVD+0x54>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8002b3a:	4a0d      	ldr	r2, [pc, #52]	; (8002b70 <HAL_PWR_ConfigPVD+0x80>)
 8002b3c:	6853      	ldr	r3, [r2, #4]
 8002b3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b42:	6053      	str	r3, [r2, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8002b44:	6843      	ldr	r3, [r0, #4]
 8002b46:	f013 0f01 	tst.w	r3, #1
 8002b4a:	d004      	beq.n	8002b56 <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8002b4c:	4a08      	ldr	r2, [pc, #32]	; (8002b70 <HAL_PWR_ConfigPVD+0x80>)
 8002b4e:	6893      	ldr	r3, [r2, #8]
 8002b50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b54:	6093      	str	r3, [r2, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8002b56:	6843      	ldr	r3, [r0, #4]
 8002b58:	f013 0f02 	tst.w	r3, #2
 8002b5c:	d004      	beq.n	8002b68 <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8002b5e:	4a04      	ldr	r2, [pc, #16]	; (8002b70 <HAL_PWR_ConfigPVD+0x80>)
 8002b60:	68d3      	ldr	r3, [r2, #12]
 8002b62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b66:	60d3      	str	r3, [r2, #12]
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	40007000 	.word	0x40007000
 8002b70:	40010400 	.word	0x40010400

08002b74 <HAL_PWR_EnablePVD>:
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
  /* Enable the power voltage detector */
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 8002b74:	2201      	movs	r2, #1
 8002b76:	4b01      	ldr	r3, [pc, #4]	; (8002b7c <HAL_PWR_EnablePVD+0x8>)
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	4770      	bx	lr
 8002b7c:	420e0010 	.word	0x420e0010

08002b80 <HAL_PWR_DisablePVD>:
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  /* Disable the power voltage detector */
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
 8002b80:	2200      	movs	r2, #0
 8002b82:	4b01      	ldr	r3, [pc, #4]	; (8002b88 <HAL_PWR_DisablePVD+0x8>)
 8002b84:	601a      	str	r2, [r3, #0]
 8002b86:	4770      	bx	lr
 8002b88:	420e0010 	.word	0x420e0010

08002b8c <HAL_PWR_EnableWakeUpPin>:
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8c:	fa90 f0a0 	rbit	r0, r0
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)ENABLE;
 8002b90:	fab0 f080 	clz	r0, r0
 8002b94:	4b02      	ldr	r3, [pc, #8]	; (8002ba0 <HAL_PWR_EnableWakeUpPin+0x14>)
 8002b96:	4403      	add	r3, r0
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	4770      	bx	lr
 8002ba0:	10838020 	.word	0x10838020

08002ba4 <HAL_PWR_DisableWakeUpPin>:
 8002ba4:	fa90 f0a0 	rbit	r0, r0
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)DISABLE;
 8002ba8:	fab0 f080 	clz	r0, r0
 8002bac:	4b02      	ldr	r3, [pc, #8]	; (8002bb8 <HAL_PWR_DisableWakeUpPin+0x14>)
 8002bae:	4403      	add	r3, r0
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	4770      	bx	lr
 8002bb8:	10838020 	.word	0x10838020

08002bbc <HAL_PWR_EnterSLEEPMode>:
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002bbc:	4a06      	ldr	r2, [pc, #24]	; (8002bd8 <HAL_PWR_EnterSLEEPMode+0x1c>)
 8002bbe:	6913      	ldr	r3, [r2, #16]
 8002bc0:	f023 0304 	bic.w	r3, r3, #4
 8002bc4:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002bc6:	2901      	cmp	r1, #1
 8002bc8:	d003      	beq.n	8002bd2 <HAL_PWR_EnterSLEEPMode+0x16>
  __ASM volatile ("sev");
 8002bca:	bf40      	sev
  __ASM volatile ("wfe");
 8002bcc:	bf20      	wfe
 8002bce:	bf20      	wfe
 8002bd0:	4770      	bx	lr
  __ASM volatile ("wfi");
 8002bd2:	bf30      	wfi
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8002bdc:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 8002bde:	4a0f      	ldr	r2, [pc, #60]	; (8002c1c <HAL_PWR_EnterSTOPMode+0x40>)
 8002be0:	6813      	ldr	r3, [r2, #0]
 8002be2:	f023 0302 	bic.w	r3, r3, #2
 8002be6:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 8002be8:	6813      	ldr	r3, [r2, #0]
 8002bea:	f023 0301 	bic.w	r3, r3, #1
 8002bee:	4318      	orrs	r0, r3
 8002bf0:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002bf2:	4a0b      	ldr	r2, [pc, #44]	; (8002c20 <HAL_PWR_EnterSTOPMode+0x44>)
 8002bf4:	6913      	ldr	r3, [r2, #16]
 8002bf6:	f043 0304 	orr.w	r3, r3, #4
 8002bfa:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8002bfc:	2901      	cmp	r1, #1
 8002bfe:	d00a      	beq.n	8002c16 <HAL_PWR_EnterSTOPMode+0x3a>
  __ASM volatile ("sev");
 8002c00:	bf40      	sev
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
    PWR_OverloadWfe(); /* WFE redefine locally */
 8002c02:	f7ff ff59 	bl	8002ab8 <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 8002c06:	f7ff ff57 	bl	8002ab8 <PWR_OverloadWfe>
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002c0a:	4a05      	ldr	r2, [pc, #20]	; (8002c20 <HAL_PWR_EnterSTOPMode+0x44>)
 8002c0c:	6913      	ldr	r3, [r2, #16]
 8002c0e:	f023 0304 	bic.w	r3, r3, #4
 8002c12:	6113      	str	r3, [r2, #16]
 8002c14:	bd08      	pop	{r3, pc}
  __ASM volatile ("wfi");
 8002c16:	bf30      	wfi
 8002c18:	e7f7      	b.n	8002c0a <HAL_PWR_EnterSTOPMode+0x2e>
 8002c1a:	bf00      	nop
 8002c1c:	40007000 	.word	0x40007000
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8002c24:	4a05      	ldr	r2, [pc, #20]	; (8002c3c <HAL_PWR_EnterSTANDBYMode+0x18>)
 8002c26:	6813      	ldr	r3, [r2, #0]
 8002c28:	f043 0302 	orr.w	r3, r3, #2
 8002c2c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002c2e:	4a04      	ldr	r2, [pc, #16]	; (8002c40 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8002c30:	6913      	ldr	r3, [r2, #16]
 8002c32:	f043 0304 	orr.w	r3, r3, #4
 8002c36:	6113      	str	r3, [r2, #16]
 8002c38:	bf30      	wfi
 8002c3a:	4770      	bx	lr
 8002c3c:	40007000 	.word	0x40007000
 8002c40:	e000ed00 	.word	0xe000ed00

08002c44 <HAL_PWR_EnableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8002c44:	4a02      	ldr	r2, [pc, #8]	; (8002c50 <HAL_PWR_EnableSleepOnExit+0xc>)
 8002c46:	6913      	ldr	r3, [r2, #16]
 8002c48:	f043 0302 	orr.w	r3, r3, #2
 8002c4c:	6113      	str	r3, [r2, #16]
 8002c4e:	4770      	bx	lr
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <HAL_PWR_DisableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8002c54:	4a02      	ldr	r2, [pc, #8]	; (8002c60 <HAL_PWR_DisableSleepOnExit+0xc>)
 8002c56:	6913      	ldr	r3, [r2, #16]
 8002c58:	f023 0302 	bic.w	r3, r3, #2
 8002c5c:	6113      	str	r3, [r2, #16]
 8002c5e:	4770      	bx	lr
 8002c60:	e000ed00 	.word	0xe000ed00

08002c64 <HAL_PWR_EnableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8002c64:	4a02      	ldr	r2, [pc, #8]	; (8002c70 <HAL_PWR_EnableSEVOnPend+0xc>)
 8002c66:	6913      	ldr	r3, [r2, #16]
 8002c68:	f043 0310 	orr.w	r3, r3, #16
 8002c6c:	6113      	str	r3, [r2, #16]
 8002c6e:	4770      	bx	lr
 8002c70:	e000ed00 	.word	0xe000ed00

08002c74 <HAL_PWR_DisableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8002c74:	4a02      	ldr	r2, [pc, #8]	; (8002c80 <HAL_PWR_DisableSEVOnPend+0xc>)
 8002c76:	6913      	ldr	r3, [r2, #16]
 8002c78:	f023 0310 	bic.w	r3, r3, #16
 8002c7c:	6113      	str	r3, [r2, #16]
 8002c7e:	4770      	bx	lr
 8002c80:	e000ed00 	.word	0xe000ed00

08002c84 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8002c84:	4770      	bx	lr

08002c86 <HAL_PWR_PVD_IRQHandler>:
{
 8002c86:	b508      	push	{r3, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8002c88:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <HAL_PWR_PVD_IRQHandler+0x1e>)
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002c90:	d100      	bne.n	8002c94 <HAL_PWR_PVD_IRQHandler+0xe>
 8002c92:	bd08      	pop	{r3, pc}
    HAL_PWR_PVDCallback();
 8002c94:	f7ff fff6 	bl	8002c84 <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8002c98:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c9c:	4b01      	ldr	r3, [pc, #4]	; (8002ca4 <HAL_PWR_PVD_IRQHandler+0x1e>)
 8002c9e:	615a      	str	r2, [r3, #20]
}
 8002ca0:	e7f7      	b.n	8002c92 <HAL_PWR_PVD_IRQHandler+0xc>
 8002ca2:	bf00      	nop
 8002ca4:	40010400 	.word	0x40010400

08002ca8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ca8:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002caa:	4b08      	ldr	r3, [pc, #32]	; (8002ccc <RCC_Delay+0x24>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a08      	ldr	r2, [pc, #32]	; (8002cd0 <RCC_Delay+0x28>)
 8002cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb4:	0a5b      	lsrs	r3, r3, #9
 8002cb6:	fb00 f003 	mul.w	r0, r0, r3
 8002cba:	9001      	str	r0, [sp, #4]
  __ASM volatile ("nop");
 8002cbc:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8002cbe:	9b01      	ldr	r3, [sp, #4]
 8002cc0:	1e5a      	subs	r2, r3, #1
 8002cc2:	9201      	str	r2, [sp, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1f9      	bne.n	8002cbc <RCC_Delay+0x14>
}
 8002cc8:	b002      	add	sp, #8
 8002cca:	4770      	bx	lr
 8002ccc:	20000004 	.word	0x20000004
 8002cd0:	10624dd3 	.word	0x10624dd3

08002cd4 <HAL_RCC_DeInit>:
{
 8002cd4:	b570      	push	{r4, r5, r6, lr}
  tickstart = HAL_GetTick();
 8002cd6:	f7fe fba3 	bl	8001420 <HAL_GetTick>
 8002cda:	4604      	mov	r4, r0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002cdc:	4a35      	ldr	r2, [pc, #212]	; (8002db4 <HAL_RCC_DeInit+0xe0>)
 8002cde:	6813      	ldr	r3, [r2, #0]
 8002ce0:	f043 0301 	orr.w	r3, r3, #1
 8002ce4:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002ce6:	4b33      	ldr	r3, [pc, #204]	; (8002db4 <HAL_RCC_DeInit+0xe0>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f013 0f02 	tst.w	r3, #2
 8002cee:	d107      	bne.n	8002d00 <HAL_RCC_DeInit+0x2c>
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf0:	f7fe fb96 	bl	8001420 <HAL_GetTick>
 8002cf4:	1b00      	subs	r0, r0, r4
 8002cf6:	2802      	cmp	r0, #2
 8002cf8:	d9f5      	bls.n	8002ce6 <HAL_RCC_DeInit+0x12>
      return HAL_TIMEOUT;
 8002cfa:	2403      	movs	r4, #3
}
 8002cfc:	4620      	mov	r0, r4
 8002cfe:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8002d00:	4d2c      	ldr	r5, [pc, #176]	; (8002db4 <HAL_RCC_DeInit+0xe0>)
 8002d02:	682b      	ldr	r3, [r5, #0]
 8002d04:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002d08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d0c:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8002d0e:	f7fe fb87 	bl	8001420 <HAL_GetTick>
 8002d12:	4604      	mov	r4, r0
  CLEAR_REG(RCC->CFGR);
 8002d14:	2300      	movs	r3, #0
 8002d16:	606b      	str	r3, [r5, #4]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002d18:	4b26      	ldr	r3, [pc, #152]	; (8002db4 <HAL_RCC_DeInit+0xe0>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f013 0f0c 	tst.w	r3, #12
 8002d20:	d008      	beq.n	8002d34 <HAL_RCC_DeInit+0x60>
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d22:	f7fe fb7d 	bl	8001420 <HAL_GetTick>
 8002d26:	1b00      	subs	r0, r0, r4
 8002d28:	f241 3388 	movw	r3, #5000	; 0x1388
 8002d2c:	4298      	cmp	r0, r3
 8002d2e:	d9f3      	bls.n	8002d18 <HAL_RCC_DeInit+0x44>
      return HAL_TIMEOUT;
 8002d30:	2403      	movs	r4, #3
 8002d32:	e7e3      	b.n	8002cfc <HAL_RCC_DeInit+0x28>
  SystemCoreClock = HSI_VALUE;
 8002d34:	4a20      	ldr	r2, [pc, #128]	; (8002db8 <HAL_RCC_DeInit+0xe4>)
 8002d36:	4b21      	ldr	r3, [pc, #132]	; (8002dbc <HAL_RCC_DeInit+0xe8>)
 8002d38:	601a      	str	r2, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d3a:	2000      	movs	r0, #0
 8002d3c:	f7fe fb2e 	bl	800139c <HAL_InitTick>
 8002d40:	4604      	mov	r4, r0
 8002d42:	b108      	cbz	r0, 8002d48 <HAL_RCC_DeInit+0x74>
    return HAL_ERROR;
 8002d44:	2401      	movs	r4, #1
 8002d46:	e7d9      	b.n	8002cfc <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8002d48:	f7fe fb6a 	bl	8001420 <HAL_GetTick>
 8002d4c:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002d4e:	4a19      	ldr	r2, [pc, #100]	; (8002db4 <HAL_RCC_DeInit+0xe0>)
 8002d50:	6813      	ldr	r3, [r2, #0]
 8002d52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d56:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002d58:	4b16      	ldr	r3, [pc, #88]	; (8002db4 <HAL_RCC_DeInit+0xe0>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002d60:	d006      	beq.n	8002d70 <HAL_RCC_DeInit+0x9c>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d62:	f7fe fb5d 	bl	8001420 <HAL_GetTick>
 8002d66:	1b40      	subs	r0, r0, r5
 8002d68:	2802      	cmp	r0, #2
 8002d6a:	d9f5      	bls.n	8002d58 <HAL_RCC_DeInit+0x84>
      return HAL_TIMEOUT;
 8002d6c:	2403      	movs	r4, #3
 8002d6e:	e7c5      	b.n	8002cfc <HAL_RCC_DeInit+0x28>
  CLEAR_REG(RCC->CFGR);
 8002d70:	4e10      	ldr	r6, [pc, #64]	; (8002db4 <HAL_RCC_DeInit+0xe0>)
 8002d72:	2300      	movs	r3, #0
 8002d74:	6073      	str	r3, [r6, #4]
  tickstart = HAL_GetTick();
 8002d76:	f7fe fb53 	bl	8001420 <HAL_GetTick>
 8002d7a:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8002d7c:	6833      	ldr	r3, [r6, #0]
 8002d7e:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002d82:	6033      	str	r3, [r6, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002d84:	4b0b      	ldr	r3, [pc, #44]	; (8002db4 <HAL_RCC_DeInit+0xe0>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002d8c:	d006      	beq.n	8002d9c <HAL_RCC_DeInit+0xc8>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d8e:	f7fe fb47 	bl	8001420 <HAL_GetTick>
 8002d92:	1b40      	subs	r0, r0, r5
 8002d94:	2864      	cmp	r0, #100	; 0x64
 8002d96:	d9f5      	bls.n	8002d84 <HAL_RCC_DeInit+0xb0>
      return HAL_TIMEOUT;
 8002d98:	2403      	movs	r4, #3
 8002d9a:	e7af      	b.n	8002cfc <HAL_RCC_DeInit+0x28>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8002d9c:	4b05      	ldr	r3, [pc, #20]	; (8002db4 <HAL_RCC_DeInit+0xe0>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002da4:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8002da6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002da8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002dac:	625a      	str	r2, [r3, #36]	; 0x24
  CLEAR_REG(RCC->CIR);
 8002dae:	2200      	movs	r2, #0
 8002db0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002db2:	e7a3      	b.n	8002cfc <HAL_RCC_DeInit+0x28>
 8002db4:	40021000 	.word	0x40021000
 8002db8:	007a1200 	.word	0x007a1200
 8002dbc:	20000004 	.word	0x20000004

08002dc0 <HAL_RCC_OscConfig>:
{
 8002dc0:	b570      	push	{r4, r5, r6, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dc6:	6803      	ldr	r3, [r0, #0]
 8002dc8:	f013 0f01 	tst.w	r3, #1
 8002dcc:	d03d      	beq.n	8002e4a <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002dce:	4bac      	ldr	r3, [pc, #688]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 030c 	and.w	r3, r3, #12
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d02e      	beq.n	8002e38 <HAL_RCC_OscConfig+0x78>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002dda:	4ba9      	ldr	r3, [pc, #676]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f003 030c 	and.w	r3, r3, #12
 8002de2:	2b08      	cmp	r3, #8
 8002de4:	d023      	beq.n	8002e2e <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002de6:	6863      	ldr	r3, [r4, #4]
 8002de8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dec:	d051      	beq.n	8002e92 <HAL_RCC_OscConfig+0xd2>
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d155      	bne.n	8002e9e <HAL_RCC_OscConfig+0xde>
 8002df2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002df6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e08:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e0a:	6863      	ldr	r3, [r4, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d060      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x112>
        tickstart = HAL_GetTick();
 8002e10:	f7fe fb06 	bl	8001420 <HAL_GetTick>
 8002e14:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e16:	4b9a      	ldr	r3, [pc, #616]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e1e:	d114      	bne.n	8002e4a <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e20:	f7fe fafe 	bl	8001420 <HAL_GetTick>
 8002e24:	1b40      	subs	r0, r0, r5
 8002e26:	2864      	cmp	r0, #100	; 0x64
 8002e28:	d9f5      	bls.n	8002e16 <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8002e2a:	2003      	movs	r0, #3
 8002e2c:	e1af      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e2e:	4b94      	ldr	r3, [pc, #592]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002e36:	d0d6      	beq.n	8002de6 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e38:	4b91      	ldr	r3, [pc, #580]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e40:	d003      	beq.n	8002e4a <HAL_RCC_OscConfig+0x8a>
 8002e42:	6863      	ldr	r3, [r4, #4]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f000 819f 	beq.w	8003188 <HAL_RCC_OscConfig+0x3c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e4a:	6823      	ldr	r3, [r4, #0]
 8002e4c:	f013 0f02 	tst.w	r3, #2
 8002e50:	d065      	beq.n	8002f1e <HAL_RCC_OscConfig+0x15e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002e52:	4b8b      	ldr	r3, [pc, #556]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f013 0f0c 	tst.w	r3, #12
 8002e5a:	d04e      	beq.n	8002efa <HAL_RCC_OscConfig+0x13a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e5c:	4b88      	ldr	r3, [pc, #544]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 030c 	and.w	r3, r3, #12
 8002e64:	2b08      	cmp	r3, #8
 8002e66:	d043      	beq.n	8002ef0 <HAL_RCC_OscConfig+0x130>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e68:	6923      	ldr	r3, [r4, #16]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d079      	beq.n	8002f62 <HAL_RCC_OscConfig+0x1a2>
        __HAL_RCC_HSI_ENABLE();
 8002e6e:	2201      	movs	r2, #1
 8002e70:	4b84      	ldr	r3, [pc, #528]	; (8003084 <HAL_RCC_OscConfig+0x2c4>)
 8002e72:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002e74:	f7fe fad4 	bl	8001420 <HAL_GetTick>
 8002e78:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e7a:	4b81      	ldr	r3, [pc, #516]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f013 0f02 	tst.w	r3, #2
 8002e82:	d165      	bne.n	8002f50 <HAL_RCC_OscConfig+0x190>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e84:	f7fe facc 	bl	8001420 <HAL_GetTick>
 8002e88:	1b40      	subs	r0, r0, r5
 8002e8a:	2802      	cmp	r0, #2
 8002e8c:	d9f5      	bls.n	8002e7a <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8002e8e:	2003      	movs	r0, #3
 8002e90:	e17d      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e92:	4a7b      	ldr	r2, [pc, #492]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002e94:	6813      	ldr	r3, [r2, #0]
 8002e96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e9a:	6013      	str	r3, [r2, #0]
 8002e9c:	e7b5      	b.n	8002e0a <HAL_RCC_OscConfig+0x4a>
 8002e9e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ea2:	d009      	beq.n	8002eb8 <HAL_RCC_OscConfig+0xf8>
 8002ea4:	4b76      	ldr	r3, [pc, #472]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	e7a8      	b.n	8002e0a <HAL_RCC_OscConfig+0x4a>
 8002eb8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002ebc:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002ec6:	601a      	str	r2, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	e79b      	b.n	8002e0a <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8002ed2:	f7fe faa5 	bl	8001420 <HAL_GetTick>
 8002ed6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ed8:	4b69      	ldr	r3, [pc, #420]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002ee0:	d0b3      	beq.n	8002e4a <HAL_RCC_OscConfig+0x8a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ee2:	f7fe fa9d 	bl	8001420 <HAL_GetTick>
 8002ee6:	1b40      	subs	r0, r0, r5
 8002ee8:	2864      	cmp	r0, #100	; 0x64
 8002eea:	d9f5      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x118>
            return HAL_TIMEOUT;
 8002eec:	2003      	movs	r0, #3
 8002eee:	e14e      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ef0:	4b63      	ldr	r3, [pc, #396]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002ef8:	d1b6      	bne.n	8002e68 <HAL_RCC_OscConfig+0xa8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002efa:	4b61      	ldr	r3, [pc, #388]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f013 0f02 	tst.w	r3, #2
 8002f02:	d004      	beq.n	8002f0e <HAL_RCC_OscConfig+0x14e>
 8002f04:	6923      	ldr	r3, [r4, #16]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d001      	beq.n	8002f0e <HAL_RCC_OscConfig+0x14e>
        return HAL_ERROR;
 8002f0a:	2001      	movs	r0, #1
 8002f0c:	e13f      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f0e:	4a5c      	ldr	r2, [pc, #368]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002f10:	6813      	ldr	r3, [r2, #0]
 8002f12:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002f16:	6961      	ldr	r1, [r4, #20]
 8002f18:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002f1c:	6013      	str	r3, [r2, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f1e:	6823      	ldr	r3, [r4, #0]
 8002f20:	f013 0f08 	tst.w	r3, #8
 8002f24:	d032      	beq.n	8002f8c <HAL_RCC_OscConfig+0x1cc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f26:	69a3      	ldr	r3, [r4, #24]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d06e      	beq.n	800300a <HAL_RCC_OscConfig+0x24a>
      __HAL_RCC_LSI_ENABLE();
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	4b56      	ldr	r3, [pc, #344]	; (8003088 <HAL_RCC_OscConfig+0x2c8>)
 8002f30:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002f32:	f7fe fa75 	bl	8001420 <HAL_GetTick>
 8002f36:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f38:	4b51      	ldr	r3, [pc, #324]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3c:	f013 0f02 	tst.w	r3, #2
 8002f40:	d121      	bne.n	8002f86 <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f42:	f7fe fa6d 	bl	8001420 <HAL_GetTick>
 8002f46:	1b40      	subs	r0, r0, r5
 8002f48:	2802      	cmp	r0, #2
 8002f4a:	d9f5      	bls.n	8002f38 <HAL_RCC_OscConfig+0x178>
          return HAL_TIMEOUT;
 8002f4c:	2003      	movs	r0, #3
 8002f4e:	e11e      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f50:	4a4b      	ldr	r2, [pc, #300]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002f52:	6813      	ldr	r3, [r2, #0]
 8002f54:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002f58:	6961      	ldr	r1, [r4, #20]
 8002f5a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002f5e:	6013      	str	r3, [r2, #0]
 8002f60:	e7dd      	b.n	8002f1e <HAL_RCC_OscConfig+0x15e>
        __HAL_RCC_HSI_DISABLE();
 8002f62:	2200      	movs	r2, #0
 8002f64:	4b47      	ldr	r3, [pc, #284]	; (8003084 <HAL_RCC_OscConfig+0x2c4>)
 8002f66:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f68:	f7fe fa5a 	bl	8001420 <HAL_GetTick>
 8002f6c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f6e:	4b44      	ldr	r3, [pc, #272]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f013 0f02 	tst.w	r3, #2
 8002f76:	d0d2      	beq.n	8002f1e <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f78:	f7fe fa52 	bl	8001420 <HAL_GetTick>
 8002f7c:	1b40      	subs	r0, r0, r5
 8002f7e:	2802      	cmp	r0, #2
 8002f80:	d9f5      	bls.n	8002f6e <HAL_RCC_OscConfig+0x1ae>
            return HAL_TIMEOUT;
 8002f82:	2003      	movs	r0, #3
 8002f84:	e103      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
      RCC_Delay(1);
 8002f86:	2001      	movs	r0, #1
 8002f88:	f7ff fe8e 	bl	8002ca8 <RCC_Delay>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f8c:	6823      	ldr	r3, [r4, #0]
 8002f8e:	f013 0f04 	tst.w	r3, #4
 8002f92:	f000 8099 	beq.w	80030c8 <HAL_RCC_OscConfig+0x308>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f96:	4b3a      	ldr	r3, [pc, #232]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002f9e:	d146      	bne.n	800302e <HAL_RCC_OscConfig+0x26e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fa0:	4b37      	ldr	r3, [pc, #220]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002fa2:	69da      	ldr	r2, [r3, #28]
 8002fa4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002fa8:	61da      	str	r2, [r3, #28]
 8002faa:	69db      	ldr	r3, [r3, #28]
 8002fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb0:	9301      	str	r3, [sp, #4]
 8002fb2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002fb4:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb6:	4b35      	ldr	r3, [pc, #212]	; (800308c <HAL_RCC_OscConfig+0x2cc>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002fbe:	d038      	beq.n	8003032 <HAL_RCC_OscConfig+0x272>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc0:	68e3      	ldr	r3, [r4, #12]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d049      	beq.n	800305a <HAL_RCC_OscConfig+0x29a>
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d14d      	bne.n	8003066 <HAL_RCC_OscConfig+0x2a6>
 8002fca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002fce:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002fd2:	6a1a      	ldr	r2, [r3, #32]
 8002fd4:	f022 0201 	bic.w	r2, r2, #1
 8002fd8:	621a      	str	r2, [r3, #32]
 8002fda:	6a1a      	ldr	r2, [r3, #32]
 8002fdc:	f022 0204 	bic.w	r2, r2, #4
 8002fe0:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fe2:	68e3      	ldr	r3, [r4, #12]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d05d      	beq.n	80030a4 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8002fe8:	f7fe fa1a 	bl	8001420 <HAL_GetTick>
 8002fec:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fee:	4b24      	ldr	r3, [pc, #144]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8002ff0:	6a1b      	ldr	r3, [r3, #32]
 8002ff2:	f013 0f02 	tst.w	r3, #2
 8002ff6:	d166      	bne.n	80030c6 <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff8:	f7fe fa12 	bl	8001420 <HAL_GetTick>
 8002ffc:	1b80      	subs	r0, r0, r6
 8002ffe:	f241 3388 	movw	r3, #5000	; 0x1388
 8003002:	4298      	cmp	r0, r3
 8003004:	d9f3      	bls.n	8002fee <HAL_RCC_OscConfig+0x22e>
          return HAL_TIMEOUT;
 8003006:	2003      	movs	r0, #3
 8003008:	e0c1      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_LSI_DISABLE();
 800300a:	2200      	movs	r2, #0
 800300c:	4b1e      	ldr	r3, [pc, #120]	; (8003088 <HAL_RCC_OscConfig+0x2c8>)
 800300e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003010:	f7fe fa06 	bl	8001420 <HAL_GetTick>
 8003014:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003016:	4b1a      	ldr	r3, [pc, #104]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 8003018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301a:	f013 0f02 	tst.w	r3, #2
 800301e:	d0b5      	beq.n	8002f8c <HAL_RCC_OscConfig+0x1cc>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003020:	f7fe f9fe 	bl	8001420 <HAL_GetTick>
 8003024:	1b40      	subs	r0, r0, r5
 8003026:	2802      	cmp	r0, #2
 8003028:	d9f5      	bls.n	8003016 <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 800302a:	2003      	movs	r0, #3
 800302c:	e0af      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
    FlagStatus       pwrclkchanged = RESET;
 800302e:	2500      	movs	r5, #0
 8003030:	e7c1      	b.n	8002fb6 <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003032:	4a16      	ldr	r2, [pc, #88]	; (800308c <HAL_RCC_OscConfig+0x2cc>)
 8003034:	6813      	ldr	r3, [r2, #0]
 8003036:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800303a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800303c:	f7fe f9f0 	bl	8001420 <HAL_GetTick>
 8003040:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003042:	4b12      	ldr	r3, [pc, #72]	; (800308c <HAL_RCC_OscConfig+0x2cc>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f413 7f80 	tst.w	r3, #256	; 0x100
 800304a:	d1b9      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800304c:	f7fe f9e8 	bl	8001420 <HAL_GetTick>
 8003050:	1b80      	subs	r0, r0, r6
 8003052:	2864      	cmp	r0, #100	; 0x64
 8003054:	d9f5      	bls.n	8003042 <HAL_RCC_OscConfig+0x282>
          return HAL_TIMEOUT;
 8003056:	2003      	movs	r0, #3
 8003058:	e099      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800305a:	4a09      	ldr	r2, [pc, #36]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 800305c:	6a13      	ldr	r3, [r2, #32]
 800305e:	f043 0301 	orr.w	r3, r3, #1
 8003062:	6213      	str	r3, [r2, #32]
 8003064:	e7bd      	b.n	8002fe2 <HAL_RCC_OscConfig+0x222>
 8003066:	2b05      	cmp	r3, #5
 8003068:	d012      	beq.n	8003090 <HAL_RCC_OscConfig+0x2d0>
 800306a:	4b05      	ldr	r3, [pc, #20]	; (8003080 <HAL_RCC_OscConfig+0x2c0>)
 800306c:	6a1a      	ldr	r2, [r3, #32]
 800306e:	f022 0201 	bic.w	r2, r2, #1
 8003072:	621a      	str	r2, [r3, #32]
 8003074:	6a1a      	ldr	r2, [r3, #32]
 8003076:	f022 0204 	bic.w	r2, r2, #4
 800307a:	621a      	str	r2, [r3, #32]
 800307c:	e7b1      	b.n	8002fe2 <HAL_RCC_OscConfig+0x222>
 800307e:	bf00      	nop
 8003080:	40021000 	.word	0x40021000
 8003084:	42420000 	.word	0x42420000
 8003088:	42420480 	.word	0x42420480
 800308c:	40007000 	.word	0x40007000
 8003090:	4b41      	ldr	r3, [pc, #260]	; (8003198 <HAL_RCC_OscConfig+0x3d8>)
 8003092:	6a1a      	ldr	r2, [r3, #32]
 8003094:	f042 0204 	orr.w	r2, r2, #4
 8003098:	621a      	str	r2, [r3, #32]
 800309a:	6a1a      	ldr	r2, [r3, #32]
 800309c:	f042 0201 	orr.w	r2, r2, #1
 80030a0:	621a      	str	r2, [r3, #32]
 80030a2:	e79e      	b.n	8002fe2 <HAL_RCC_OscConfig+0x222>
      tickstart = HAL_GetTick();
 80030a4:	f7fe f9bc 	bl	8001420 <HAL_GetTick>
 80030a8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030aa:	4b3b      	ldr	r3, [pc, #236]	; (8003198 <HAL_RCC_OscConfig+0x3d8>)
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	f013 0f02 	tst.w	r3, #2
 80030b2:	d008      	beq.n	80030c6 <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030b4:	f7fe f9b4 	bl	8001420 <HAL_GetTick>
 80030b8:	1b80      	subs	r0, r0, r6
 80030ba:	f241 3388 	movw	r3, #5000	; 0x1388
 80030be:	4298      	cmp	r0, r3
 80030c0:	d9f3      	bls.n	80030aa <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 80030c2:	2003      	movs	r0, #3
 80030c4:	e063      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
    if(pwrclkchanged == SET)
 80030c6:	b9e5      	cbnz	r5, 8003102 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030c8:	69e3      	ldr	r3, [r4, #28]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d05e      	beq.n	800318c <HAL_RCC_OscConfig+0x3cc>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030ce:	4a32      	ldr	r2, [pc, #200]	; (8003198 <HAL_RCC_OscConfig+0x3d8>)
 80030d0:	6852      	ldr	r2, [r2, #4]
 80030d2:	f002 020c 	and.w	r2, r2, #12
 80030d6:	2a08      	cmp	r2, #8
 80030d8:	d05b      	beq.n	8003192 <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d017      	beq.n	800310e <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 80030de:	2200      	movs	r2, #0
 80030e0:	4b2e      	ldr	r3, [pc, #184]	; (800319c <HAL_RCC_OscConfig+0x3dc>)
 80030e2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80030e4:	f7fe f99c 	bl	8001420 <HAL_GetTick>
 80030e8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030ea:	4b2b      	ldr	r3, [pc, #172]	; (8003198 <HAL_RCC_OscConfig+0x3d8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80030f2:	d047      	beq.n	8003184 <HAL_RCC_OscConfig+0x3c4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030f4:	f7fe f994 	bl	8001420 <HAL_GetTick>
 80030f8:	1b00      	subs	r0, r0, r4
 80030fa:	2802      	cmp	r0, #2
 80030fc:	d9f5      	bls.n	80030ea <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 80030fe:	2003      	movs	r0, #3
 8003100:	e045      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003102:	4a25      	ldr	r2, [pc, #148]	; (8003198 <HAL_RCC_OscConfig+0x3d8>)
 8003104:	69d3      	ldr	r3, [r2, #28]
 8003106:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800310a:	61d3      	str	r3, [r2, #28]
 800310c:	e7dc      	b.n	80030c8 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 800310e:	2200      	movs	r2, #0
 8003110:	4b22      	ldr	r3, [pc, #136]	; (800319c <HAL_RCC_OscConfig+0x3dc>)
 8003112:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003114:	f7fe f984 	bl	8001420 <HAL_GetTick>
 8003118:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800311a:	4b1f      	ldr	r3, [pc, #124]	; (8003198 <HAL_RCC_OscConfig+0x3d8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003122:	d006      	beq.n	8003132 <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003124:	f7fe f97c 	bl	8001420 <HAL_GetTick>
 8003128:	1b40      	subs	r0, r0, r5
 800312a:	2802      	cmp	r0, #2
 800312c:	d9f5      	bls.n	800311a <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 800312e:	2003      	movs	r0, #3
 8003130:	e02d      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003132:	6a23      	ldr	r3, [r4, #32]
 8003134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003138:	d01a      	beq.n	8003170 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800313a:	4917      	ldr	r1, [pc, #92]	; (8003198 <HAL_RCC_OscConfig+0x3d8>)
 800313c:	684b      	ldr	r3, [r1, #4]
 800313e:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8003142:	6a22      	ldr	r2, [r4, #32]
 8003144:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003146:	4302      	orrs	r2, r0
 8003148:	4313      	orrs	r3, r2
 800314a:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 800314c:	2201      	movs	r2, #1
 800314e:	4b13      	ldr	r3, [pc, #76]	; (800319c <HAL_RCC_OscConfig+0x3dc>)
 8003150:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003152:	f7fe f965 	bl	8001420 <HAL_GetTick>
 8003156:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003158:	4b0f      	ldr	r3, [pc, #60]	; (8003198 <HAL_RCC_OscConfig+0x3d8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003160:	d10e      	bne.n	8003180 <HAL_RCC_OscConfig+0x3c0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003162:	f7fe f95d 	bl	8001420 <HAL_GetTick>
 8003166:	1b00      	subs	r0, r0, r4
 8003168:	2802      	cmp	r0, #2
 800316a:	d9f5      	bls.n	8003158 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 800316c:	2003      	movs	r0, #3
 800316e:	e00e      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003170:	4a09      	ldr	r2, [pc, #36]	; (8003198 <HAL_RCC_OscConfig+0x3d8>)
 8003172:	6853      	ldr	r3, [r2, #4]
 8003174:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003178:	68a1      	ldr	r1, [r4, #8]
 800317a:	430b      	orrs	r3, r1
 800317c:	6053      	str	r3, [r2, #4]
 800317e:	e7dc      	b.n	800313a <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8003180:	2000      	movs	r0, #0
 8003182:	e004      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
 8003184:	2000      	movs	r0, #0
 8003186:	e002      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
        return HAL_ERROR;
 8003188:	2001      	movs	r0, #1
 800318a:	e000      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
  return HAL_OK;
 800318c:	2000      	movs	r0, #0
}
 800318e:	b002      	add	sp, #8
 8003190:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003192:	2001      	movs	r0, #1
 8003194:	e7fb      	b.n	800318e <HAL_RCC_OscConfig+0x3ce>
 8003196:	bf00      	nop
 8003198:	40021000 	.word	0x40021000
 800319c:	42420060 	.word	0x42420060

080031a0 <HAL_RCC_MCOConfig>:
{
 80031a0:	b530      	push	{r4, r5, lr}
 80031a2:	b087      	sub	sp, #28
 80031a4:	460d      	mov	r5, r1
  GPIO_InitTypeDef gpio = {0U};
 80031a6:	2300      	movs	r3, #0
 80031a8:	9304      	str	r3, [sp, #16]
  gpio.Mode      = GPIO_MODE_AF_PP;
 80031aa:	2302      	movs	r3, #2
 80031ac:	9303      	str	r3, [sp, #12]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80031ae:	2303      	movs	r3, #3
 80031b0:	9305      	str	r3, [sp, #20]
  gpio.Pin       = MCO1_PIN;
 80031b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031b6:	9302      	str	r3, [sp, #8]
  MCO1_CLK_ENABLE();
 80031b8:	4c0a      	ldr	r4, [pc, #40]	; (80031e4 <HAL_RCC_MCOConfig+0x44>)
 80031ba:	69a3      	ldr	r3, [r4, #24]
 80031bc:	f043 0304 	orr.w	r3, r3, #4
 80031c0:	61a3      	str	r3, [r4, #24]
 80031c2:	69a3      	ldr	r3, [r4, #24]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	9301      	str	r3, [sp, #4]
 80031ca:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 80031cc:	a902      	add	r1, sp, #8
 80031ce:	4806      	ldr	r0, [pc, #24]	; (80031e8 <HAL_RCC_MCOConfig+0x48>)
 80031d0:	f7ff fab4 	bl	800273c <HAL_GPIO_Init>
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 80031d4:	6861      	ldr	r1, [r4, #4]
 80031d6:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 80031da:	4329      	orrs	r1, r5
 80031dc:	6061      	str	r1, [r4, #4]
}
 80031de:	b007      	add	sp, #28
 80031e0:	bd30      	pop	{r4, r5, pc}
 80031e2:	bf00      	nop
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40010800 	.word	0x40010800

080031ec <HAL_RCC_EnableCSS>:
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80031ec:	2201      	movs	r2, #1
 80031ee:	4b01      	ldr	r3, [pc, #4]	; (80031f4 <HAL_RCC_EnableCSS+0x8>)
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	4770      	bx	lr
 80031f4:	4242004c 	.word	0x4242004c

080031f8 <HAL_RCC_DisableCSS>:
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 80031f8:	2200      	movs	r2, #0
 80031fa:	4b01      	ldr	r3, [pc, #4]	; (8003200 <HAL_RCC_DisableCSS+0x8>)
 80031fc:	601a      	str	r2, [r3, #0]
 80031fe:	4770      	bx	lr
 8003200:	4242004c 	.word	0x4242004c

08003204 <HAL_RCC_GetSysClockFreq>:
{
 8003204:	b510      	push	{r4, lr}
 8003206:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003208:	4c15      	ldr	r4, [pc, #84]	; (8003260 <HAL_RCC_GetSysClockFreq+0x5c>)
 800320a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800320e:	f10d 0e18 	add.w	lr, sp, #24
 8003212:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003216:	8a23      	ldrh	r3, [r4, #16]
 8003218:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 800321c:	4b11      	ldr	r3, [pc, #68]	; (8003264 <HAL_RCC_GetSysClockFreq+0x60>)
 800321e:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003220:	f003 020c 	and.w	r2, r3, #12
 8003224:	2a08      	cmp	r2, #8
 8003226:	d118      	bne.n	800325a <HAL_RCC_GetSysClockFreq+0x56>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003228:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800322c:	4472      	add	r2, lr
 800322e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003232:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003236:	d103      	bne.n	8003240 <HAL_RCC_GetSysClockFreq+0x3c>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003238:	480b      	ldr	r0, [pc, #44]	; (8003268 <HAL_RCC_GetSysClockFreq+0x64>)
 800323a:	fb00 f002 	mul.w	r0, r0, r2
 800323e:	e00d      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x58>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003240:	4b08      	ldr	r3, [pc, #32]	; (8003264 <HAL_RCC_GetSysClockFreq+0x60>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8003248:	4473      	add	r3, lr
 800324a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800324e:	4807      	ldr	r0, [pc, #28]	; (800326c <HAL_RCC_GetSysClockFreq+0x68>)
 8003250:	fb00 f002 	mul.w	r0, r0, r2
 8003254:	fbb0 f0f3 	udiv	r0, r0, r3
 8003258:	e000      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x58>
      sysclockfreq = HSE_VALUE;
 800325a:	4804      	ldr	r0, [pc, #16]	; (800326c <HAL_RCC_GetSysClockFreq+0x68>)
}
 800325c:	b006      	add	sp, #24
 800325e:	bd10      	pop	{r4, pc}
 8003260:	0800b330 	.word	0x0800b330
 8003264:	40021000 	.word	0x40021000
 8003268:	003d0900 	.word	0x003d0900
 800326c:	007a1200 	.word	0x007a1200

08003270 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003270:	4b59      	ldr	r3, [pc, #356]	; (80033d8 <HAL_RCC_ClockConfig+0x168>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	428b      	cmp	r3, r1
 800327a:	d20c      	bcs.n	8003296 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800327c:	4a56      	ldr	r2, [pc, #344]	; (80033d8 <HAL_RCC_ClockConfig+0x168>)
 800327e:	6813      	ldr	r3, [r2, #0]
 8003280:	f023 0307 	bic.w	r3, r3, #7
 8003284:	430b      	orrs	r3, r1
 8003286:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003288:	6813      	ldr	r3, [r2, #0]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	4299      	cmp	r1, r3
 8003290:	d001      	beq.n	8003296 <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 8003292:	2001      	movs	r0, #1
 8003294:	4770      	bx	lr
{
 8003296:	b570      	push	{r4, r5, r6, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003298:	6803      	ldr	r3, [r0, #0]
 800329a:	f013 0f02 	tst.w	r3, #2
 800329e:	d006      	beq.n	80032ae <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032a0:	4a4e      	ldr	r2, [pc, #312]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 80032a2:	6853      	ldr	r3, [r2, #4]
 80032a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032a8:	6884      	ldr	r4, [r0, #8]
 80032aa:	4323      	orrs	r3, r4
 80032ac:	6053      	str	r3, [r2, #4]
 80032ae:	460d      	mov	r5, r1
 80032b0:	4604      	mov	r4, r0
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032b2:	6803      	ldr	r3, [r0, #0]
 80032b4:	f013 0f01 	tst.w	r3, #1
 80032b8:	d052      	beq.n	8003360 <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ba:	6843      	ldr	r3, [r0, #4]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d023      	beq.n	8003308 <HAL_RCC_ClockConfig+0x98>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d028      	beq.n	8003316 <HAL_RCC_ClockConfig+0xa6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032c4:	4a45      	ldr	r2, [pc, #276]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	f012 0f02 	tst.w	r2, #2
 80032cc:	f000 8082 	beq.w	80033d4 <HAL_RCC_ClockConfig+0x164>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032d0:	4942      	ldr	r1, [pc, #264]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 80032d2:	684a      	ldr	r2, [r1, #4]
 80032d4:	f022 0203 	bic.w	r2, r2, #3
 80032d8:	4313      	orrs	r3, r2
 80032da:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80032dc:	f7fe f8a0 	bl	8001420 <HAL_GetTick>
 80032e0:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032e2:	6863      	ldr	r3, [r4, #4]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d01d      	beq.n	8003324 <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d02a      	beq.n	8003342 <HAL_RCC_ClockConfig+0xd2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80032ec:	4b3b      	ldr	r3, [pc, #236]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f013 0f0c 	tst.w	r3, #12
 80032f4:	d034      	beq.n	8003360 <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032f6:	f7fe f893 	bl	8001420 <HAL_GetTick>
 80032fa:	1b80      	subs	r0, r0, r6
 80032fc:	f241 3388 	movw	r3, #5000	; 0x1388
 8003300:	4298      	cmp	r0, r3
 8003302:	d9f3      	bls.n	80032ec <HAL_RCC_ClockConfig+0x7c>
          return HAL_TIMEOUT;
 8003304:	2003      	movs	r0, #3
 8003306:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003308:	4a34      	ldr	r2, [pc, #208]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8003310:	d1de      	bne.n	80032d0 <HAL_RCC_ClockConfig+0x60>
        return HAL_ERROR;
 8003312:	2001      	movs	r0, #1
 8003314:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003316:	4a31      	ldr	r2, [pc, #196]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 8003318:	6812      	ldr	r2, [r2, #0]
 800331a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800331e:	d1d7      	bne.n	80032d0 <HAL_RCC_ClockConfig+0x60>
        return HAL_ERROR;
 8003320:	2001      	movs	r0, #1
 8003322:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003324:	4b2d      	ldr	r3, [pc, #180]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f003 030c 	and.w	r3, r3, #12
 800332c:	2b04      	cmp	r3, #4
 800332e:	d017      	beq.n	8003360 <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003330:	f7fe f876 	bl	8001420 <HAL_GetTick>
 8003334:	1b80      	subs	r0, r0, r6
 8003336:	f241 3388 	movw	r3, #5000	; 0x1388
 800333a:	4298      	cmp	r0, r3
 800333c:	d9f2      	bls.n	8003324 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 800333e:	2003      	movs	r0, #3
 8003340:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003342:	4b26      	ldr	r3, [pc, #152]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f003 030c 	and.w	r3, r3, #12
 800334a:	2b08      	cmp	r3, #8
 800334c:	d008      	beq.n	8003360 <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800334e:	f7fe f867 	bl	8001420 <HAL_GetTick>
 8003352:	1b80      	subs	r0, r0, r6
 8003354:	f241 3388 	movw	r3, #5000	; 0x1388
 8003358:	4298      	cmp	r0, r3
 800335a:	d9f2      	bls.n	8003342 <HAL_RCC_ClockConfig+0xd2>
          return HAL_TIMEOUT;
 800335c:	2003      	movs	r0, #3
 800335e:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003360:	4b1d      	ldr	r3, [pc, #116]	; (80033d8 <HAL_RCC_ClockConfig+0x168>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0307 	and.w	r3, r3, #7
 8003368:	429d      	cmp	r5, r3
 800336a:	d20c      	bcs.n	8003386 <HAL_RCC_ClockConfig+0x116>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336c:	4a1a      	ldr	r2, [pc, #104]	; (80033d8 <HAL_RCC_ClockConfig+0x168>)
 800336e:	6813      	ldr	r3, [r2, #0]
 8003370:	f023 0307 	bic.w	r3, r3, #7
 8003374:	432b      	orrs	r3, r5
 8003376:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003378:	6813      	ldr	r3, [r2, #0]
 800337a:	f003 0307 	and.w	r3, r3, #7
 800337e:	429d      	cmp	r5, r3
 8003380:	d001      	beq.n	8003386 <HAL_RCC_ClockConfig+0x116>
      return HAL_ERROR;
 8003382:	2001      	movs	r0, #1
}
 8003384:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003386:	6823      	ldr	r3, [r4, #0]
 8003388:	f013 0f04 	tst.w	r3, #4
 800338c:	d006      	beq.n	800339c <HAL_RCC_ClockConfig+0x12c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800338e:	4a13      	ldr	r2, [pc, #76]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 8003390:	6853      	ldr	r3, [r2, #4]
 8003392:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003396:	68e1      	ldr	r1, [r4, #12]
 8003398:	430b      	orrs	r3, r1
 800339a:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800339c:	6823      	ldr	r3, [r4, #0]
 800339e:	f013 0f08 	tst.w	r3, #8
 80033a2:	d007      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x144>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033a4:	4a0d      	ldr	r2, [pc, #52]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 80033a6:	6853      	ldr	r3, [r2, #4]
 80033a8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80033ac:	6921      	ldr	r1, [r4, #16]
 80033ae:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80033b2:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033b4:	f7ff ff26 	bl	8003204 <HAL_RCC_GetSysClockFreq>
 80033b8:	4b08      	ldr	r3, [pc, #32]	; (80033dc <HAL_RCC_ClockConfig+0x16c>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80033c0:	4a07      	ldr	r2, [pc, #28]	; (80033e0 <HAL_RCC_ClockConfig+0x170>)
 80033c2:	5cd3      	ldrb	r3, [r2, r3]
 80033c4:	40d8      	lsrs	r0, r3
 80033c6:	4b07      	ldr	r3, [pc, #28]	; (80033e4 <HAL_RCC_ClockConfig+0x174>)
 80033c8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80033ca:	2000      	movs	r0, #0
 80033cc:	f7fd ffe6 	bl	800139c <HAL_InitTick>
  return HAL_OK;
 80033d0:	2000      	movs	r0, #0
 80033d2:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80033d4:	2001      	movs	r0, #1
 80033d6:	bd70      	pop	{r4, r5, r6, pc}
 80033d8:	40022000 	.word	0x40022000
 80033dc:	40021000 	.word	0x40021000
 80033e0:	0800b318 	.word	0x0800b318
 80033e4:	20000004 	.word	0x20000004

080033e8 <HAL_RCC_GetHCLKFreq>:
}
 80033e8:	4b01      	ldr	r3, [pc, #4]	; (80033f0 <HAL_RCC_GetHCLKFreq+0x8>)
 80033ea:	6818      	ldr	r0, [r3, #0]
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	20000004 	.word	0x20000004

080033f4 <HAL_RCC_GetPCLK1Freq>:
{
 80033f4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033f6:	f7ff fff7 	bl	80033e8 <HAL_RCC_GetHCLKFreq>
 80033fa:	4b04      	ldr	r3, [pc, #16]	; (800340c <HAL_RCC_GetPCLK1Freq+0x18>)
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003402:	4a03      	ldr	r2, [pc, #12]	; (8003410 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003404:	5cd3      	ldrb	r3, [r2, r3]
}    
 8003406:	40d8      	lsrs	r0, r3
 8003408:	bd08      	pop	{r3, pc}
 800340a:	bf00      	nop
 800340c:	40021000 	.word	0x40021000
 8003410:	0800b328 	.word	0x0800b328

08003414 <HAL_RCC_GetPCLK2Freq>:
{
 8003414:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003416:	f7ff ffe7 	bl	80033e8 <HAL_RCC_GetHCLKFreq>
 800341a:	4b04      	ldr	r3, [pc, #16]	; (800342c <HAL_RCC_GetPCLK2Freq+0x18>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003422:	4a03      	ldr	r2, [pc, #12]	; (8003430 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003424:	5cd3      	ldrb	r3, [r2, r3]
} 
 8003426:	40d8      	lsrs	r0, r3
 8003428:	bd08      	pop	{r3, pc}
 800342a:	bf00      	nop
 800342c:	40021000 	.word	0x40021000
 8003430:	0800b328 	.word	0x0800b328

08003434 <HAL_RCC_GetOscConfig>:
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 8003434:	230f      	movs	r3, #15
 8003436:	6003      	str	r3, [r0, #0]
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8003438:	4b2a      	ldr	r3, [pc, #168]	; (80034e4 <HAL_RCC_GetOscConfig+0xb0>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003440:	d030      	beq.n	80034a4 <HAL_RCC_GetOscConfig+0x70>
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8003442:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003446:	6043      	str	r3, [r0, #4]
  RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 8003448:	4a26      	ldr	r2, [pc, #152]	; (80034e4 <HAL_RCC_GetOscConfig+0xb0>)
 800344a:	6853      	ldr	r3, [r2, #4]
 800344c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003450:	6083      	str	r3, [r0, #8]
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8003452:	6813      	ldr	r3, [r2, #0]
 8003454:	f013 0f01 	tst.w	r3, #1
 8003458:	d030      	beq.n	80034bc <HAL_RCC_GetOscConfig+0x88>
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 800345a:	2301      	movs	r3, #1
 800345c:	6103      	str	r3, [r0, #16]
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 800345e:	4a21      	ldr	r2, [pc, #132]	; (80034e4 <HAL_RCC_GetOscConfig+0xb0>)
 8003460:	6813      	ldr	r3, [r2, #0]
 8003462:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8003466:	6143      	str	r3, [r0, #20]
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8003468:	6a13      	ldr	r3, [r2, #32]
 800346a:	f013 0f04 	tst.w	r3, #4
 800346e:	d028      	beq.n	80034c2 <HAL_RCC_GetOscConfig+0x8e>
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8003470:	2305      	movs	r3, #5
 8003472:	60c3      	str	r3, [r0, #12]
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8003474:	4b1b      	ldr	r3, [pc, #108]	; (80034e4 <HAL_RCC_GetOscConfig+0xb0>)
 8003476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003478:	f013 0f01 	tst.w	r3, #1
 800347c:	d02c      	beq.n	80034d8 <HAL_RCC_GetOscConfig+0xa4>
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 800347e:	2301      	movs	r3, #1
 8003480:	6183      	str	r3, [r0, #24]
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8003482:	4b18      	ldr	r3, [pc, #96]	; (80034e4 <HAL_RCC_GetOscConfig+0xb0>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800348a:	d128      	bne.n	80034de <HAL_RCC_GetOscConfig+0xaa>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 800348c:	2301      	movs	r3, #1
 800348e:	61c3      	str	r3, [r0, #28]
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 8003490:	4a14      	ldr	r2, [pc, #80]	; (80034e4 <HAL_RCC_GetOscConfig+0xb0>)
 8003492:	6853      	ldr	r3, [r2, #4]
 8003494:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003498:	6203      	str	r3, [r0, #32]
  RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 800349a:	6853      	ldr	r3, [r2, #4]
 800349c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80034a0:	6243      	str	r3, [r0, #36]	; 0x24
 80034a2:	4770      	bx	lr
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 80034a4:	4b0f      	ldr	r3, [pc, #60]	; (80034e4 <HAL_RCC_GetOscConfig+0xb0>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80034ac:	d003      	beq.n	80034b6 <HAL_RCC_GetOscConfig+0x82>
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 80034ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034b2:	6043      	str	r3, [r0, #4]
 80034b4:	e7c8      	b.n	8003448 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 80034b6:	2300      	movs	r3, #0
 80034b8:	6043      	str	r3, [r0, #4]
 80034ba:	e7c5      	b.n	8003448 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 80034bc:	2300      	movs	r3, #0
 80034be:	6103      	str	r3, [r0, #16]
 80034c0:	e7cd      	b.n	800345e <HAL_RCC_GetOscConfig+0x2a>
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 80034c2:	4b08      	ldr	r3, [pc, #32]	; (80034e4 <HAL_RCC_GetOscConfig+0xb0>)
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	f013 0f01 	tst.w	r3, #1
 80034ca:	d002      	beq.n	80034d2 <HAL_RCC_GetOscConfig+0x9e>
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 80034cc:	2301      	movs	r3, #1
 80034ce:	60c3      	str	r3, [r0, #12]
 80034d0:	e7d0      	b.n	8003474 <HAL_RCC_GetOscConfig+0x40>
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 80034d2:	2300      	movs	r3, #0
 80034d4:	60c3      	str	r3, [r0, #12]
 80034d6:	e7cd      	b.n	8003474 <HAL_RCC_GetOscConfig+0x40>
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 80034d8:	2300      	movs	r3, #0
 80034da:	6183      	str	r3, [r0, #24]
 80034dc:	e7d1      	b.n	8003482 <HAL_RCC_GetOscConfig+0x4e>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 80034de:	2302      	movs	r3, #2
 80034e0:	61c3      	str	r3, [r0, #28]
 80034e2:	e7d5      	b.n	8003490 <HAL_RCC_GetOscConfig+0x5c>
 80034e4:	40021000 	.word	0x40021000

080034e8 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80034e8:	230f      	movs	r3, #15
 80034ea:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80034ec:	4b0b      	ldr	r3, [pc, #44]	; (800351c <HAL_RCC_GetClockConfig+0x34>)
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	f002 0203 	and.w	r2, r2, #3
 80034f4:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80034fc:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003504:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	08db      	lsrs	r3, r3, #3
 800350a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800350e:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003510:	4b03      	ldr	r3, [pc, #12]	; (8003520 <HAL_RCC_GetClockConfig+0x38>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	600b      	str	r3, [r1, #0]
 800351a:	4770      	bx	lr
 800351c:	40021000 	.word	0x40021000
 8003520:	40022000 	.word	0x40022000

08003524 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003524:	4770      	bx	lr

08003526 <HAL_RCC_NMI_IRQHandler>:
{
 8003526:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003528:	4b05      	ldr	r3, [pc, #20]	; (8003540 <HAL_RCC_NMI_IRQHandler+0x1a>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003530:	d100      	bne.n	8003534 <HAL_RCC_NMI_IRQHandler+0xe>
 8003532:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 8003534:	f7ff fff6 	bl	8003524 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003538:	2280      	movs	r2, #128	; 0x80
 800353a:	4b02      	ldr	r3, [pc, #8]	; (8003544 <HAL_RCC_NMI_IRQHandler+0x1e>)
 800353c:	701a      	strb	r2, [r3, #0]
}
 800353e:	e7f8      	b.n	8003532 <HAL_RCC_NMI_IRQHandler+0xc>
 8003540:	40021000 	.word	0x40021000
 8003544:	4002100a 	.word	0x4002100a

08003548 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003548:	b570      	push	{r4, r5, r6, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800354e:	6803      	ldr	r3, [r0, #0]
 8003550:	f013 0f01 	tst.w	r3, #1
 8003554:	d034      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003556:	4b3e      	ldr	r3, [pc, #248]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003558:	69db      	ldr	r3, [r3, #28]
 800355a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800355e:	d148      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003560:	4b3b      	ldr	r3, [pc, #236]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003562:	69da      	ldr	r2, [r3, #28]
 8003564:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003568:	61da      	str	r2, [r3, #28]
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003570:	9301      	str	r3, [sp, #4]
 8003572:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003574:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003576:	4b37      	ldr	r3, [pc, #220]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800357e:	d03a      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003580:	4b33      	ldr	r3, [pc, #204]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003582:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003584:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003588:	d011      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x66>
 800358a:	6862      	ldr	r2, [r4, #4]
 800358c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003590:	4293      	cmp	r3, r2
 8003592:	d00c      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003594:	4a2e      	ldr	r2, [pc, #184]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003596:	6a13      	ldr	r3, [r2, #32]
 8003598:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800359c:	492e      	ldr	r1, [pc, #184]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800359e:	2601      	movs	r6, #1
 80035a0:	600e      	str	r6, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035a2:	2600      	movs	r6, #0
 80035a4:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80035a6:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80035a8:	f013 0f01 	tst.w	r3, #1
 80035ac:	d137      	bne.n	800361e <HAL_RCCEx_PeriphCLKConfig+0xd6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80035ae:	4a28      	ldr	r2, [pc, #160]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80035b0:	6a13      	ldr	r3, [r2, #32]
 80035b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035b6:	6861      	ldr	r1, [r4, #4]
 80035b8:	430b      	orrs	r3, r1
 80035ba:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035bc:	2d00      	cmp	r5, #0
 80035be:	d13f      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035c0:	6823      	ldr	r3, [r4, #0]
 80035c2:	f013 0f02 	tst.w	r3, #2
 80035c6:	d006      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035c8:	4a21      	ldr	r2, [pc, #132]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80035ca:	6853      	ldr	r3, [r2, #4]
 80035cc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80035d0:	68a1      	ldr	r1, [r4, #8]
 80035d2:	430b      	orrs	r3, r1
 80035d4:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035d6:	6823      	ldr	r3, [r4, #0]
 80035d8:	f013 0f10 	tst.w	r3, #16
 80035dc:	d035      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035de:	4a1c      	ldr	r2, [pc, #112]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80035e0:	6853      	ldr	r3, [r2, #4]
 80035e2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80035e6:	68e1      	ldr	r1, [r4, #12]
 80035e8:	430b      	orrs	r3, r1
 80035ea:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80035ec:	2000      	movs	r0, #0
}
 80035ee:	b002      	add	sp, #8
 80035f0:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 80035f2:	2500      	movs	r5, #0
 80035f4:	e7bf      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035f6:	4a17      	ldr	r2, [pc, #92]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80035f8:	6813      	ldr	r3, [r2, #0]
 80035fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035fe:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003600:	f7fd ff0e 	bl	8001420 <HAL_GetTick>
 8003604:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003606:	4b13      	ldr	r3, [pc, #76]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800360e:	d1b7      	bne.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003610:	f7fd ff06 	bl	8001420 <HAL_GetTick>
 8003614:	1b80      	subs	r0, r0, r6
 8003616:	2864      	cmp	r0, #100	; 0x64
 8003618:	d9f5      	bls.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0xbe>
          return HAL_TIMEOUT;
 800361a:	2003      	movs	r0, #3
 800361c:	e7e7      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0xa6>
        tickstart = HAL_GetTick();
 800361e:	f7fd feff 	bl	8001420 <HAL_GetTick>
 8003622:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003624:	4b0a      	ldr	r3, [pc, #40]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	f013 0f02 	tst.w	r3, #2
 800362c:	d1bf      	bne.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x66>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362e:	f7fd fef7 	bl	8001420 <HAL_GetTick>
 8003632:	1b80      	subs	r0, r0, r6
 8003634:	f241 3388 	movw	r3, #5000	; 0x1388
 8003638:	4298      	cmp	r0, r3
 800363a:	d9f3      	bls.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xdc>
            return HAL_TIMEOUT;
 800363c:	2003      	movs	r0, #3
 800363e:	e7d6      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0xa6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003640:	69d3      	ldr	r3, [r2, #28]
 8003642:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003646:	61d3      	str	r3, [r2, #28]
 8003648:	e7ba      	b.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x78>
  return HAL_OK;
 800364a:	2000      	movs	r0, #0
 800364c:	e7cf      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0xa6>
 800364e:	bf00      	nop
 8003650:	40021000 	.word	0x40021000
 8003654:	40007000 	.word	0x40007000
 8003658:	42420440 	.word	0x42420440

0800365c <HAL_RCCEx_GetPeriphCLKConfig>:
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t srcclk = 0U;
  
  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800365c:	2301      	movs	r3, #1
 800365e:	6003      	str	r3, [r0, #0]

  /* Get the RTC configuration -----------------------------------------------*/
  srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003660:	4b08      	ldr	r3, [pc, #32]	; (8003684 <HAL_RCCEx_GetPeriphCLKConfig+0x28>)
 8003662:	6a1a      	ldr	r2, [r3, #32]
 8003664:	f402 7240 	and.w	r2, r2, #768	; 0x300
  /* Source clock is LSE or LSI*/
  PeriphClkInit->RTCClockSelection = srcclk;
 8003668:	6042      	str	r2, [r0, #4]

  /* Get the ADC clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_ADC;
 800366a:	2203      	movs	r2, #3
 800366c:	6002      	str	r2, [r0, #0]
  PeriphClkInit->AdcClockSelection = __HAL_RCC_GET_ADC_SOURCE();
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8003674:	6082      	str	r2, [r0, #8]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /* Get the USB clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 8003676:	2213      	movs	r2, #19
 8003678:	6002      	str	r2, [r0, #0]
  PeriphClkInit->UsbClockSelection = __HAL_RCC_GET_USB_SOURCE();
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003680:	60c3      	str	r3, [r0, #12]
 8003682:	4770      	bx	lr
 8003684:	40021000 	.word	0x40021000

08003688 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003688:	b530      	push	{r4, r5, lr}
 800368a:	b087      	sub	sp, #28
 800368c:	4605      	mov	r5, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800368e:	4c38      	ldr	r4, [pc, #224]	; (8003770 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
 8003690:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003694:	f10d 0e18 	add.w	lr, sp, #24
 8003698:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800369c:	8a23      	ldrh	r3, [r4, #16]
 800369e:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 80036a2:	2d02      	cmp	r5, #2
 80036a4:	d053      	beq.n	800374e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 80036a6:	2d10      	cmp	r5, #16
 80036a8:	d003      	beq.n	80036b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a>
 80036aa:	2d01      	cmp	r5, #1
 80036ac:	d02b      	beq.n	8003706 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
  uint32_t temp_reg = 0U, frequency = 0U;
 80036ae:	2000      	movs	r0, #0
 80036b0:	e057      	b.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80036b2:	4b30      	ldr	r3, [pc, #192]	; (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 80036b4:	685a      	ldr	r2, [r3, #4]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80036bc:	d053      	beq.n	8003766 <HAL_RCCEx_GetPeriphCLKFreq+0xde>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036be:	f3c2 4383 	ubfx	r3, r2, #18, #4
 80036c2:	a906      	add	r1, sp, #24
 80036c4:	440b      	add	r3, r1
 80036c6:	f813 0c10 	ldrb.w	r0, [r3, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036ca:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80036ce:	d016      	beq.n	80036fe <HAL_RCCEx_GetPeriphCLKFreq+0x76>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036d0:	4b28      	ldr	r3, [pc, #160]	; (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80036d8:	440b      	add	r3, r1
 80036da:	f813 2c14 	ldrb.w	r2, [r3, #-20]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80036de:	4b26      	ldr	r3, [pc, #152]	; (8003778 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 80036e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80036e4:	fb03 f000 	mul.w	r0, r3, r0
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80036e8:	4b22      	ldr	r3, [pc, #136]	; (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80036f0:	d137      	bne.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
 80036f2:	0040      	lsls	r0, r0, #1
 80036f4:	4b21      	ldr	r3, [pc, #132]	; (800377c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
 80036f6:	fba3 3000 	umull	r3, r0, r3, r0
 80036fa:	0840      	lsrs	r0, r0, #1
 80036fc:	e031      	b.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036fe:	4b20      	ldr	r3, [pc, #128]	; (8003780 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
 8003700:	fb03 f000 	mul.w	r0, r3, r0
 8003704:	e7f0      	b.n	80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8003706:	4b1b      	ldr	r3, [pc, #108]	; (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 8003708:	6a1b      	ldr	r3, [r3, #32]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800370a:	f240 3202 	movw	r2, #770	; 0x302
 800370e:	401a      	ands	r2, r3
 8003710:	f5b2 7f81 	cmp.w	r2, #258	; 0x102
 8003714:	d029      	beq.n	800376a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800371a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800371e:	d004      	beq.n	800372a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      {
        frequency = LSI_VALUE;
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003720:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003724:	d009      	beq.n	800373a <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
        frequency = HSE_VALUE / 128U;
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 8003726:	2000      	movs	r0, #0
 8003728:	e01b      	b.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800372a:	4a12      	ldr	r2, [pc, #72]	; (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 800372c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800372e:	f012 0f02 	tst.w	r2, #2
 8003732:	d0f5      	beq.n	8003720 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        frequency = LSI_VALUE;
 8003734:	f649 4040 	movw	r0, #40000	; 0x9c40
 8003738:	e013      	b.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800373a:	4b0e      	ldr	r3, [pc, #56]	; (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003742:	d002      	beq.n	800374a <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
        frequency = HSE_VALUE / 128U;
 8003744:	f24f 4024 	movw	r0, #62500	; 0xf424
  default: 
    {
      break;
    }
  }
  return(frequency);
 8003748:	e00b      	b.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
        frequency = 0U;
 800374a:	2000      	movs	r0, #0
 800374c:	e009      	b.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800374e:	f7ff fe61 	bl	8003414 <HAL_RCC_GetPCLK2Freq>
 8003752:	4b08      	ldr	r3, [pc, #32]	; (8003774 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f3c3 3381 	ubfx	r3, r3, #14, #2
 800375a:	3301      	adds	r3, #1
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8003762:	b007      	add	sp, #28
 8003764:	bd30      	pop	{r4, r5, pc}
  uint32_t temp_reg = 0U, frequency = 0U;
 8003766:	2000      	movs	r0, #0
 8003768:	e7fb      	b.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
        frequency = LSE_VALUE;
 800376a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800376e:	e7f8      	b.n	8003762 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8003770:	0800b344 	.word	0x0800b344
 8003774:	40021000 	.word	0x40021000
 8003778:	007a1200 	.word	0x007a1200
 800377c:	aaaaaaab 	.word	0xaaaaaaab
 8003780:	003d0900 	.word	0x003d0900

08003784 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003784:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003786:	6a03      	ldr	r3, [r0, #32]
 8003788:	f023 0301 	bic.w	r3, r3, #1
 800378c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800378e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003790:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003792:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003794:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003798:	680d      	ldr	r5, [r1, #0]
 800379a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800379c:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037a0:	688d      	ldr	r5, [r1, #8]
 80037a2:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037a4:	4d0d      	ldr	r5, [pc, #52]	; (80037dc <TIM_OC1_SetConfig+0x58>)
 80037a6:	42a8      	cmp	r0, r5
 80037a8:	d009      	beq.n	80037be <TIM_OC1_SetConfig+0x3a>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80037aa:	4d0c      	ldr	r5, [pc, #48]	; (80037dc <TIM_OC1_SetConfig+0x58>)
 80037ac:	42a8      	cmp	r0, r5
 80037ae:	d00d      	beq.n	80037cc <TIM_OC1_SetConfig+0x48>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037b0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037b2:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037b4:	684a      	ldr	r2, [r1, #4]
 80037b6:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037b8:	6203      	str	r3, [r0, #32]
}
 80037ba:	bc30      	pop	{r4, r5}
 80037bc:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 80037be:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80037c2:	68cd      	ldr	r5, [r1, #12]
 80037c4:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80037c6:	f023 0304 	bic.w	r3, r3, #4
 80037ca:	e7ee      	b.n	80037aa <TIM_OC1_SetConfig+0x26>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037cc:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 80037d0:	694d      	ldr	r5, [r1, #20]
 80037d2:	432c      	orrs	r4, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80037d4:	698d      	ldr	r5, [r1, #24]
 80037d6:	432c      	orrs	r4, r5
 80037d8:	e7ea      	b.n	80037b0 <TIM_OC1_SetConfig+0x2c>
 80037da:	bf00      	nop
 80037dc:	40012c00 	.word	0x40012c00

080037e0 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037e0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037e2:	6a03      	ldr	r3, [r0, #32]
 80037e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037e8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ea:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037ec:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037ee:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80037f0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037f4:	680d      	ldr	r5, [r1, #0]
 80037f6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80037f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037fc:	688d      	ldr	r5, [r1, #8]
 80037fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003802:	4d0f      	ldr	r5, [pc, #60]	; (8003840 <TIM_OC3_SetConfig+0x60>)
 8003804:	42a8      	cmp	r0, r5
 8003806:	d009      	beq.n	800381c <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003808:	4d0d      	ldr	r5, [pc, #52]	; (8003840 <TIM_OC3_SetConfig+0x60>)
 800380a:	42a8      	cmp	r0, r5
 800380c:	d00e      	beq.n	800382c <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800380e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003810:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003812:	684a      	ldr	r2, [r1, #4]
 8003814:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003816:	6203      	str	r3, [r0, #32]
}
 8003818:	bc30      	pop	{r4, r5}
 800381a:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 800381c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003820:	68cd      	ldr	r5, [r1, #12]
 8003822:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003826:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800382a:	e7ed      	b.n	8003808 <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800382c:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003830:	694d      	ldr	r5, [r1, #20]
 8003832:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003836:	698d      	ldr	r5, [r1, #24]
 8003838:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 800383c:	e7e7      	b.n	800380e <TIM_OC3_SetConfig+0x2e>
 800383e:	bf00      	nop
 8003840:	40012c00 	.word	0x40012c00

08003844 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003844:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003846:	6a03      	ldr	r3, [r0, #32]
 8003848:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800384c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800384e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003850:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003852:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003854:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003858:	680d      	ldr	r5, [r1, #0]
 800385a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800385e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003862:	688d      	ldr	r5, [r1, #8]
 8003864:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003868:	4d07      	ldr	r5, [pc, #28]	; (8003888 <TIM_OC4_SetConfig+0x44>)
 800386a:	42a8      	cmp	r0, r5
 800386c:	d006      	beq.n	800387c <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800386e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003870:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003872:	684a      	ldr	r2, [r1, #4]
 8003874:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003876:	6203      	str	r3, [r0, #32]
}
 8003878:	bc30      	pop	{r4, r5}
 800387a:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 800387c:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8003880:	694d      	ldr	r5, [r1, #20]
 8003882:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8003886:	e7f2      	b.n	800386e <TIM_OC4_SetConfig+0x2a>
 8003888:	40012c00 	.word	0x40012c00

0800388c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800388c:	b410      	push	{r4}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800388e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003890:	6a04      	ldr	r4, [r0, #32]
 8003892:	f024 0401 	bic.w	r4, r4, #1
 8003896:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003898:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800389a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800389e:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038a2:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80038a6:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038a8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80038aa:	6203      	str	r3, [r0, #32]
}
 80038ac:	bc10      	pop	{r4}
 80038ae:	4770      	bx	lr

080038b0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80038b0:	b430      	push	{r4, r5}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038b2:	6a04      	ldr	r4, [r0, #32]
 80038b4:	f024 0410 	bic.w	r4, r4, #16
 80038b8:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038ba:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80038bc:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80038be:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80038c2:	ea44 2202 	orr.w	r2, r4, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038c6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80038ca:	031b      	lsls	r3, r3, #12
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038d0:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80038d4:	0109      	lsls	r1, r1, #4
 80038d6:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 80038da:	430d      	orrs	r5, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038dc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80038de:	6205      	str	r5, [r0, #32]
}
 80038e0:	bc30      	pop	{r4, r5}
 80038e2:	4770      	bx	lr

080038e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038e4:	b410      	push	{r4}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038e6:	6a03      	ldr	r3, [r0, #32]
 80038e8:	f023 0310 	bic.w	r3, r3, #16
 80038ec:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038ee:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80038f0:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038f2:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038f6:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80038fe:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003902:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003904:	6203      	str	r3, [r0, #32]
}
 8003906:	bc10      	pop	{r4}
 8003908:	4770      	bx	lr

0800390a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800390a:	b430      	push	{r4, r5}
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800390c:	6a04      	ldr	r4, [r0, #32]
 800390e:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8003912:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003914:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8003916:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003918:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 800391c:	4322      	orrs	r2, r4

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800391e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	b2db      	uxtb	r3, r3
 8003926:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003928:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800392c:	0209      	lsls	r1, r1, #8
 800392e:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 8003932:	430d      	orrs	r5, r1

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003934:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8003936:	6205      	str	r5, [r0, #32]
}
 8003938:	bc30      	pop	{r4, r5}
 800393a:	4770      	bx	lr

0800393c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800393c:	b430      	push	{r4, r5}
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800393e:	6a04      	ldr	r4, [r0, #32]
 8003940:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8003944:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003946:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8003948:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800394a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800394e:	ea44 2202 	orr.w	r2, r4, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003952:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003956:	031b      	lsls	r3, r3, #12
 8003958:	b29b      	uxth	r3, r3
 800395a:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~TIM_CCER_CC4P;
 800395c:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003960:	0309      	lsls	r1, r1, #12
 8003962:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8003966:	430d      	orrs	r5, r1

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003968:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 800396a:	6205      	str	r5, [r0, #32]
}
 800396c:	bc30      	pop	{r4, r5}
 800396e:	4770      	bx	lr

08003970 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003970:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003976:	f041 0107 	orr.w	r1, r1, #7
 800397a:	430b      	orrs	r3, r1
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800397c:	6083      	str	r3, [r0, #8]
 800397e:	4770      	bx	lr

08003980 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003980:	b410      	push	{r4}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8003982:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003984:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003988:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800398c:	4319      	orrs	r1, r3
 800398e:	430c      	orrs	r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003990:	6084      	str	r4, [r0, #8]
}
 8003992:	bc10      	pop	{r4}
 8003994:	4770      	bx	lr

08003996 <TIM_SlaveTimer_SetConfig>:
{
 8003996:	b510      	push	{r4, lr}
  tmpsmcr = htim->Instance->SMCR;
 8003998:	6802      	ldr	r2, [r0, #0]
 800399a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800399c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80039a0:	684c      	ldr	r4, [r1, #4]
 80039a2:	4323      	orrs	r3, r4
  tmpsmcr &= ~TIM_SMCR_SMS;
 80039a4:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80039a8:	680c      	ldr	r4, [r1, #0]
 80039aa:	4323      	orrs	r3, r4
  htim->Instance->SMCR = tmpsmcr;
 80039ac:	6093      	str	r3, [r2, #8]
  switch (sSlaveConfig->InputTrigger)
 80039ae:	684b      	ldr	r3, [r1, #4]
 80039b0:	2b50      	cmp	r3, #80	; 0x50
 80039b2:	d01f      	beq.n	80039f4 <TIM_SlaveTimer_SetConfig+0x5e>
 80039b4:	d90a      	bls.n	80039cc <TIM_SlaveTimer_SetConfig+0x36>
 80039b6:	2b60      	cmp	r3, #96	; 0x60
 80039b8:	d022      	beq.n	8003a00 <TIM_SlaveTimer_SetConfig+0x6a>
 80039ba:	2b70      	cmp	r3, #112	; 0x70
 80039bc:	d125      	bne.n	8003a0a <TIM_SlaveTimer_SetConfig+0x74>
      TIM_ETR_SetConfig(htim->Instance,
 80039be:	690b      	ldr	r3, [r1, #16]
 80039c0:	688a      	ldr	r2, [r1, #8]
 80039c2:	68c9      	ldr	r1, [r1, #12]
 80039c4:	6800      	ldr	r0, [r0, #0]
 80039c6:	f7ff ffdb 	bl	8003980 <TIM_ETR_SetConfig>
    break;
 80039ca:	bd10      	pop	{r4, pc}
  switch (sSlaveConfig->InputTrigger)
 80039cc:	2b40      	cmp	r3, #64	; 0x40
 80039ce:	d110      	bne.n	80039f2 <TIM_SlaveTimer_SetConfig+0x5c>
      tmpccer = htim->Instance->CCER;
 80039d0:	6803      	ldr	r3, [r0, #0]
 80039d2:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80039d4:	6a1a      	ldr	r2, [r3, #32]
 80039d6:	f022 0201 	bic.w	r2, r2, #1
 80039da:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80039dc:	6802      	ldr	r2, [r0, #0]
 80039de:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80039e4:	6909      	ldr	r1, [r1, #16]
 80039e6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 80039ea:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 80039ec:	6803      	ldr	r3, [r0, #0]
 80039ee:	621c      	str	r4, [r3, #32]
    break;
 80039f0:	bd10      	pop	{r4, pc}
 80039f2:	bd10      	pop	{r4, pc}
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039f4:	690a      	ldr	r2, [r1, #16]
 80039f6:	6889      	ldr	r1, [r1, #8]
 80039f8:	6800      	ldr	r0, [r0, #0]
 80039fa:	f7ff ff47 	bl	800388c <TIM_TI1_ConfigInputStage>
    break;
 80039fe:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a00:	690a      	ldr	r2, [r1, #16]
 8003a02:	6889      	ldr	r1, [r1, #8]
 8003a04:	6800      	ldr	r0, [r0, #0]
 8003a06:	f7ff ff6d 	bl	80038e4 <TIM_TI2_ConfigInputStage>
 8003a0a:	bd10      	pop	{r4, pc}
{
 8003a0c:	4770      	bx	lr
{
 8003a0e:	4770      	bx	lr

08003a10 <HAL_TIM_Base_DeInit>:
{
 8003a10:	b510      	push	{r4, lr}
 8003a12:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8003a14:	2302      	movs	r3, #2
 8003a16:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8003a1a:	6803      	ldr	r3, [r0, #0]
 8003a1c:	6a19      	ldr	r1, [r3, #32]
 8003a1e:	f241 1211 	movw	r2, #4369	; 0x1111
 8003a22:	4211      	tst	r1, r2
 8003a24:	d108      	bne.n	8003a38 <HAL_TIM_Base_DeInit+0x28>
 8003a26:	6a19      	ldr	r1, [r3, #32]
 8003a28:	f240 4244 	movw	r2, #1092	; 0x444
 8003a2c:	4211      	tst	r1, r2
 8003a2e:	d103      	bne.n	8003a38 <HAL_TIM_Base_DeInit+0x28>
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	f022 0201 	bic.w	r2, r2, #1
 8003a36:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 8003a38:	4620      	mov	r0, r4
 8003a3a:	f7fd f95f 	bl	8000cfc <HAL_TIM_Base_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 8003a3e:	2000      	movs	r0, #0
 8003a40:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003a44:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003a48:	bd10      	pop	{r4, pc}

08003a4a <HAL_TIM_Base_Start>:
  htim->State= HAL_TIM_STATE_BUSY;
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 8003a50:	6802      	ldr	r2, [r0, #0]
 8003a52:	6813      	ldr	r3, [r2, #0]
 8003a54:	f043 0301 	orr.w	r3, r3, #1
 8003a58:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8003a60:	2000      	movs	r0, #0
 8003a62:	4770      	bx	lr

08003a64 <HAL_TIM_Base_Stop>:
  htim->State= HAL_TIM_STATE_BUSY;
 8003a64:	2302      	movs	r3, #2
 8003a66:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8003a6a:	6803      	ldr	r3, [r0, #0]
 8003a6c:	6a19      	ldr	r1, [r3, #32]
 8003a6e:	f241 1211 	movw	r2, #4369	; 0x1111
 8003a72:	4211      	tst	r1, r2
 8003a74:	d108      	bne.n	8003a88 <HAL_TIM_Base_Stop+0x24>
 8003a76:	6a19      	ldr	r1, [r3, #32]
 8003a78:	f240 4244 	movw	r2, #1092	; 0x444
 8003a7c:	4211      	tst	r1, r2
 8003a7e:	d103      	bne.n	8003a88 <HAL_TIM_Base_Stop+0x24>
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	f022 0201 	bic.w	r2, r2, #1
 8003a86:	601a      	str	r2, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8003a8e:	2000      	movs	r0, #0
 8003a90:	4770      	bx	lr

08003a92 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a92:	6802      	ldr	r2, [r0, #0]
 8003a94:	68d3      	ldr	r3, [r2, #12]
 8003a96:	f043 0301 	orr.w	r3, r3, #1
 8003a9a:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8003a9c:	6802      	ldr	r2, [r0, #0]
 8003a9e:	6813      	ldr	r3, [r2, #0]
 8003aa0:	f043 0301 	orr.w	r3, r3, #1
 8003aa4:	6013      	str	r3, [r2, #0]
}
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	4770      	bx	lr

08003aaa <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003aaa:	6802      	ldr	r2, [r0, #0]
 8003aac:	68d3      	ldr	r3, [r2, #12]
 8003aae:	f023 0301 	bic.w	r3, r3, #1
 8003ab2:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8003ab4:	6803      	ldr	r3, [r0, #0]
 8003ab6:	6a19      	ldr	r1, [r3, #32]
 8003ab8:	f241 1211 	movw	r2, #4369	; 0x1111
 8003abc:	4211      	tst	r1, r2
 8003abe:	d108      	bne.n	8003ad2 <HAL_TIM_Base_Stop_IT+0x28>
 8003ac0:	6a19      	ldr	r1, [r3, #32]
 8003ac2:	f240 4244 	movw	r2, #1092	; 0x444
 8003ac6:	4211      	tst	r1, r2
 8003ac8:	d103      	bne.n	8003ad2 <HAL_TIM_Base_Stop_IT+0x28>
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	f022 0201 	bic.w	r2, r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]
}
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	4770      	bx	lr

08003ad6 <HAL_TIM_Base_Start_DMA>:
{
 8003ad6:	b538      	push	{r3, r4, r5, lr}
  if((htim->State == HAL_TIM_STATE_BUSY))
 8003ad8:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8003adc:	b2ed      	uxtb	r5, r5
 8003ade:	2d02      	cmp	r5, #2
 8003ae0:	d026      	beq.n	8003b30 <HAL_TIM_Base_Start_DMA+0x5a>
  else if((htim->State == HAL_TIM_STATE_READY))
 8003ae2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d018      	beq.n	8003b1e <HAL_TIM_Base_Start_DMA+0x48>
 8003aec:	4613      	mov	r3, r2
 8003aee:	4604      	mov	r4, r0
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8003af0:	6a02      	ldr	r2, [r0, #32]
 8003af2:	4810      	ldr	r0, [pc, #64]	; (8003b34 <HAL_TIM_Base_Start_DMA+0x5e>)
 8003af4:	6290      	str	r0, [r2, #40]	; 0x28
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8003af6:	6a22      	ldr	r2, [r4, #32]
 8003af8:	480f      	ldr	r0, [pc, #60]	; (8003b38 <HAL_TIM_Base_Start_DMA+0x62>)
 8003afa:	6310      	str	r0, [r2, #48]	; 0x30
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, Length);
 8003afc:	6822      	ldr	r2, [r4, #0]
 8003afe:	322c      	adds	r2, #44	; 0x2c
 8003b00:	6a20      	ldr	r0, [r4, #32]
 8003b02:	f7fd fed9 	bl	80018b8 <HAL_DMA_Start_IT>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 8003b06:	6822      	ldr	r2, [r4, #0]
 8003b08:	68d3      	ldr	r3, [r2, #12]
 8003b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b0e:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8003b10:	6822      	ldr	r2, [r4, #0]
 8003b12:	6813      	ldr	r3, [r2, #0]
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	bd38      	pop	{r3, r4, r5, pc}
    if((pData == 0U) && (Length > 0U))
 8003b1e:	b119      	cbz	r1, 8003b28 <HAL_TIM_Base_Start_DMA+0x52>
      htim->State = HAL_TIM_STATE_BUSY;
 8003b20:	2302      	movs	r3, #2
 8003b22:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8003b26:	e7e1      	b.n	8003aec <HAL_TIM_Base_Start_DMA+0x16>
    if((pData == 0U) && (Length > 0U))
 8003b28:	2a00      	cmp	r2, #0
 8003b2a:	d0f9      	beq.n	8003b20 <HAL_TIM_Base_Start_DMA+0x4a>
      return HAL_ERROR;
 8003b2c:	2001      	movs	r0, #1
}
 8003b2e:	bd38      	pop	{r3, r4, r5, pc}
     return HAL_BUSY;
 8003b30:	2002      	movs	r0, #2
 8003b32:	bd38      	pop	{r3, r4, r5, pc}
 8003b34:	08004343 	.word	0x08004343
 8003b38:	08004573 	.word	0x08004573

08003b3c <HAL_TIM_Base_Stop_DMA>:
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 8003b3c:	6802      	ldr	r2, [r0, #0]
 8003b3e:	68d3      	ldr	r3, [r2, #12]
 8003b40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b44:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8003b46:	6803      	ldr	r3, [r0, #0]
 8003b48:	6a19      	ldr	r1, [r3, #32]
 8003b4a:	f241 1211 	movw	r2, #4369	; 0x1111
 8003b4e:	4211      	tst	r1, r2
 8003b50:	d108      	bne.n	8003b64 <HAL_TIM_Base_Stop_DMA+0x28>
 8003b52:	6a19      	ldr	r1, [r3, #32]
 8003b54:	f240 4244 	movw	r2, #1092	; 0x444
 8003b58:	4211      	tst	r1, r2
 8003b5a:	d103      	bne.n	8003b64 <HAL_TIM_Base_Stop_DMA+0x28>
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	f022 0201 	bic.w	r2, r2, #1
 8003b62:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003b64:	2301      	movs	r3, #1
 8003b66:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	4770      	bx	lr

08003b6e <HAL_TIM_OC_MspInit>:
{
 8003b6e:	4770      	bx	lr

08003b70 <HAL_TIM_OC_MspDeInit>:
{
 8003b70:	4770      	bx	lr

08003b72 <HAL_TIM_OC_DeInit>:
{
 8003b72:	b510      	push	{r4, lr}
 8003b74:	4604      	mov	r4, r0
   htim->State = HAL_TIM_STATE_BUSY;
 8003b76:	2302      	movs	r3, #2
 8003b78:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8003b7c:	6803      	ldr	r3, [r0, #0]
 8003b7e:	6a19      	ldr	r1, [r3, #32]
 8003b80:	f241 1211 	movw	r2, #4369	; 0x1111
 8003b84:	4211      	tst	r1, r2
 8003b86:	d108      	bne.n	8003b9a <HAL_TIM_OC_DeInit+0x28>
 8003b88:	6a19      	ldr	r1, [r3, #32]
 8003b8a:	f240 4244 	movw	r2, #1092	; 0x444
 8003b8e:	4211      	tst	r1, r2
 8003b90:	d103      	bne.n	8003b9a <HAL_TIM_OC_DeInit+0x28>
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	f022 0201 	bic.w	r2, r2, #1
 8003b98:	601a      	str	r2, [r3, #0]
  HAL_TIM_OC_MspDeInit(htim);
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	f7ff ffe8 	bl	8003b70 <HAL_TIM_OC_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 8003ba0:	2000      	movs	r0, #0
 8003ba2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003ba6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003baa:	bd10      	pop	{r4, pc}

08003bac <HAL_TIM_PWM_MspInit>:
{
 8003bac:	4770      	bx	lr

08003bae <HAL_TIM_PWM_MspDeInit>:
{
 8003bae:	4770      	bx	lr

08003bb0 <HAL_TIM_PWM_DeInit>:
{
 8003bb0:	b510      	push	{r4, lr}
 8003bb2:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8003bba:	6803      	ldr	r3, [r0, #0]
 8003bbc:	6a19      	ldr	r1, [r3, #32]
 8003bbe:	f241 1211 	movw	r2, #4369	; 0x1111
 8003bc2:	4211      	tst	r1, r2
 8003bc4:	d108      	bne.n	8003bd8 <HAL_TIM_PWM_DeInit+0x28>
 8003bc6:	6a19      	ldr	r1, [r3, #32]
 8003bc8:	f240 4244 	movw	r2, #1092	; 0x444
 8003bcc:	4211      	tst	r1, r2
 8003bce:	d103      	bne.n	8003bd8 <HAL_TIM_PWM_DeInit+0x28>
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	f022 0201 	bic.w	r2, r2, #1
 8003bd6:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_MspDeInit(htim);
 8003bd8:	4620      	mov	r0, r4
 8003bda:	f7ff ffe8 	bl	8003bae <HAL_TIM_PWM_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 8003bde:	2000      	movs	r0, #0
 8003be0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003be4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003be8:	bd10      	pop	{r4, pc}

08003bea <HAL_TIM_IC_MspInit>:
{
 8003bea:	4770      	bx	lr

08003bec <HAL_TIM_IC_MspDeInit>:
{
 8003bec:	4770      	bx	lr

08003bee <HAL_TIM_IC_DeInit>:
{
 8003bee:	b510      	push	{r4, lr}
 8003bf0:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8003bf8:	6803      	ldr	r3, [r0, #0]
 8003bfa:	6a19      	ldr	r1, [r3, #32]
 8003bfc:	f241 1211 	movw	r2, #4369	; 0x1111
 8003c00:	4211      	tst	r1, r2
 8003c02:	d108      	bne.n	8003c16 <HAL_TIM_IC_DeInit+0x28>
 8003c04:	6a19      	ldr	r1, [r3, #32]
 8003c06:	f240 4244 	movw	r2, #1092	; 0x444
 8003c0a:	4211      	tst	r1, r2
 8003c0c:	d103      	bne.n	8003c16 <HAL_TIM_IC_DeInit+0x28>
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	f022 0201 	bic.w	r2, r2, #1
 8003c14:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_MspDeInit(htim);
 8003c16:	4620      	mov	r0, r4
 8003c18:	f7ff ffe8 	bl	8003bec <HAL_TIM_IC_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003c22:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003c26:	bd10      	pop	{r4, pc}

08003c28 <HAL_TIM_OnePulse_MspInit>:
{
 8003c28:	4770      	bx	lr

08003c2a <HAL_TIM_OnePulse_MspDeInit>:
{
 8003c2a:	4770      	bx	lr

08003c2c <HAL_TIM_OnePulse_DeInit>:
{
 8003c2c:	b510      	push	{r4, lr}
 8003c2e:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8003c30:	2302      	movs	r3, #2
 8003c32:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8003c36:	6803      	ldr	r3, [r0, #0]
 8003c38:	6a19      	ldr	r1, [r3, #32]
 8003c3a:	f241 1211 	movw	r2, #4369	; 0x1111
 8003c3e:	4211      	tst	r1, r2
 8003c40:	d108      	bne.n	8003c54 <HAL_TIM_OnePulse_DeInit+0x28>
 8003c42:	6a19      	ldr	r1, [r3, #32]
 8003c44:	f240 4244 	movw	r2, #1092	; 0x444
 8003c48:	4211      	tst	r1, r2
 8003c4a:	d103      	bne.n	8003c54 <HAL_TIM_OnePulse_DeInit+0x28>
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	f022 0201 	bic.w	r2, r2, #1
 8003c52:	601a      	str	r2, [r3, #0]
  HAL_TIM_OnePulse_MspDeInit(htim);
 8003c54:	4620      	mov	r0, r4
 8003c56:	f7ff ffe8 	bl	8003c2a <HAL_TIM_OnePulse_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 8003c5a:	2000      	movs	r0, #0
 8003c5c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003c60:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003c64:	bd10      	pop	{r4, pc}

08003c66 <HAL_TIM_Encoder_MspInit>:
{
 8003c66:	4770      	bx	lr

08003c68 <HAL_TIM_Encoder_MspDeInit>:
{
 8003c68:	4770      	bx	lr

08003c6a <HAL_TIM_Encoder_DeInit>:
{
 8003c6a:	b510      	push	{r4, lr}
 8003c6c:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8003c6e:	2302      	movs	r3, #2
 8003c70:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8003c74:	6803      	ldr	r3, [r0, #0]
 8003c76:	6a19      	ldr	r1, [r3, #32]
 8003c78:	f241 1211 	movw	r2, #4369	; 0x1111
 8003c7c:	4211      	tst	r1, r2
 8003c7e:	d108      	bne.n	8003c92 <HAL_TIM_Encoder_DeInit+0x28>
 8003c80:	6a19      	ldr	r1, [r3, #32]
 8003c82:	f240 4244 	movw	r2, #1092	; 0x444
 8003c86:	4211      	tst	r1, r2
 8003c88:	d103      	bne.n	8003c92 <HAL_TIM_Encoder_DeInit+0x28>
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	f022 0201 	bic.w	r2, r2, #1
 8003c90:	601a      	str	r2, [r3, #0]
  HAL_TIM_Encoder_MspDeInit(htim);
 8003c92:	4620      	mov	r0, r4
 8003c94:	f7ff ffe8 	bl	8003c68 <HAL_TIM_Encoder_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003c9e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003ca2:	bd10      	pop	{r4, pc}

08003ca4 <HAL_TIM_DMABurst_WriteStart>:
{
 8003ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ca8:	9e06      	ldr	r6, [sp, #24]
  if((htim->State == HAL_TIM_STATE_BUSY))
 8003caa:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003cae:	b2e4      	uxtb	r4, r4
 8003cb0:	2c02      	cmp	r4, #2
 8003cb2:	f000 809f 	beq.w	8003df4 <HAL_TIM_DMABurst_WriteStart+0x150>
  else if((htim->State == HAL_TIM_STATE_READY))
 8003cb6:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003cba:	b2e4      	uxtb	r4, r4
 8003cbc:	2c01      	cmp	r4, #1
 8003cbe:	d02c      	beq.n	8003d1a <HAL_TIM_DMABurst_WriteStart+0x76>
 8003cc0:	461f      	mov	r7, r3
 8003cc2:	4615      	mov	r5, r2
 8003cc4:	4688      	mov	r8, r1
 8003cc6:	4604      	mov	r4, r0
  switch(BurstRequestSrc)
 8003cc8:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8003ccc:	d065      	beq.n	8003d9a <HAL_TIM_DMABurst_WriteStart+0xf6>
 8003cce:	d82e      	bhi.n	8003d2e <HAL_TIM_DMABurst_WriteStart+0x8a>
 8003cd0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8003cd4:	d043      	beq.n	8003d5e <HAL_TIM_DMABurst_WriteStart+0xba>
 8003cd6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003cda:	d04f      	beq.n	8003d7c <HAL_TIM_DMABurst_WriteStart+0xd8>
 8003cdc:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003ce0:	d10d      	bne.n	8003cfe <HAL_TIM_DMABurst_WriteStart+0x5a>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8003ce2:	6a03      	ldr	r3, [r0, #32]
 8003ce4:	4a45      	ldr	r2, [pc, #276]	; (8003dfc <HAL_TIM_DMABurst_WriteStart+0x158>)
 8003ce6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8003ce8:	6a03      	ldr	r3, [r0, #32]
 8003cea:	4a45      	ldr	r2, [pc, #276]	; (8003e00 <HAL_TIM_DMABurst_WriteStart+0x15c>)
 8003cec:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 8003cee:	6802      	ldr	r2, [r0, #0]
 8003cf0:	0a33      	lsrs	r3, r6, #8
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	324c      	adds	r2, #76	; 0x4c
 8003cf6:	4639      	mov	r1, r7
 8003cf8:	6a00      	ldr	r0, [r0, #32]
 8003cfa:	f7fd fddd 	bl	80018b8 <HAL_DMA_Start_IT>
   htim->Instance->DCR = BurstBaseAddress | BurstLength;
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	ea46 0608 	orr.w	r6, r6, r8
 8003d04:	649e      	str	r6, [r3, #72]	; 0x48
   __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	68da      	ldr	r2, [r3, #12]
 8003d0a:	432a      	orrs	r2, r5
 8003d0c:	60da      	str	r2, [r3, #12]
   htim->State = HAL_TIM_STATE_READY;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003d14:	2000      	movs	r0, #0
 8003d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((BurstBuffer == 0U) && (BurstLength > 0U))
 8003d1a:	b11b      	cbz	r3, 8003d24 <HAL_TIM_DMABurst_WriteStart+0x80>
      htim->State = HAL_TIM_STATE_BUSY;
 8003d1c:	2402      	movs	r4, #2
 8003d1e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 8003d22:	e7cd      	b.n	8003cc0 <HAL_TIM_DMABurst_WriteStart+0x1c>
    if((BurstBuffer == 0U) && (BurstLength > 0U))
 8003d24:	2e00      	cmp	r6, #0
 8003d26:	d0f9      	beq.n	8003d1c <HAL_TIM_DMABurst_WriteStart+0x78>
      return HAL_ERROR;
 8003d28:	2001      	movs	r0, #1
}
 8003d2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch(BurstRequestSrc)
 8003d2e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003d32:	d041      	beq.n	8003db8 <HAL_TIM_DMABurst_WriteStart+0x114>
 8003d34:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003d38:	d04d      	beq.n	8003dd6 <HAL_TIM_DMABurst_WriteStart+0x132>
 8003d3a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003d3e:	d1de      	bne.n	8003cfe <HAL_TIM_DMABurst_WriteStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback =  TIM_DMADelayPulseCplt;
 8003d40:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003d42:	4a30      	ldr	r2, [pc, #192]	; (8003e04 <HAL_TIM_DMABurst_WriteStart+0x160>)
 8003d44:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003d46:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003d48:	4a2d      	ldr	r2, [pc, #180]	; (8003e00 <HAL_TIM_DMABurst_WriteStart+0x15c>)
 8003d4a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 8003d4c:	6802      	ldr	r2, [r0, #0]
 8003d4e:	0a33      	lsrs	r3, r6, #8
 8003d50:	3301      	adds	r3, #1
 8003d52:	324c      	adds	r2, #76	; 0x4c
 8003d54:	4639      	mov	r1, r7
 8003d56:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8003d58:	f7fd fdae 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003d5c:	e7cf      	b.n	8003cfe <HAL_TIM_DMABurst_WriteStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback =  TIM_DMADelayPulseCplt;
 8003d5e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d60:	4a28      	ldr	r2, [pc, #160]	; (8003e04 <HAL_TIM_DMABurst_WriteStart+0x160>)
 8003d62:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003d64:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d66:	4a26      	ldr	r2, [pc, #152]	; (8003e00 <HAL_TIM_DMABurst_WriteStart+0x15c>)
 8003d68:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 8003d6a:	6802      	ldr	r2, [r0, #0]
 8003d6c:	0a33      	lsrs	r3, r6, #8
 8003d6e:	3301      	adds	r3, #1
 8003d70:	324c      	adds	r2, #76	; 0x4c
 8003d72:	4639      	mov	r1, r7
 8003d74:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003d76:	f7fd fd9f 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003d7a:	e7c0      	b.n	8003cfe <HAL_TIM_DMABurst_WriteStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback =  TIM_DMADelayPulseCplt;
 8003d7c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003d7e:	4a21      	ldr	r2, [pc, #132]	; (8003e04 <HAL_TIM_DMABurst_WriteStart+0x160>)
 8003d80:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003d82:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003d84:	4a1e      	ldr	r2, [pc, #120]	; (8003e00 <HAL_TIM_DMABurst_WriteStart+0x15c>)
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 8003d88:	6802      	ldr	r2, [r0, #0]
 8003d8a:	0a33      	lsrs	r3, r6, #8
 8003d8c:	3301      	adds	r3, #1
 8003d8e:	324c      	adds	r2, #76	; 0x4c
 8003d90:	4639      	mov	r1, r7
 8003d92:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8003d94:	f7fd fd90 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003d98:	e7b1      	b.n	8003cfe <HAL_TIM_DMABurst_WriteStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback =  TIM_DMADelayPulseCplt;
 8003d9a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003d9c:	4a19      	ldr	r2, [pc, #100]	; (8003e04 <HAL_TIM_DMABurst_WriteStart+0x160>)
 8003d9e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003da0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003da2:	4a17      	ldr	r2, [pc, #92]	; (8003e00 <HAL_TIM_DMABurst_WriteStart+0x15c>)
 8003da4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 8003da6:	6802      	ldr	r2, [r0, #0]
 8003da8:	0a33      	lsrs	r3, r6, #8
 8003daa:	3301      	adds	r3, #1
 8003dac:	324c      	adds	r2, #76	; 0x4c
 8003dae:	4639      	mov	r1, r7
 8003db0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003db2:	f7fd fd81 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003db6:	e7a2      	b.n	8003cfe <HAL_TIM_DMABurst_WriteStart+0x5a>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 8003db8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003dba:	4a13      	ldr	r2, [pc, #76]	; (8003e08 <HAL_TIM_DMABurst_WriteStart+0x164>)
 8003dbc:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8003dbe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003dc0:	4a0f      	ldr	r2, [pc, #60]	; (8003e00 <HAL_TIM_DMABurst_WriteStart+0x15c>)
 8003dc2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 8003dc4:	6802      	ldr	r2, [r0, #0]
 8003dc6:	0a33      	lsrs	r3, r6, #8
 8003dc8:	3301      	adds	r3, #1
 8003dca:	324c      	adds	r2, #76	; 0x4c
 8003dcc:	4639      	mov	r1, r7
 8003dce:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8003dd0:	f7fd fd72 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003dd4:	e793      	b.n	8003cfe <HAL_TIM_DMABurst_WriteStart+0x5a>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8003dd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003dd8:	4a0c      	ldr	r2, [pc, #48]	; (8003e0c <HAL_TIM_DMABurst_WriteStart+0x168>)
 8003dda:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 8003ddc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003dde:	4a08      	ldr	r2, [pc, #32]	; (8003e00 <HAL_TIM_DMABurst_WriteStart+0x15c>)
 8003de0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 8003de2:	6802      	ldr	r2, [r0, #0]
 8003de4:	0a33      	lsrs	r3, r6, #8
 8003de6:	3301      	adds	r3, #1
 8003de8:	324c      	adds	r2, #76	; 0x4c
 8003dea:	4639      	mov	r1, r7
 8003dec:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003dee:	f7fd fd63 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003df2:	e784      	b.n	8003cfe <HAL_TIM_DMABurst_WriteStart+0x5a>
     return HAL_BUSY;
 8003df4:	2002      	movs	r0, #2
 8003df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003dfa:	bf00      	nop
 8003dfc:	08004343 	.word	0x08004343
 8003e00:	08004573 	.word	0x08004573
 8003e04:	0800439f 	.word	0x0800439f
 8003e08:	08006409 	.word	0x08006409
 8003e0c:	08004561 	.word	0x08004561

08003e10 <HAL_TIM_DMABurst_WriteStop>:
{
 8003e10:	b538      	push	{r3, r4, r5, lr}
 8003e12:	4605      	mov	r5, r0
 8003e14:	460c      	mov	r4, r1
  switch(BurstRequestSrc)
 8003e16:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8003e1a:	d028      	beq.n	8003e6e <HAL_TIM_DMABurst_WriteStop+0x5e>
 8003e1c:	d812      	bhi.n	8003e44 <HAL_TIM_DMABurst_WriteStop+0x34>
 8003e1e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003e22:	d01c      	beq.n	8003e5e <HAL_TIM_DMABurst_WriteStop+0x4e>
 8003e24:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8003e28:	d01d      	beq.n	8003e66 <HAL_TIM_DMABurst_WriteStop+0x56>
 8003e2a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8003e2e:	d102      	bne.n	8003e36 <HAL_TIM_DMABurst_WriteStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_UPDATE]);
 8003e30:	6a00      	ldr	r0, [r0, #32]
 8003e32:	f7fd fd7b 	bl	800192c <HAL_DMA_Abort>
  __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8003e36:	682a      	ldr	r2, [r5, #0]
 8003e38:	68d3      	ldr	r3, [r2, #12]
 8003e3a:	ea23 0404 	bic.w	r4, r3, r4
 8003e3e:	60d4      	str	r4, [r2, #12]
}
 8003e40:	2000      	movs	r0, #0
 8003e42:	bd38      	pop	{r3, r4, r5, pc}
  switch(BurstRequestSrc)
 8003e44:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8003e48:	d015      	beq.n	8003e76 <HAL_TIM_DMABurst_WriteStop+0x66>
 8003e4a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8003e4e:	d016      	beq.n	8003e7e <HAL_TIM_DMABurst_WriteStop+0x6e>
 8003e50:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003e54:	d1ef      	bne.n	8003e36 <HAL_TIM_DMABurst_WriteStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC4]);
 8003e56:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8003e58:	f7fd fd68 	bl	800192c <HAL_DMA_Abort>
    break;
 8003e5c:	e7eb      	b.n	8003e36 <HAL_TIM_DMABurst_WriteStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC1]);
 8003e5e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003e60:	f7fd fd64 	bl	800192c <HAL_DMA_Abort>
    break;
 8003e64:	e7e7      	b.n	8003e36 <HAL_TIM_DMABurst_WriteStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC2]);
 8003e66:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8003e68:	f7fd fd60 	bl	800192c <HAL_DMA_Abort>
    break;
 8003e6c:	e7e3      	b.n	8003e36 <HAL_TIM_DMABurst_WriteStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC3]);
 8003e6e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003e70:	f7fd fd5c 	bl	800192c <HAL_DMA_Abort>
    break;
 8003e74:	e7df      	b.n	8003e36 <HAL_TIM_DMABurst_WriteStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8003e76:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8003e78:	f7fd fd58 	bl	800192c <HAL_DMA_Abort>
    break;
 8003e7c:	e7db      	b.n	8003e36 <HAL_TIM_DMABurst_WriteStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8003e7e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003e80:	f7fd fd54 	bl	800192c <HAL_DMA_Abort>
    break;
 8003e84:	e7d7      	b.n	8003e36 <HAL_TIM_DMABurst_WriteStop+0x26>

08003e86 <HAL_TIM_DMABurst_ReadStart>:
{
 8003e86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e8a:	9e06      	ldr	r6, [sp, #24]
  if((htim->State == HAL_TIM_STATE_BUSY))
 8003e8c:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003e90:	b2e4      	uxtb	r4, r4
 8003e92:	2c02      	cmp	r4, #2
 8003e94:	f000 809f 	beq.w	8003fd6 <HAL_TIM_DMABurst_ReadStart+0x150>
  else if((htim->State == HAL_TIM_STATE_READY))
 8003e98:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003e9c:	b2e4      	uxtb	r4, r4
 8003e9e:	2c01      	cmp	r4, #1
 8003ea0:	d02c      	beq.n	8003efc <HAL_TIM_DMABurst_ReadStart+0x76>
 8003ea2:	461f      	mov	r7, r3
 8003ea4:	4615      	mov	r5, r2
 8003ea6:	4688      	mov	r8, r1
 8003ea8:	4604      	mov	r4, r0
  switch(BurstRequestSrc)
 8003eaa:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8003eae:	d065      	beq.n	8003f7c <HAL_TIM_DMABurst_ReadStart+0xf6>
 8003eb0:	d82e      	bhi.n	8003f10 <HAL_TIM_DMABurst_ReadStart+0x8a>
 8003eb2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8003eb6:	d043      	beq.n	8003f40 <HAL_TIM_DMABurst_ReadStart+0xba>
 8003eb8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003ebc:	d04f      	beq.n	8003f5e <HAL_TIM_DMABurst_ReadStart+0xd8>
 8003ebe:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003ec2:	d10d      	bne.n	8003ee0 <HAL_TIM_DMABurst_ReadStart+0x5a>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8003ec4:	6a03      	ldr	r3, [r0, #32]
 8003ec6:	4a45      	ldr	r2, [pc, #276]	; (8003fdc <HAL_TIM_DMABurst_ReadStart+0x156>)
 8003ec8:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8003eca:	6a03      	ldr	r3, [r0, #32]
 8003ecc:	4a44      	ldr	r2, [pc, #272]	; (8003fe0 <HAL_TIM_DMABurst_ReadStart+0x15a>)
 8003ece:	631a      	str	r2, [r3, #48]	; 0x30
       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 8003ed0:	6801      	ldr	r1, [r0, #0]
 8003ed2:	0a33      	lsrs	r3, r6, #8
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	463a      	mov	r2, r7
 8003ed8:	314c      	adds	r1, #76	; 0x4c
 8003eda:	6a00      	ldr	r0, [r0, #32]
 8003edc:	f7fd fcec 	bl	80018b8 <HAL_DMA_Start_IT>
  htim->Instance->DCR = BurstBaseAddress | BurstLength;
 8003ee0:	6823      	ldr	r3, [r4, #0]
 8003ee2:	ea46 0608 	orr.w	r6, r6, r8
 8003ee6:	649e      	str	r6, [r3, #72]	; 0x48
  __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 8003ee8:	6823      	ldr	r3, [r4, #0]
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	432a      	orrs	r2, r5
 8003eee:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003ef6:	2000      	movs	r0, #0
 8003ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((BurstBuffer == 0U) && (BurstLength > 0U))
 8003efc:	b11b      	cbz	r3, 8003f06 <HAL_TIM_DMABurst_ReadStart+0x80>
      htim->State = HAL_TIM_STATE_BUSY;
 8003efe:	2402      	movs	r4, #2
 8003f00:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 8003f04:	e7cd      	b.n	8003ea2 <HAL_TIM_DMABurst_ReadStart+0x1c>
    if((BurstBuffer == 0U) && (BurstLength > 0U))
 8003f06:	2e00      	cmp	r6, #0
 8003f08:	d0f9      	beq.n	8003efe <HAL_TIM_DMABurst_ReadStart+0x78>
      return HAL_ERROR;
 8003f0a:	2001      	movs	r0, #1
}
 8003f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch(BurstRequestSrc)
 8003f10:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003f14:	d041      	beq.n	8003f9a <HAL_TIM_DMABurst_ReadStart+0x114>
 8003f16:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003f1a:	d04d      	beq.n	8003fb8 <HAL_TIM_DMABurst_ReadStart+0x132>
 8003f1c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003f20:	d1de      	bne.n	8003ee0 <HAL_TIM_DMABurst_ReadStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback =  TIM_DMACaptureCplt;
 8003f22:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003f24:	4a2f      	ldr	r2, [pc, #188]	; (8003fe4 <HAL_TIM_DMABurst_ReadStart+0x15e>)
 8003f26:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003f28:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003f2a:	4a2d      	ldr	r2, [pc, #180]	; (8003fe0 <HAL_TIM_DMABurst_ReadStart+0x15a>)
 8003f2c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 8003f2e:	6801      	ldr	r1, [r0, #0]
 8003f30:	0a33      	lsrs	r3, r6, #8
 8003f32:	3301      	adds	r3, #1
 8003f34:	463a      	mov	r2, r7
 8003f36:	314c      	adds	r1, #76	; 0x4c
 8003f38:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8003f3a:	f7fd fcbd 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003f3e:	e7cf      	b.n	8003ee0 <HAL_TIM_DMABurst_ReadStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback =  TIM_DMACaptureCplt;
 8003f40:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003f42:	4a28      	ldr	r2, [pc, #160]	; (8003fe4 <HAL_TIM_DMABurst_ReadStart+0x15e>)
 8003f44:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003f46:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003f48:	4a25      	ldr	r2, [pc, #148]	; (8003fe0 <HAL_TIM_DMABurst_ReadStart+0x15a>)
 8003f4a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 8003f4c:	6801      	ldr	r1, [r0, #0]
 8003f4e:	0a33      	lsrs	r3, r6, #8
 8003f50:	3301      	adds	r3, #1
 8003f52:	463a      	mov	r2, r7
 8003f54:	314c      	adds	r1, #76	; 0x4c
 8003f56:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003f58:	f7fd fcae 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003f5c:	e7c0      	b.n	8003ee0 <HAL_TIM_DMABurst_ReadStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback =  TIM_DMACaptureCplt;
 8003f5e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003f60:	4a20      	ldr	r2, [pc, #128]	; (8003fe4 <HAL_TIM_DMABurst_ReadStart+0x15e>)
 8003f62:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003f64:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003f66:	4a1e      	ldr	r2, [pc, #120]	; (8003fe0 <HAL_TIM_DMABurst_ReadStart+0x15a>)
 8003f68:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 8003f6a:	6801      	ldr	r1, [r0, #0]
 8003f6c:	0a33      	lsrs	r3, r6, #8
 8003f6e:	3301      	adds	r3, #1
 8003f70:	463a      	mov	r2, r7
 8003f72:	314c      	adds	r1, #76	; 0x4c
 8003f74:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8003f76:	f7fd fc9f 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003f7a:	e7b1      	b.n	8003ee0 <HAL_TIM_DMABurst_ReadStart+0x5a>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback =  TIM_DMACaptureCplt;
 8003f7c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003f7e:	4a19      	ldr	r2, [pc, #100]	; (8003fe4 <HAL_TIM_DMABurst_ReadStart+0x15e>)
 8003f80:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003f82:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003f84:	4a16      	ldr	r2, [pc, #88]	; (8003fe0 <HAL_TIM_DMABurst_ReadStart+0x15a>)
 8003f86:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 8003f88:	6801      	ldr	r1, [r0, #0]
 8003f8a:	0a33      	lsrs	r3, r6, #8
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	463a      	mov	r2, r7
 8003f90:	314c      	adds	r1, #76	; 0x4c
 8003f92:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003f94:	f7fd fc90 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003f98:	e7a2      	b.n	8003ee0 <HAL_TIM_DMABurst_ReadStart+0x5a>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 8003f9a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003f9c:	4a12      	ldr	r2, [pc, #72]	; (8003fe8 <HAL_TIM_DMABurst_ReadStart+0x162>)
 8003f9e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8003fa0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003fa2:	4a0f      	ldr	r2, [pc, #60]	; (8003fe0 <HAL_TIM_DMABurst_ReadStart+0x15a>)
 8003fa4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 8003fa6:	6801      	ldr	r1, [r0, #0]
 8003fa8:	0a33      	lsrs	r3, r6, #8
 8003faa:	3301      	adds	r3, #1
 8003fac:	463a      	mov	r2, r7
 8003fae:	314c      	adds	r1, #76	; 0x4c
 8003fb0:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8003fb2:	f7fd fc81 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003fb6:	e793      	b.n	8003ee0 <HAL_TIM_DMABurst_ReadStart+0x5a>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8003fb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003fba:	4a0c      	ldr	r2, [pc, #48]	; (8003fec <HAL_TIM_DMABurst_ReadStart+0x166>)
 8003fbc:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 8003fbe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003fc0:	4a07      	ldr	r2, [pc, #28]	; (8003fe0 <HAL_TIM_DMABurst_ReadStart+0x15a>)
 8003fc2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 8003fc4:	6801      	ldr	r1, [r0, #0]
 8003fc6:	0a33      	lsrs	r3, r6, #8
 8003fc8:	3301      	adds	r3, #1
 8003fca:	463a      	mov	r2, r7
 8003fcc:	314c      	adds	r1, #76	; 0x4c
 8003fce:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003fd0:	f7fd fc72 	bl	80018b8 <HAL_DMA_Start_IT>
    break;
 8003fd4:	e784      	b.n	8003ee0 <HAL_TIM_DMABurst_ReadStart+0x5a>
     return HAL_BUSY;
 8003fd6:	2002      	movs	r0, #2
 8003fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fdc:	08004343 	.word	0x08004343
 8003fe0:	08004573 	.word	0x08004573
 8003fe4:	08004357 	.word	0x08004357
 8003fe8:	08006409 	.word	0x08006409
 8003fec:	08004561 	.word	0x08004561

08003ff0 <HAL_TIM_DMABurst_ReadStop>:
{
 8003ff0:	b538      	push	{r3, r4, r5, lr}
 8003ff2:	4605      	mov	r5, r0
 8003ff4:	460c      	mov	r4, r1
  switch(BurstRequestSrc)
 8003ff6:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8003ffa:	d028      	beq.n	800404e <HAL_TIM_DMABurst_ReadStop+0x5e>
 8003ffc:	d812      	bhi.n	8004024 <HAL_TIM_DMABurst_ReadStop+0x34>
 8003ffe:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004002:	d01c      	beq.n	800403e <HAL_TIM_DMABurst_ReadStop+0x4e>
 8004004:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004008:	d01d      	beq.n	8004046 <HAL_TIM_DMABurst_ReadStop+0x56>
 800400a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800400e:	d102      	bne.n	8004016 <HAL_TIM_DMABurst_ReadStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_UPDATE]);
 8004010:	6a00      	ldr	r0, [r0, #32]
 8004012:	f7fd fc8b 	bl	800192c <HAL_DMA_Abort>
  __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8004016:	682a      	ldr	r2, [r5, #0]
 8004018:	68d3      	ldr	r3, [r2, #12]
 800401a:	ea23 0404 	bic.w	r4, r3, r4
 800401e:	60d4      	str	r4, [r2, #12]
}
 8004020:	2000      	movs	r0, #0
 8004022:	bd38      	pop	{r3, r4, r5, pc}
  switch(BurstRequestSrc)
 8004024:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8004028:	d015      	beq.n	8004056 <HAL_TIM_DMABurst_ReadStop+0x66>
 800402a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800402e:	d016      	beq.n	800405e <HAL_TIM_DMABurst_ReadStop+0x6e>
 8004030:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8004034:	d1ef      	bne.n	8004016 <HAL_TIM_DMABurst_ReadStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC4]);
 8004036:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004038:	f7fd fc78 	bl	800192c <HAL_DMA_Abort>
    break;
 800403c:	e7eb      	b.n	8004016 <HAL_TIM_DMABurst_ReadStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC1]);
 800403e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8004040:	f7fd fc74 	bl	800192c <HAL_DMA_Abort>
    break;
 8004044:	e7e7      	b.n	8004016 <HAL_TIM_DMABurst_ReadStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC2]);
 8004046:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8004048:	f7fd fc70 	bl	800192c <HAL_DMA_Abort>
    break;
 800404c:	e7e3      	b.n	8004016 <HAL_TIM_DMABurst_ReadStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC3]);
 800404e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8004050:	f7fd fc6c 	bl	800192c <HAL_DMA_Abort>
    break;
 8004054:	e7df      	b.n	8004016 <HAL_TIM_DMABurst_ReadStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8004056:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8004058:	f7fd fc68 	bl	800192c <HAL_DMA_Abort>
    break;
 800405c:	e7db      	b.n	8004016 <HAL_TIM_DMABurst_ReadStop+0x26>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
 800405e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004060:	f7fd fc64 	bl	800192c <HAL_DMA_Abort>
    break;
 8004064:	e7d7      	b.n	8004016 <HAL_TIM_DMABurst_ReadStop+0x26>

08004066 <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 8004066:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800406a:	2b01      	cmp	r3, #1
 800406c:	d00c      	beq.n	8004088 <HAL_TIM_GenerateEvent+0x22>
  htim->State = HAL_TIM_STATE_BUSY;
 800406e:	2302      	movs	r3, #2
 8004070:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  htim->Instance->EGR = EventSource;
 8004074:	6803      	ldr	r3, [r0, #0]
 8004076:	6159      	str	r1, [r3, #20]
  htim->State = HAL_TIM_STATE_READY;
 8004078:	2301      	movs	r3, #1
 800407a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800407e:	2300      	movs	r3, #0
 8004080:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8004084:	4618      	mov	r0, r3
 8004086:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004088:	2002      	movs	r0, #2
}
 800408a:	4770      	bx	lr

0800408c <HAL_TIM_ConfigOCrefClear>:
  __HAL_LOCK(htim);
 800408c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004090:	2b01      	cmp	r3, #1
 8004092:	d061      	beq.n	8004158 <HAL_TIM_ConfigOCrefClear+0xcc>
{
 8004094:	b570      	push	{r4, r5, r6, lr}
 8004096:	4616      	mov	r6, r2
 8004098:	460d      	mov	r5, r1
 800409a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800409c:	2301      	movs	r3, #1
 800409e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80040a2:	2302      	movs	r3, #2
 80040a4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (sClearInputConfig->ClearInputSource)
 80040a8:	684b      	ldr	r3, [r1, #4]
 80040aa:	b163      	cbz	r3, 80040c6 <HAL_TIM_ConfigOCrefClear+0x3a>
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d00e      	beq.n	80040ce <HAL_TIM_ConfigOCrefClear+0x42>
  switch (Channel)
 80040b0:	2e0c      	cmp	r6, #12
 80040b2:	d81a      	bhi.n	80040ea <HAL_TIM_ConfigOCrefClear+0x5e>
 80040b4:	e8df f006 	tbb	[pc, r6]
 80040b8:	19191912 	.word	0x19191912
 80040bc:	19191926 	.word	0x19191926
 80040c0:	19191934 	.word	0x19191934
 80040c4:	42          	.byte	0x42
 80040c5:	00          	.byte	0x00
      htim->Instance->SMCR = tmpsmcr;
 80040c6:	6803      	ldr	r3, [r0, #0]
 80040c8:	2200      	movs	r2, #0
 80040ca:	609a      	str	r2, [r3, #8]
    break;
 80040cc:	e7f0      	b.n	80040b0 <HAL_TIM_ConfigOCrefClear+0x24>
      TIM_ETR_SetConfig(htim->Instance,
 80040ce:	690b      	ldr	r3, [r1, #16]
 80040d0:	688a      	ldr	r2, [r1, #8]
 80040d2:	68c9      	ldr	r1, [r1, #12]
 80040d4:	6800      	ldr	r0, [r0, #0]
 80040d6:	f7ff fc53 	bl	8003980 <TIM_ETR_SetConfig>
    break;
 80040da:	e7e9      	b.n	80040b0 <HAL_TIM_ConfigOCrefClear+0x24>
        if(sClearInputConfig->ClearInputState != RESET)
 80040dc:	682b      	ldr	r3, [r5, #0]
 80040de:	b15b      	cbz	r3, 80040f8 <HAL_TIM_ConfigOCrefClear+0x6c>
          htim->Instance->CCMR1 |= TIM_CCMR1_OC1CE;
 80040e0:	6822      	ldr	r2, [r4, #0]
 80040e2:	6993      	ldr	r3, [r2, #24]
 80040e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040e8:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 80040ea:	2301      	movs	r3, #1
 80040ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80040f0:	2000      	movs	r0, #0
 80040f2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80040f6:	bd70      	pop	{r4, r5, r6, pc}
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1CE;
 80040f8:	6822      	ldr	r2, [r4, #0]
 80040fa:	6993      	ldr	r3, [r2, #24]
 80040fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004100:	6193      	str	r3, [r2, #24]
 8004102:	e7f2      	b.n	80040ea <HAL_TIM_ConfigOCrefClear+0x5e>
        if(sClearInputConfig->ClearInputState != RESET)
 8004104:	682b      	ldr	r3, [r5, #0]
 8004106:	b12b      	cbz	r3, 8004114 <HAL_TIM_ConfigOCrefClear+0x88>
          htim->Instance->CCMR1 |= TIM_CCMR1_OC2CE;
 8004108:	6822      	ldr	r2, [r4, #0]
 800410a:	6993      	ldr	r3, [r2, #24]
 800410c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004110:	6193      	str	r3, [r2, #24]
 8004112:	e7ea      	b.n	80040ea <HAL_TIM_ConfigOCrefClear+0x5e>
          htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2CE;
 8004114:	6822      	ldr	r2, [r4, #0]
 8004116:	6993      	ldr	r3, [r2, #24]
 8004118:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800411c:	6193      	str	r3, [r2, #24]
 800411e:	e7e4      	b.n	80040ea <HAL_TIM_ConfigOCrefClear+0x5e>
        if(sClearInputConfig->ClearInputState != RESET)
 8004120:	682b      	ldr	r3, [r5, #0]
 8004122:	b12b      	cbz	r3, 8004130 <HAL_TIM_ConfigOCrefClear+0xa4>
          htim->Instance->CCMR2 |= TIM_CCMR2_OC3CE;
 8004124:	6822      	ldr	r2, [r4, #0]
 8004126:	69d3      	ldr	r3, [r2, #28]
 8004128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800412c:	61d3      	str	r3, [r2, #28]
 800412e:	e7dc      	b.n	80040ea <HAL_TIM_ConfigOCrefClear+0x5e>
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3CE;
 8004130:	6822      	ldr	r2, [r4, #0]
 8004132:	69d3      	ldr	r3, [r2, #28]
 8004134:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004138:	61d3      	str	r3, [r2, #28]
 800413a:	e7d6      	b.n	80040ea <HAL_TIM_ConfigOCrefClear+0x5e>
        if(sClearInputConfig->ClearInputState != RESET)
 800413c:	682b      	ldr	r3, [r5, #0]
 800413e:	b12b      	cbz	r3, 800414c <HAL_TIM_ConfigOCrefClear+0xc0>
          htim->Instance->CCMR2 |= TIM_CCMR2_OC4CE;
 8004140:	6822      	ldr	r2, [r4, #0]
 8004142:	69d3      	ldr	r3, [r2, #28]
 8004144:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004148:	61d3      	str	r3, [r2, #28]
 800414a:	e7ce      	b.n	80040ea <HAL_TIM_ConfigOCrefClear+0x5e>
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4CE;
 800414c:	6822      	ldr	r2, [r4, #0]
 800414e:	69d3      	ldr	r3, [r2, #28]
 8004150:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004154:	61d3      	str	r3, [r2, #28]
 8004156:	e7c8      	b.n	80040ea <HAL_TIM_ConfigOCrefClear+0x5e>
  __HAL_LOCK(htim);
 8004158:	2002      	movs	r0, #2
 800415a:	4770      	bx	lr

0800415c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800415c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004160:	2b01      	cmp	r3, #1
 8004162:	d07d      	beq.n	8004260 <HAL_TIM_ConfigClockSource+0x104>
{
 8004164:	b510      	push	{r4, lr}
 8004166:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004168:	2301      	movs	r3, #1
 800416a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800416e:	2302      	movs	r3, #2
 8004170:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004174:	6802      	ldr	r2, [r0, #0]
 8004176:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004178:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800417c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004180:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004182:	680b      	ldr	r3, [r1, #0]
 8004184:	2b40      	cmp	r3, #64	; 0x40
 8004186:	d057      	beq.n	8004238 <HAL_TIM_ConfigClockSource+0xdc>
 8004188:	d910      	bls.n	80041ac <HAL_TIM_ConfigClockSource+0x50>
 800418a:	2b70      	cmp	r3, #112	; 0x70
 800418c:	d03e      	beq.n	800420c <HAL_TIM_ConfigClockSource+0xb0>
 800418e:	d81f      	bhi.n	80041d0 <HAL_TIM_ConfigClockSource+0x74>
 8004190:	2b50      	cmp	r3, #80	; 0x50
 8004192:	d047      	beq.n	8004224 <HAL_TIM_ConfigClockSource+0xc8>
 8004194:	2b60      	cmp	r3, #96	; 0x60
 8004196:	d132      	bne.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004198:	68ca      	ldr	r2, [r1, #12]
 800419a:	6849      	ldr	r1, [r1, #4]
 800419c:	6800      	ldr	r0, [r0, #0]
 800419e:	f7ff fba1 	bl	80038e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041a2:	2160      	movs	r1, #96	; 0x60
 80041a4:	6820      	ldr	r0, [r4, #0]
 80041a6:	f7ff fbe3 	bl	8003970 <TIM_ITRx_SetConfig>
    break;
 80041aa:	e028      	b.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 80041ac:	2b10      	cmp	r3, #16
 80041ae:	d04d      	beq.n	800424c <HAL_TIM_ConfigClockSource+0xf0>
 80041b0:	d908      	bls.n	80041c4 <HAL_TIM_ConfigClockSource+0x68>
 80041b2:	2b20      	cmp	r3, #32
 80041b4:	d04f      	beq.n	8004256 <HAL_TIM_ConfigClockSource+0xfa>
 80041b6:	2b30      	cmp	r3, #48	; 0x30
 80041b8:	d121      	bne.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80041ba:	2130      	movs	r1, #48	; 0x30
 80041bc:	6800      	ldr	r0, [r0, #0]
 80041be:	f7ff fbd7 	bl	8003970 <TIM_ITRx_SetConfig>
    break;
 80041c2:	e01c      	b.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 80041c4:	b9db      	cbnz	r3, 80041fe <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80041c6:	2100      	movs	r1, #0
 80041c8:	6800      	ldr	r0, [r0, #0]
 80041ca:	f7ff fbd1 	bl	8003970 <TIM_ITRx_SetConfig>
    break;
 80041ce:	e016      	b.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 80041d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041d4:	d00e      	beq.n	80041f4 <HAL_TIM_ConfigClockSource+0x98>
 80041d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041da:	d110      	bne.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ETR_SetConfig(htim->Instance,
 80041dc:	68cb      	ldr	r3, [r1, #12]
 80041de:	684a      	ldr	r2, [r1, #4]
 80041e0:	6889      	ldr	r1, [r1, #8]
 80041e2:	6800      	ldr	r0, [r0, #0]
 80041e4:	f7ff fbcc 	bl	8003980 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041e8:	6822      	ldr	r2, [r4, #0]
 80041ea:	6893      	ldr	r3, [r2, #8]
 80041ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041f0:	6093      	str	r3, [r2, #8]
    break;
 80041f2:	e004      	b.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80041f4:	6802      	ldr	r2, [r0, #0]
 80041f6:	6893      	ldr	r3, [r2, #8]
 80041f8:	f023 0307 	bic.w	r3, r3, #7
 80041fc:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80041fe:	2301      	movs	r3, #1
 8004200:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004204:	2000      	movs	r0, #0
 8004206:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800420a:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 800420c:	68cb      	ldr	r3, [r1, #12]
 800420e:	684a      	ldr	r2, [r1, #4]
 8004210:	6889      	ldr	r1, [r1, #8]
 8004212:	6800      	ldr	r0, [r0, #0]
 8004214:	f7ff fbb4 	bl	8003980 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004218:	6822      	ldr	r2, [r4, #0]
 800421a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800421c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004220:	6093      	str	r3, [r2, #8]
    break;
 8004222:	e7ec      	b.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004224:	68ca      	ldr	r2, [r1, #12]
 8004226:	6849      	ldr	r1, [r1, #4]
 8004228:	6800      	ldr	r0, [r0, #0]
 800422a:	f7ff fb2f 	bl	800388c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800422e:	2150      	movs	r1, #80	; 0x50
 8004230:	6820      	ldr	r0, [r4, #0]
 8004232:	f7ff fb9d 	bl	8003970 <TIM_ITRx_SetConfig>
    break;
 8004236:	e7e2      	b.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004238:	68ca      	ldr	r2, [r1, #12]
 800423a:	6849      	ldr	r1, [r1, #4]
 800423c:	6800      	ldr	r0, [r0, #0]
 800423e:	f7ff fb25 	bl	800388c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004242:	2140      	movs	r1, #64	; 0x40
 8004244:	6820      	ldr	r0, [r4, #0]
 8004246:	f7ff fb93 	bl	8003970 <TIM_ITRx_SetConfig>
    break;
 800424a:	e7d8      	b.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800424c:	2110      	movs	r1, #16
 800424e:	6800      	ldr	r0, [r0, #0]
 8004250:	f7ff fb8e 	bl	8003970 <TIM_ITRx_SetConfig>
    break;
 8004254:	e7d3      	b.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8004256:	2120      	movs	r1, #32
 8004258:	6800      	ldr	r0, [r0, #0]
 800425a:	f7ff fb89 	bl	8003970 <TIM_ITRx_SetConfig>
    break;
 800425e:	e7ce      	b.n	80041fe <HAL_TIM_ConfigClockSource+0xa2>
  __HAL_LOCK(htim);
 8004260:	2002      	movs	r0, #2
 8004262:	4770      	bx	lr

08004264 <HAL_TIM_ConfigTI1Input>:
  tmpcr2 = htim->Instance->CR2;
 8004264:	6802      	ldr	r2, [r0, #0]
 8004266:	6853      	ldr	r3, [r2, #4]
  tmpcr2 &= ~TIM_CR2_TI1S;
 8004268:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr2 |= TI1_Selection;
 800426c:	4319      	orrs	r1, r3
  htim->Instance->CR2 = tmpcr2;
 800426e:	6051      	str	r1, [r2, #4]
}
 8004270:	2000      	movs	r0, #0
 8004272:	4770      	bx	lr

08004274 <HAL_TIM_SlaveConfigSynchronization>:
{
 8004274:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004276:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800427a:	2b01      	cmp	r3, #1
 800427c:	d101      	bne.n	8004282 <HAL_TIM_SlaveConfigSynchronization+0xe>
 800427e:	2002      	movs	r0, #2
    }
 8004280:	bd38      	pop	{r3, r4, r5, pc}
 8004282:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004284:	2501      	movs	r5, #1
 8004286:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800428a:	2302      	movs	r3, #2
 800428c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8004290:	f7ff fb81 	bl	8003996 <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004294:	6822      	ldr	r2, [r4, #0]
 8004296:	68d3      	ldr	r3, [r2, #12]
 8004298:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800429c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800429e:	6822      	ldr	r2, [r4, #0]
 80042a0:	68d3      	ldr	r3, [r2, #12]
 80042a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042a6:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80042a8:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80042ac:	2000      	movs	r0, #0
 80042ae:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80042b2:	bd38      	pop	{r3, r4, r5, pc}

080042b4 <HAL_TIM_SlaveConfigSynchronization_IT>:
    {
 80042b4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80042b6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d101      	bne.n	80042c2 <HAL_TIM_SlaveConfigSynchronization_IT+0xe>
 80042be:	2002      	movs	r0, #2
}
 80042c0:	bd38      	pop	{r3, r4, r5, pc}
 80042c2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80042c4:	2501      	movs	r5, #1
 80042c6:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80042ca:	2302      	movs	r3, #2
 80042cc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 80042d0:	f7ff fb61 	bl	8003996 <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 80042d4:	6822      	ldr	r2, [r4, #0]
 80042d6:	68d3      	ldr	r3, [r2, #12]
 80042d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042dc:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80042de:	6822      	ldr	r2, [r4, #0]
 80042e0:	68d3      	ldr	r3, [r2, #12]
 80042e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042e6:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80042e8:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80042ec:	2000      	movs	r0, #0
 80042ee:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80042f2:	bd38      	pop	{r3, r4, r5, pc}

080042f4 <HAL_TIM_ReadCapturedValue>:
{
 80042f4:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80042f6:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80042fa:	2a01      	cmp	r2, #1
 80042fc:	d01e      	beq.n	800433c <HAL_TIM_ReadCapturedValue+0x48>
 80042fe:	2201      	movs	r2, #1
 8004300:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  switch (Channel)
 8004304:	290c      	cmp	r1, #12
 8004306:	d817      	bhi.n	8004338 <HAL_TIM_ReadCapturedValue+0x44>
 8004308:	e8df f001 	tbb	[pc, r1]
 800430c:	16161607 	.word	0x16161607
 8004310:	1616160d 	.word	0x1616160d
 8004314:	16161610 	.word	0x16161610
 8004318:	13          	.byte	0x13
 8004319:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 800431a:	6802      	ldr	r2, [r0, #0]
 800431c:	6b50      	ldr	r0, [r2, #52]	; 0x34
  __HAL_UNLOCK(htim);
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  return tmpreg;
 8004324:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 8004326:	6802      	ldr	r2, [r0, #0]
 8004328:	6b90      	ldr	r0, [r2, #56]	; 0x38
      break;
 800432a:	e7f8      	b.n	800431e <HAL_TIM_ReadCapturedValue+0x2a>
      tmpreg =   htim->Instance->CCR3;
 800432c:	6802      	ldr	r2, [r0, #0]
 800432e:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
      break;
 8004330:	e7f5      	b.n	800431e <HAL_TIM_ReadCapturedValue+0x2a>
      tmpreg =   htim->Instance->CCR4;
 8004332:	6802      	ldr	r2, [r0, #0]
 8004334:	6c10      	ldr	r0, [r2, #64]	; 0x40
      break;
 8004336:	e7f2      	b.n	800431e <HAL_TIM_ReadCapturedValue+0x2a>
  uint32_t tmpreg = 0U;
 8004338:	2000      	movs	r0, #0
 800433a:	e7f0      	b.n	800431e <HAL_TIM_ReadCapturedValue+0x2a>
  __HAL_LOCK(htim);
 800433c:	2002      	movs	r0, #2
}
 800433e:	4770      	bx	lr

08004340 <HAL_TIM_PeriodElapsedCallback>:
{
 8004340:	4770      	bx	lr

08004342 <TIM_DMAPeriodElapsedCplt>:
{
 8004342:	b508      	push	{r3, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004344:	6a40      	ldr	r0, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 8004346:	2301      	movs	r3, #1
 8004348:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_PeriodElapsedCallback(htim);
 800434c:	f7ff fff8 	bl	8004340 <HAL_TIM_PeriodElapsedCallback>
 8004350:	bd08      	pop	{r3, pc}

08004352 <HAL_TIM_OC_DelayElapsedCallback>:
{
 8004352:	4770      	bx	lr

08004354 <HAL_TIM_IC_CaptureCallback>:
{
 8004354:	4770      	bx	lr

08004356 <TIM_DMACaptureCplt>:
{
 8004356:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004358:	6a44      	ldr	r4, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 800435a:	2301      	movs	r3, #1
 800435c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004360:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004362:	4298      	cmp	r0, r3
 8004364:	d00e      	beq.n	8004384 <TIM_DMACaptureCplt+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004366:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004368:	4298      	cmp	r0, r3
 800436a:	d00e      	beq.n	800438a <TIM_DMACaptureCplt+0x34>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800436c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800436e:	4298      	cmp	r0, r3
 8004370:	d00e      	beq.n	8004390 <TIM_DMACaptureCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004372:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004374:	4298      	cmp	r0, r3
 8004376:	d00e      	beq.n	8004396 <TIM_DMACaptureCplt+0x40>
  HAL_TIM_IC_CaptureCallback(htim);
 8004378:	4620      	mov	r0, r4
 800437a:	f7ff ffeb 	bl	8004354 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800437e:	2300      	movs	r3, #0
 8004380:	7723      	strb	r3, [r4, #28]
 8004382:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004384:	2301      	movs	r3, #1
 8004386:	7723      	strb	r3, [r4, #28]
 8004388:	e7f6      	b.n	8004378 <TIM_DMACaptureCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800438a:	2302      	movs	r3, #2
 800438c:	7723      	strb	r3, [r4, #28]
 800438e:	e7f3      	b.n	8004378 <TIM_DMACaptureCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004390:	2304      	movs	r3, #4
 8004392:	7723      	strb	r3, [r4, #28]
 8004394:	e7f0      	b.n	8004378 <TIM_DMACaptureCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004396:	2308      	movs	r3, #8
 8004398:	7723      	strb	r3, [r4, #28]
 800439a:	e7ed      	b.n	8004378 <TIM_DMACaptureCplt+0x22>

0800439c <HAL_TIM_PWM_PulseFinishedCallback>:
{
 800439c:	4770      	bx	lr

0800439e <TIM_DMADelayPulseCplt>:
{
 800439e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043a0:	6a44      	ldr	r4, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 80043a2:	2301      	movs	r3, #1
 80043a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80043a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043aa:	4298      	cmp	r0, r3
 80043ac:	d00e      	beq.n	80043cc <TIM_DMADelayPulseCplt+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80043ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80043b0:	4298      	cmp	r0, r3
 80043b2:	d00e      	beq.n	80043d2 <TIM_DMADelayPulseCplt+0x34>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80043b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80043b6:	4298      	cmp	r0, r3
 80043b8:	d00e      	beq.n	80043d8 <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80043ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80043bc:	4298      	cmp	r0, r3
 80043be:	d00e      	beq.n	80043de <TIM_DMADelayPulseCplt+0x40>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c0:	4620      	mov	r0, r4
 80043c2:	f7ff ffeb 	bl	800439c <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043c6:	2300      	movs	r3, #0
 80043c8:	7723      	strb	r3, [r4, #28]
 80043ca:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043cc:	2301      	movs	r3, #1
 80043ce:	7723      	strb	r3, [r4, #28]
 80043d0:	e7f6      	b.n	80043c0 <TIM_DMADelayPulseCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043d2:	2302      	movs	r3, #2
 80043d4:	7723      	strb	r3, [r4, #28]
 80043d6:	e7f3      	b.n	80043c0 <TIM_DMADelayPulseCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043d8:	2304      	movs	r3, #4
 80043da:	7723      	strb	r3, [r4, #28]
 80043dc:	e7f0      	b.n	80043c0 <TIM_DMADelayPulseCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043de:	2308      	movs	r3, #8
 80043e0:	7723      	strb	r3, [r4, #28]
 80043e2:	e7ed      	b.n	80043c0 <TIM_DMADelayPulseCplt+0x22>

080043e4 <HAL_TIM_TriggerCallback>:
{
 80043e4:	4770      	bx	lr

080043e6 <HAL_TIM_IRQHandler>:
{
 80043e6:	b510      	push	{r4, lr}
 80043e8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043ea:	6803      	ldr	r3, [r0, #0]
 80043ec:	691a      	ldr	r2, [r3, #16]
 80043ee:	f012 0f02 	tst.w	r2, #2
 80043f2:	d011      	beq.n	8004418 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80043f4:	68da      	ldr	r2, [r3, #12]
 80043f6:	f012 0f02 	tst.w	r2, #2
 80043fa:	d00d      	beq.n	8004418 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043fc:	f06f 0202 	mvn.w	r2, #2
 8004400:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004402:	2301      	movs	r3, #1
 8004404:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004406:	6803      	ldr	r3, [r0, #0]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f013 0f03 	tst.w	r3, #3
 800440e:	d070      	beq.n	80044f2 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8004410:	f7ff ffa0 	bl	8004354 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004414:	2300      	movs	r3, #0
 8004416:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004418:	6823      	ldr	r3, [r4, #0]
 800441a:	691a      	ldr	r2, [r3, #16]
 800441c:	f012 0f04 	tst.w	r2, #4
 8004420:	d012      	beq.n	8004448 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004422:	68da      	ldr	r2, [r3, #12]
 8004424:	f012 0f04 	tst.w	r2, #4
 8004428:	d00e      	beq.n	8004448 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800442a:	f06f 0204 	mvn.w	r2, #4
 800442e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004430:	2302      	movs	r3, #2
 8004432:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004434:	6823      	ldr	r3, [r4, #0]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	f413 7f40 	tst.w	r3, #768	; 0x300
 800443c:	d05f      	beq.n	80044fe <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800443e:	4620      	mov	r0, r4
 8004440:	f7ff ff88 	bl	8004354 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004444:	2300      	movs	r3, #0
 8004446:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004448:	6823      	ldr	r3, [r4, #0]
 800444a:	691a      	ldr	r2, [r3, #16]
 800444c:	f012 0f08 	tst.w	r2, #8
 8004450:	d012      	beq.n	8004478 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004452:	68da      	ldr	r2, [r3, #12]
 8004454:	f012 0f08 	tst.w	r2, #8
 8004458:	d00e      	beq.n	8004478 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800445a:	f06f 0208 	mvn.w	r2, #8
 800445e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004460:	2304      	movs	r3, #4
 8004462:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004464:	6823      	ldr	r3, [r4, #0]
 8004466:	69db      	ldr	r3, [r3, #28]
 8004468:	f013 0f03 	tst.w	r3, #3
 800446c:	d04e      	beq.n	800450c <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 800446e:	4620      	mov	r0, r4
 8004470:	f7ff ff70 	bl	8004354 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004474:	2300      	movs	r3, #0
 8004476:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004478:	6823      	ldr	r3, [r4, #0]
 800447a:	691a      	ldr	r2, [r3, #16]
 800447c:	f012 0f10 	tst.w	r2, #16
 8004480:	d012      	beq.n	80044a8 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004482:	68da      	ldr	r2, [r3, #12]
 8004484:	f012 0f10 	tst.w	r2, #16
 8004488:	d00e      	beq.n	80044a8 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800448a:	f06f 0210 	mvn.w	r2, #16
 800448e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004490:	2308      	movs	r3, #8
 8004492:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004494:	6823      	ldr	r3, [r4, #0]
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	f413 7f40 	tst.w	r3, #768	; 0x300
 800449c:	d03d      	beq.n	800451a <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 800449e:	4620      	mov	r0, r4
 80044a0:	f7ff ff58 	bl	8004354 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044a4:	2300      	movs	r3, #0
 80044a6:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044a8:	6823      	ldr	r3, [r4, #0]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	f012 0f01 	tst.w	r2, #1
 80044b0:	d003      	beq.n	80044ba <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80044b2:	68da      	ldr	r2, [r3, #12]
 80044b4:	f012 0f01 	tst.w	r2, #1
 80044b8:	d136      	bne.n	8004528 <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	691a      	ldr	r2, [r3, #16]
 80044be:	f012 0f80 	tst.w	r2, #128	; 0x80
 80044c2:	d003      	beq.n	80044cc <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80044c4:	68da      	ldr	r2, [r3, #12]
 80044c6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80044ca:	d134      	bne.n	8004536 <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044cc:	6823      	ldr	r3, [r4, #0]
 80044ce:	691a      	ldr	r2, [r3, #16]
 80044d0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80044d4:	d003      	beq.n	80044de <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80044d6:	68da      	ldr	r2, [r3, #12]
 80044d8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80044dc:	d132      	bne.n	8004544 <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044de:	6823      	ldr	r3, [r4, #0]
 80044e0:	691a      	ldr	r2, [r3, #16]
 80044e2:	f012 0f20 	tst.w	r2, #32
 80044e6:	d003      	beq.n	80044f0 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80044e8:	68da      	ldr	r2, [r3, #12]
 80044ea:	f012 0f20 	tst.w	r2, #32
 80044ee:	d130      	bne.n	8004552 <HAL_TIM_IRQHandler+0x16c>
 80044f0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044f2:	f7ff ff2e 	bl	8004352 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044f6:	4620      	mov	r0, r4
 80044f8:	f7ff ff50 	bl	800439c <HAL_TIM_PWM_PulseFinishedCallback>
 80044fc:	e78a      	b.n	8004414 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fe:	4620      	mov	r0, r4
 8004500:	f7ff ff27 	bl	8004352 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004504:	4620      	mov	r0, r4
 8004506:	f7ff ff49 	bl	800439c <HAL_TIM_PWM_PulseFinishedCallback>
 800450a:	e79b      	b.n	8004444 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800450c:	4620      	mov	r0, r4
 800450e:	f7ff ff20 	bl	8004352 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004512:	4620      	mov	r0, r4
 8004514:	f7ff ff42 	bl	800439c <HAL_TIM_PWM_PulseFinishedCallback>
 8004518:	e7ac      	b.n	8004474 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800451a:	4620      	mov	r0, r4
 800451c:	f7ff ff19 	bl	8004352 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004520:	4620      	mov	r0, r4
 8004522:	f7ff ff3b 	bl	800439c <HAL_TIM_PWM_PulseFinishedCallback>
 8004526:	e7bd      	b.n	80044a4 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004528:	f06f 0201 	mvn.w	r2, #1
 800452c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800452e:	4620      	mov	r0, r4
 8004530:	f7ff ff06 	bl	8004340 <HAL_TIM_PeriodElapsedCallback>
 8004534:	e7c1      	b.n	80044ba <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004536:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800453a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800453c:	4620      	mov	r0, r4
 800453e:	f001 ff6b 	bl	8006418 <HAL_TIMEx_BreakCallback>
 8004542:	e7c3      	b.n	80044cc <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004544:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004548:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800454a:	4620      	mov	r0, r4
 800454c:	f7ff ff4a 	bl	80043e4 <HAL_TIM_TriggerCallback>
 8004550:	e7c5      	b.n	80044de <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004552:	f06f 0220 	mvn.w	r2, #32
 8004556:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8004558:	4620      	mov	r0, r4
 800455a:	f001 ff54 	bl	8006406 <HAL_TIMEx_CommutationCallback>
}
 800455e:	e7c7      	b.n	80044f0 <HAL_TIM_IRQHandler+0x10a>

08004560 <TIM_DMATriggerCplt>:
{
 8004560:	b508      	push	{r3, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004562:	6a40      	ldr	r0, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 8004564:	2301      	movs	r3, #1
 8004566:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_TriggerCallback(htim);
 800456a:	f7ff ff3b 	bl	80043e4 <HAL_TIM_TriggerCallback>
 800456e:	bd08      	pop	{r3, pc}

08004570 <HAL_TIM_ErrorCallback>:
{
 8004570:	4770      	bx	lr

08004572 <TIM_DMAError>:
{
 8004572:	b508      	push	{r3, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004574:	6a40      	ldr	r0, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 8004576:	2301      	movs	r3, #1
 8004578:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 800457c:	f7ff fff8 	bl	8004570 <HAL_TIM_ErrorCallback>
 8004580:	bd08      	pop	{r3, pc}

08004582 <HAL_TIM_Base_GetState>:
  return htim->State;
 8004582:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8004586:	4770      	bx	lr

08004588 <HAL_TIM_OC_GetState>:
  return htim->State;
 8004588:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800458c:	4770      	bx	lr

0800458e <HAL_TIM_PWM_GetState>:
  return htim->State;
 800458e:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8004592:	4770      	bx	lr

08004594 <HAL_TIM_IC_GetState>:
  return htim->State;
 8004594:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8004598:	4770      	bx	lr

0800459a <HAL_TIM_OnePulse_GetState>:
  return htim->State;
 800459a:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800459e:	4770      	bx	lr

080045a0 <HAL_TIM_Encoder_GetState>:
  return htim->State;
 80045a0:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 80045a4:	4770      	bx	lr

080045a6 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80045a6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045a8:	4a1b      	ldr	r2, [pc, #108]	; (8004618 <TIM_Base_SetConfig+0x72>)
 80045aa:	4290      	cmp	r0, r2
 80045ac:	d027      	beq.n	80045fe <TIM_Base_SetConfig+0x58>
 80045ae:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80045b2:	d024      	beq.n	80045fe <TIM_Base_SetConfig+0x58>
 80045b4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80045b8:	4290      	cmp	r0, r2
 80045ba:	d020      	beq.n	80045fe <TIM_Base_SetConfig+0x58>
 80045bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80045c0:	4290      	cmp	r0, r2
 80045c2:	d01c      	beq.n	80045fe <TIM_Base_SetConfig+0x58>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045c4:	4a14      	ldr	r2, [pc, #80]	; (8004618 <TIM_Base_SetConfig+0x72>)
 80045c6:	4290      	cmp	r0, r2
 80045c8:	d01e      	beq.n	8004608 <TIM_Base_SetConfig+0x62>
 80045ca:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80045ce:	d01b      	beq.n	8004608 <TIM_Base_SetConfig+0x62>
 80045d0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80045d4:	4290      	cmp	r0, r2
 80045d6:	d017      	beq.n	8004608 <TIM_Base_SetConfig+0x62>
 80045d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80045dc:	4290      	cmp	r0, r2
 80045de:	d013      	beq.n	8004608 <TIM_Base_SetConfig+0x62>
  tmpcr1 &= ~TIM_CR1_ARPE;
 80045e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80045e4:	694a      	ldr	r2, [r1, #20]
 80045e6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80045e8:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045ea:	688b      	ldr	r3, [r1, #8]
 80045ec:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80045ee:	680b      	ldr	r3, [r1, #0]
 80045f0:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045f2:	4b09      	ldr	r3, [pc, #36]	; (8004618 <TIM_Base_SetConfig+0x72>)
 80045f4:	4298      	cmp	r0, r3
 80045f6:	d00c      	beq.n	8004612 <TIM_Base_SetConfig+0x6c>
  TIMx->EGR = TIM_EGR_UG;
 80045f8:	2301      	movs	r3, #1
 80045fa:	6143      	str	r3, [r0, #20]
 80045fc:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004602:	684a      	ldr	r2, [r1, #4]
 8004604:	4313      	orrs	r3, r2
 8004606:	e7dd      	b.n	80045c4 <TIM_Base_SetConfig+0x1e>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800460c:	68ca      	ldr	r2, [r1, #12]
 800460e:	4313      	orrs	r3, r2
 8004610:	e7e6      	b.n	80045e0 <TIM_Base_SetConfig+0x3a>
    TIMx->RCR = Structure->RepetitionCounter;
 8004612:	690b      	ldr	r3, [r1, #16]
 8004614:	6303      	str	r3, [r0, #48]	; 0x30
 8004616:	e7ef      	b.n	80045f8 <TIM_Base_SetConfig+0x52>
 8004618:	40012c00 	.word	0x40012c00

0800461c <HAL_TIM_Base_Init>:
  if(htim == NULL)
 800461c:	b1a8      	cbz	r0, 800464a <HAL_TIM_Base_Init+0x2e>
{
 800461e:	b510      	push	{r4, lr}
 8004620:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8004622:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004626:	b15b      	cbz	r3, 8004640 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8004628:	2302      	movs	r3, #2
 800462a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800462e:	1d21      	adds	r1, r4, #4
 8004630:	6820      	ldr	r0, [r4, #0]
 8004632:	f7ff ffb8 	bl	80045a6 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8004636:	2301      	movs	r3, #1
 8004638:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800463c:	2000      	movs	r0, #0
 800463e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004640:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004644:	f7fc fb22 	bl	8000c8c <HAL_TIM_Base_MspInit>
 8004648:	e7ee      	b.n	8004628 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800464a:	2001      	movs	r0, #1
 800464c:	4770      	bx	lr

0800464e <HAL_TIM_OC_Init>:
  if(htim == NULL)
 800464e:	b1a8      	cbz	r0, 800467c <HAL_TIM_OC_Init+0x2e>
{
 8004650:	b510      	push	{r4, lr}
 8004652:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8004654:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004658:	b15b      	cbz	r3, 8004672 <HAL_TIM_OC_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 800465a:	2302      	movs	r3, #2
 800465c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004660:	1d21      	adds	r1, r4, #4
 8004662:	6820      	ldr	r0, [r4, #0]
 8004664:	f7ff ff9f 	bl	80045a6 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8004668:	2301      	movs	r3, #1
 800466a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800466e:	2000      	movs	r0, #0
 8004670:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004672:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8004676:	f7ff fa7a 	bl	8003b6e <HAL_TIM_OC_MspInit>
 800467a:	e7ee      	b.n	800465a <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 800467c:	2001      	movs	r0, #1
 800467e:	4770      	bx	lr

08004680 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8004680:	b1a8      	cbz	r0, 80046ae <HAL_TIM_PWM_Init+0x2e>
{
 8004682:	b510      	push	{r4, lr}
 8004684:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8004686:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800468a:	b15b      	cbz	r3, 80046a4 <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 800468c:	2302      	movs	r3, #2
 800468e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004692:	1d21      	adds	r1, r4, #4
 8004694:	6820      	ldr	r0, [r4, #0]
 8004696:	f7ff ff86 	bl	80045a6 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800469a:	2301      	movs	r3, #1
 800469c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80046a0:	2000      	movs	r0, #0
 80046a2:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80046a4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80046a8:	f7ff fa80 	bl	8003bac <HAL_TIM_PWM_MspInit>
 80046ac:	e7ee      	b.n	800468c <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80046ae:	2001      	movs	r0, #1
 80046b0:	4770      	bx	lr

080046b2 <HAL_TIM_IC_Init>:
  if(htim == NULL)
 80046b2:	b1a8      	cbz	r0, 80046e0 <HAL_TIM_IC_Init+0x2e>
{
 80046b4:	b510      	push	{r4, lr}
 80046b6:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 80046b8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80046bc:	b15b      	cbz	r3, 80046d6 <HAL_TIM_IC_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 80046be:	2302      	movs	r3, #2
 80046c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046c4:	1d21      	adds	r1, r4, #4
 80046c6:	6820      	ldr	r0, [r4, #0]
 80046c8:	f7ff ff6d 	bl	80045a6 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80046cc:	2301      	movs	r3, #1
 80046ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80046d2:	2000      	movs	r0, #0
 80046d4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80046d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 80046da:	f7ff fa86 	bl	8003bea <HAL_TIM_IC_MspInit>
 80046de:	e7ee      	b.n	80046be <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 80046e0:	2001      	movs	r0, #1
 80046e2:	4770      	bx	lr

080046e4 <HAL_TIM_OnePulse_Init>:
  if(htim == NULL)
 80046e4:	b1f8      	cbz	r0, 8004726 <HAL_TIM_OnePulse_Init+0x42>
{
 80046e6:	b538      	push	{r3, r4, r5, lr}
 80046e8:	4604      	mov	r4, r0
 80046ea:	460d      	mov	r5, r1
  if(htim->State == HAL_TIM_STATE_RESET)
 80046ec:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80046f0:	b1a3      	cbz	r3, 800471c <HAL_TIM_OnePulse_Init+0x38>
  htim->State= HAL_TIM_STATE_BUSY;
 80046f2:	2302      	movs	r3, #2
 80046f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046f8:	1d21      	adds	r1, r4, #4
 80046fa:	6820      	ldr	r0, [r4, #0]
 80046fc:	f7ff ff53 	bl	80045a6 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8004700:	6822      	ldr	r2, [r4, #0]
 8004702:	6813      	ldr	r3, [r2, #0]
 8004704:	f023 0308 	bic.w	r3, r3, #8
 8004708:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 800470a:	6822      	ldr	r2, [r4, #0]
 800470c:	6813      	ldr	r3, [r2, #0]
 800470e:	432b      	orrs	r3, r5
 8004710:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8004712:	2301      	movs	r3, #1
 8004714:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004718:	2000      	movs	r0, #0
 800471a:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800471c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8004720:	f7ff fa82 	bl	8003c28 <HAL_TIM_OnePulse_MspInit>
 8004724:	e7e5      	b.n	80046f2 <HAL_TIM_OnePulse_Init+0xe>
    return HAL_ERROR;
 8004726:	2001      	movs	r0, #1
 8004728:	4770      	bx	lr

0800472a <HAL_TIM_Encoder_Init>:
  if(htim == NULL)
 800472a:	2800      	cmp	r0, #0
 800472c:	d047      	beq.n	80047be <HAL_TIM_Encoder_Init+0x94>
{
 800472e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004730:	4605      	mov	r5, r0
 8004732:	460c      	mov	r4, r1
  if(htim->State == HAL_TIM_STATE_RESET)
 8004734:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004738:	2b00      	cmp	r3, #0
 800473a:	d03b      	beq.n	80047b4 <HAL_TIM_Encoder_Init+0x8a>
  htim->State= HAL_TIM_STATE_BUSY;
 800473c:	2302      	movs	r3, #2
 800473e:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004742:	4629      	mov	r1, r5
 8004744:	f851 2b04 	ldr.w	r2, [r1], #4
 8004748:	6893      	ldr	r3, [r2, #8]
 800474a:	f023 0307 	bic.w	r3, r3, #7
 800474e:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004750:	6828      	ldr	r0, [r5, #0]
 8004752:	f7ff ff28 	bl	80045a6 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8004756:	6828      	ldr	r0, [r5, #0]
 8004758:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 800475a:	6983      	ldr	r3, [r0, #24]
  tmpccer = htim->Instance->CCER;
 800475c:	6a02      	ldr	r2, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 800475e:	6821      	ldr	r1, [r4, #0]
 8004760:	430e      	orrs	r6, r1
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004762:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004766:	f023 0303 	bic.w	r3, r3, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800476a:	68a1      	ldr	r1, [r4, #8]
 800476c:	69a7      	ldr	r7, [r4, #24]
 800476e:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8004772:	430b      	orrs	r3, r1
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004774:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 8004778:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800477c:	68e1      	ldr	r1, [r4, #12]
 800477e:	69e7      	ldr	r7, [r4, #28]
 8004780:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8004784:	430b      	orrs	r3, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004786:	6927      	ldr	r7, [r4, #16]
 8004788:	6a21      	ldr	r1, [r4, #32]
 800478a:	0309      	lsls	r1, r1, #12
 800478c:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
 8004790:	430b      	orrs	r3, r1
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004792:	f022 02aa 	bic.w	r2, r2, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004796:	6861      	ldr	r1, [r4, #4]
 8004798:	6964      	ldr	r4, [r4, #20]
 800479a:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
 800479e:	430a      	orrs	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 80047a0:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 80047a2:	6829      	ldr	r1, [r5, #0]
 80047a4:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 80047a6:	682b      	ldr	r3, [r5, #0]
 80047a8:	621a      	str	r2, [r3, #32]
  htim->State= HAL_TIM_STATE_READY;
 80047aa:	2301      	movs	r3, #1
 80047ac:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 80047b0:	2000      	movs	r0, #0
 80047b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 80047b4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 80047b8:	f7ff fa55 	bl	8003c66 <HAL_TIM_Encoder_MspInit>
 80047bc:	e7be      	b.n	800473c <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 80047be:	2001      	movs	r0, #1
 80047c0:	4770      	bx	lr

080047c2 <TIM_OC2_SetConfig>:
{
 80047c2:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047c4:	6a03      	ldr	r3, [r0, #32]
 80047c6:	f023 0310 	bic.w	r3, r3, #16
 80047ca:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80047cc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80047ce:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80047d0:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047d2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047d6:	680d      	ldr	r5, [r1, #0]
 80047d8:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80047dc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047e0:	688d      	ldr	r5, [r1, #8]
 80047e2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047e6:	4d0f      	ldr	r5, [pc, #60]	; (8004824 <TIM_OC2_SetConfig+0x62>)
 80047e8:	42a8      	cmp	r0, r5
 80047ea:	d009      	beq.n	8004800 <TIM_OC2_SetConfig+0x3e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80047ec:	4d0d      	ldr	r5, [pc, #52]	; (8004824 <TIM_OC2_SetConfig+0x62>)
 80047ee:	42a8      	cmp	r0, r5
 80047f0:	d00e      	beq.n	8004810 <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 80047f2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80047f4:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80047f6:	684a      	ldr	r2, [r1, #4]
 80047f8:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80047fa:	6203      	str	r3, [r0, #32]
}
 80047fc:	bc30      	pop	{r4, r5}
 80047fe:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8004800:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004804:	68cd      	ldr	r5, [r1, #12]
 8004806:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800480a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800480e:	e7ed      	b.n	80047ec <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004810:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8004814:	694d      	ldr	r5, [r1, #20]
 8004816:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800481a:	698d      	ldr	r5, [r1, #24]
 800481c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8004820:	e7e7      	b.n	80047f2 <TIM_OC2_SetConfig+0x30>
 8004822:	bf00      	nop
 8004824:	40012c00 	.word	0x40012c00

08004828 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8004828:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800482c:	2b01      	cmp	r3, #1
 800482e:	d028      	beq.n	8004882 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8004830:	b510      	push	{r4, lr}
 8004832:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004834:	2301      	movs	r3, #1
 8004836:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800483a:	2302      	movs	r3, #2
 800483c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8004840:	2a0c      	cmp	r2, #12
 8004842:	d80b      	bhi.n	800485c <HAL_TIM_OC_ConfigChannel+0x34>
 8004844:	e8df f002 	tbb	[pc, r2]
 8004848:	0a0a0a07 	.word	0x0a0a0a07
 800484c:	0a0a0a11 	.word	0x0a0a0a11
 8004850:	0a0a0a15 	.word	0x0a0a0a15
 8004854:	19          	.byte	0x19
 8004855:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004856:	6800      	ldr	r0, [r0, #0]
 8004858:	f7fe ff94 	bl	8003784 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800485c:	2301      	movs	r3, #1
 800485e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004862:	2000      	movs	r0, #0
 8004864:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8004868:	bd10      	pop	{r4, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800486a:	6800      	ldr	r0, [r0, #0]
 800486c:	f7ff ffa9 	bl	80047c2 <TIM_OC2_SetConfig>
    break;
 8004870:	e7f4      	b.n	800485c <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004872:	6800      	ldr	r0, [r0, #0]
 8004874:	f7fe ffb4 	bl	80037e0 <TIM_OC3_SetConfig>
    break;
 8004878:	e7f0      	b.n	800485c <HAL_TIM_OC_ConfigChannel+0x34>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 800487a:	6800      	ldr	r0, [r0, #0]
 800487c:	f7fe ffe2 	bl	8003844 <TIM_OC4_SetConfig>
    break;
 8004880:	e7ec      	b.n	800485c <HAL_TIM_OC_ConfigChannel+0x34>
  __HAL_LOCK(htim);
 8004882:	2002      	movs	r0, #2
 8004884:	4770      	bx	lr

08004886 <HAL_TIM_PWM_ConfigChannel>:
{
 8004886:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004888:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800488c:	2b01      	cmp	r3, #1
 800488e:	d066      	beq.n	800495e <HAL_TIM_PWM_ConfigChannel+0xd8>
 8004890:	460d      	mov	r5, r1
 8004892:	4604      	mov	r4, r0
 8004894:	2301      	movs	r3, #1
 8004896:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800489a:	2302      	movs	r3, #2
 800489c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 80048a0:	2a0c      	cmp	r2, #12
 80048a2:	d81a      	bhi.n	80048da <HAL_TIM_PWM_ConfigChannel+0x54>
 80048a4:	e8df f002 	tbb	[pc, r2]
 80048a8:	19191907 	.word	0x19191907
 80048ac:	19191920 	.word	0x19191920
 80048b0:	19191934 	.word	0x19191934
 80048b4:	47          	.byte	0x47
 80048b5:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048b6:	6800      	ldr	r0, [r0, #0]
 80048b8:	f7fe ff64 	bl	8003784 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048bc:	6822      	ldr	r2, [r4, #0]
 80048be:	6993      	ldr	r3, [r2, #24]
 80048c0:	f043 0308 	orr.w	r3, r3, #8
 80048c4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048c6:	6822      	ldr	r2, [r4, #0]
 80048c8:	6993      	ldr	r3, [r2, #24]
 80048ca:	f023 0304 	bic.w	r3, r3, #4
 80048ce:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048d0:	6822      	ldr	r2, [r4, #0]
 80048d2:	6993      	ldr	r3, [r2, #24]
 80048d4:	6929      	ldr	r1, [r5, #16]
 80048d6:	430b      	orrs	r3, r1
 80048d8:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 80048da:	2301      	movs	r3, #1
 80048dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80048e0:	2000      	movs	r0, #0
 80048e2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80048e6:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048e8:	6800      	ldr	r0, [r0, #0]
 80048ea:	f7ff ff6a 	bl	80047c2 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048ee:	6822      	ldr	r2, [r4, #0]
 80048f0:	6993      	ldr	r3, [r2, #24]
 80048f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80048f6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048f8:	6822      	ldr	r2, [r4, #0]
 80048fa:	6993      	ldr	r3, [r2, #24]
 80048fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004900:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8004902:	6822      	ldr	r2, [r4, #0]
 8004904:	6993      	ldr	r3, [r2, #24]
 8004906:	6929      	ldr	r1, [r5, #16]
 8004908:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800490c:	6193      	str	r3, [r2, #24]
    break;
 800490e:	e7e4      	b.n	80048da <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004910:	6800      	ldr	r0, [r0, #0]
 8004912:	f7fe ff65 	bl	80037e0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004916:	6822      	ldr	r2, [r4, #0]
 8004918:	69d3      	ldr	r3, [r2, #28]
 800491a:	f043 0308 	orr.w	r3, r3, #8
 800491e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004920:	6822      	ldr	r2, [r4, #0]
 8004922:	69d3      	ldr	r3, [r2, #28]
 8004924:	f023 0304 	bic.w	r3, r3, #4
 8004928:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800492a:	6822      	ldr	r2, [r4, #0]
 800492c:	69d3      	ldr	r3, [r2, #28]
 800492e:	6929      	ldr	r1, [r5, #16]
 8004930:	430b      	orrs	r3, r1
 8004932:	61d3      	str	r3, [r2, #28]
    break;
 8004934:	e7d1      	b.n	80048da <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004936:	6800      	ldr	r0, [r0, #0]
 8004938:	f7fe ff84 	bl	8003844 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800493c:	6822      	ldr	r2, [r4, #0]
 800493e:	69d3      	ldr	r3, [r2, #28]
 8004940:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004944:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004946:	6822      	ldr	r2, [r4, #0]
 8004948:	69d3      	ldr	r3, [r2, #28]
 800494a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800494e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8004950:	6822      	ldr	r2, [r4, #0]
 8004952:	69d3      	ldr	r3, [r2, #28]
 8004954:	6929      	ldr	r1, [r5, #16]
 8004956:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800495a:	61d3      	str	r3, [r2, #28]
    break;
 800495c:	e7bd      	b.n	80048da <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 800495e:	2002      	movs	r0, #2
}
 8004960:	bd38      	pop	{r3, r4, r5, pc}

08004962 <TIM_TI1_SetConfig>:
{
 8004962:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004964:	6a04      	ldr	r4, [r0, #32]
 8004966:	f024 0401 	bic.w	r4, r4, #1
 800496a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800496c:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800496e:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004970:	4e15      	ldr	r6, [pc, #84]	; (80049c8 <TIM_TI1_SetConfig+0x66>)
 8004972:	42b0      	cmp	r0, r6
 8004974:	d01e      	beq.n	80049b4 <TIM_TI1_SetConfig+0x52>
 8004976:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800497a:	d01d      	beq.n	80049b8 <TIM_TI1_SetConfig+0x56>
 800497c:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8004980:	42b0      	cmp	r0, r6
 8004982:	d01b      	beq.n	80049bc <TIM_TI1_SetConfig+0x5a>
 8004984:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004988:	42b0      	cmp	r0, r6
 800498a:	d011      	beq.n	80049b0 <TIM_TI1_SetConfig+0x4e>
 800498c:	2600      	movs	r6, #0
 800498e:	b9be      	cbnz	r6, 80049c0 <TIM_TI1_SetConfig+0x5e>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004990:	f044 0201 	orr.w	r2, r4, #1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004994:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004998:	011b      	lsls	r3, r3, #4
 800499a:	b2db      	uxtb	r3, r3
 800499c:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800499e:	f025 020a 	bic.w	r2, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80049a2:	f001 010a 	and.w	r1, r1, #10
 80049a6:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 80049a8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80049aa:	6201      	str	r1, [r0, #32]
}
 80049ac:	bc70      	pop	{r4, r5, r6}
 80049ae:	4770      	bx	lr
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80049b0:	2601      	movs	r6, #1
 80049b2:	e7ec      	b.n	800498e <TIM_TI1_SetConfig+0x2c>
 80049b4:	2601      	movs	r6, #1
 80049b6:	e7ea      	b.n	800498e <TIM_TI1_SetConfig+0x2c>
 80049b8:	2601      	movs	r6, #1
 80049ba:	e7e8      	b.n	800498e <TIM_TI1_SetConfig+0x2c>
 80049bc:	2601      	movs	r6, #1
 80049be:	e7e6      	b.n	800498e <TIM_TI1_SetConfig+0x2c>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80049c0:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 80049c4:	4322      	orrs	r2, r4
 80049c6:	e7e5      	b.n	8004994 <TIM_TI1_SetConfig+0x32>
 80049c8:	40012c00 	.word	0x40012c00

080049cc <HAL_TIM_IC_ConfigChannel>:
{
 80049cc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80049ce:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d058      	beq.n	8004a88 <HAL_TIM_IC_ConfigChannel+0xbc>
 80049d6:	460d      	mov	r5, r1
 80049d8:	4604      	mov	r4, r0
 80049da:	2301      	movs	r3, #1
 80049dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80049e0:	2302      	movs	r3, #2
 80049e2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 80049e6:	b1da      	cbz	r2, 8004a20 <HAL_TIM_IC_ConfigChannel+0x54>
  else if (Channel == TIM_CHANNEL_2)
 80049e8:	2a04      	cmp	r2, #4
 80049ea:	d02a      	beq.n	8004a42 <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_3)
 80049ec:	2a08      	cmp	r2, #8
 80049ee:	d03a      	beq.n	8004a66 <HAL_TIM_IC_ConfigChannel+0x9a>
    TIM_TI4_SetConfig(htim->Instance,
 80049f0:	68cb      	ldr	r3, [r1, #12]
 80049f2:	684a      	ldr	r2, [r1, #4]
 80049f4:	6809      	ldr	r1, [r1, #0]
 80049f6:	6800      	ldr	r0, [r0, #0]
 80049f8:	f7fe ffa0 	bl	800393c <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80049fc:	6822      	ldr	r2, [r4, #0]
 80049fe:	69d3      	ldr	r3, [r2, #28]
 8004a00:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a04:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004a06:	6822      	ldr	r2, [r4, #0]
 8004a08:	69d3      	ldr	r3, [r2, #28]
 8004a0a:	68a9      	ldr	r1, [r5, #8]
 8004a0c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004a10:	61d3      	str	r3, [r2, #28]
  htim->State = HAL_TIM_STATE_READY;
 8004a12:	2301      	movs	r3, #1
 8004a14:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004a18:	2000      	movs	r0, #0
 8004a1a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8004a1e:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8004a20:	68cb      	ldr	r3, [r1, #12]
 8004a22:	684a      	ldr	r2, [r1, #4]
 8004a24:	6809      	ldr	r1, [r1, #0]
 8004a26:	6800      	ldr	r0, [r0, #0]
 8004a28:	f7ff ff9b 	bl	8004962 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004a2c:	6822      	ldr	r2, [r4, #0]
 8004a2e:	6993      	ldr	r3, [r2, #24]
 8004a30:	f023 030c 	bic.w	r3, r3, #12
 8004a34:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004a36:	6822      	ldr	r2, [r4, #0]
 8004a38:	6993      	ldr	r3, [r2, #24]
 8004a3a:	68a9      	ldr	r1, [r5, #8]
 8004a3c:	430b      	orrs	r3, r1
 8004a3e:	6193      	str	r3, [r2, #24]
 8004a40:	e7e7      	b.n	8004a12 <HAL_TIM_IC_ConfigChannel+0x46>
    TIM_TI2_SetConfig(htim->Instance,
 8004a42:	68cb      	ldr	r3, [r1, #12]
 8004a44:	684a      	ldr	r2, [r1, #4]
 8004a46:	6809      	ldr	r1, [r1, #0]
 8004a48:	6800      	ldr	r0, [r0, #0]
 8004a4a:	f7fe ff31 	bl	80038b0 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004a4e:	6822      	ldr	r2, [r4, #0]
 8004a50:	6993      	ldr	r3, [r2, #24]
 8004a52:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a56:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004a58:	6822      	ldr	r2, [r4, #0]
 8004a5a:	6993      	ldr	r3, [r2, #24]
 8004a5c:	68a9      	ldr	r1, [r5, #8]
 8004a5e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004a62:	6193      	str	r3, [r2, #24]
 8004a64:	e7d5      	b.n	8004a12 <HAL_TIM_IC_ConfigChannel+0x46>
    TIM_TI3_SetConfig(htim->Instance,
 8004a66:	68cb      	ldr	r3, [r1, #12]
 8004a68:	684a      	ldr	r2, [r1, #4]
 8004a6a:	6809      	ldr	r1, [r1, #0]
 8004a6c:	6800      	ldr	r0, [r0, #0]
 8004a6e:	f7fe ff4c 	bl	800390a <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004a72:	6822      	ldr	r2, [r4, #0]
 8004a74:	69d3      	ldr	r3, [r2, #28]
 8004a76:	f023 030c 	bic.w	r3, r3, #12
 8004a7a:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004a7c:	6822      	ldr	r2, [r4, #0]
 8004a7e:	69d3      	ldr	r3, [r2, #28]
 8004a80:	68a9      	ldr	r1, [r5, #8]
 8004a82:	430b      	orrs	r3, r1
 8004a84:	61d3      	str	r3, [r2, #28]
 8004a86:	e7c4      	b.n	8004a12 <HAL_TIM_IC_ConfigChannel+0x46>
  __HAL_LOCK(htim);
 8004a88:	2002      	movs	r0, #2
}
 8004a8a:	bd38      	pop	{r3, r4, r5, pc}

08004a8c <HAL_TIM_OnePulse_ConfigChannel>:
  if(OutputChannel != InputChannel)
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d072      	beq.n	8004b76 <HAL_TIM_OnePulse_ConfigChannel+0xea>
{
 8004a90:	b570      	push	{r4, r5, r6, lr}
 8004a92:	b088      	sub	sp, #32
  __HAL_LOCK(htim);
 8004a94:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8004a98:	2c01      	cmp	r4, #1
 8004a9a:	d06e      	beq.n	8004b7a <HAL_TIM_OnePulse_ConfigChannel+0xee>
 8004a9c:	461e      	mov	r6, r3
 8004a9e:	460d      	mov	r5, r1
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  temp1.OCMode = sConfig->OCMode;
 8004aae:	680b      	ldr	r3, [r1, #0]
 8004ab0:	9301      	str	r3, [sp, #4]
  temp1.Pulse = sConfig->Pulse;
 8004ab2:	684b      	ldr	r3, [r1, #4]
 8004ab4:	9302      	str	r3, [sp, #8]
  temp1.OCPolarity = sConfig->OCPolarity;
 8004ab6:	688b      	ldr	r3, [r1, #8]
 8004ab8:	9303      	str	r3, [sp, #12]
  temp1.OCNPolarity = sConfig->OCNPolarity;
 8004aba:	68cb      	ldr	r3, [r1, #12]
 8004abc:	9304      	str	r3, [sp, #16]
  temp1.OCIdleState = sConfig->OCIdleState;
 8004abe:	690b      	ldr	r3, [r1, #16]
 8004ac0:	9306      	str	r3, [sp, #24]
  temp1.OCNIdleState = sConfig->OCNIdleState;
 8004ac2:	694b      	ldr	r3, [r1, #20]
 8004ac4:	9307      	str	r3, [sp, #28]
    switch (OutputChannel)
 8004ac6:	b162      	cbz	r2, 8004ae2 <HAL_TIM_OnePulse_ConfigChannel+0x56>
 8004ac8:	2a04      	cmp	r2, #4
 8004aca:	d00f      	beq.n	8004aec <HAL_TIM_OnePulse_ConfigChannel+0x60>
  switch (InputChannel)
 8004acc:	b19e      	cbz	r6, 8004af6 <HAL_TIM_OnePulse_ConfigChannel+0x6a>
 8004ace:	2e04      	cmp	r6, #4
 8004ad0:	d031      	beq.n	8004b36 <HAL_TIM_OnePulse_ConfigChannel+0xaa>
  htim->State = HAL_TIM_STATE_READY;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004ad8:	2000      	movs	r0, #0
 8004ada:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004ade:	b008      	add	sp, #32
 8004ae0:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, &temp1);
 8004ae2:	a901      	add	r1, sp, #4
 8004ae4:	6800      	ldr	r0, [r0, #0]
 8004ae6:	f7fe fe4d 	bl	8003784 <TIM_OC1_SetConfig>
    break;
 8004aea:	e7ef      	b.n	8004acc <HAL_TIM_OnePulse_ConfigChannel+0x40>
      TIM_OC2_SetConfig(htim->Instance, &temp1);
 8004aec:	a901      	add	r1, sp, #4
 8004aee:	6800      	ldr	r0, [r0, #0]
 8004af0:	f7ff fe67 	bl	80047c2 <TIM_OC2_SetConfig>
    break;
 8004af4:	e7ea      	b.n	8004acc <HAL_TIM_OnePulse_ConfigChannel+0x40>
      TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 8004af6:	6a2b      	ldr	r3, [r5, #32]
 8004af8:	69ea      	ldr	r2, [r5, #28]
 8004afa:	69a9      	ldr	r1, [r5, #24]
 8004afc:	6820      	ldr	r0, [r4, #0]
 8004afe:	f7ff ff30 	bl	8004962 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004b02:	6822      	ldr	r2, [r4, #0]
 8004b04:	6993      	ldr	r3, [r2, #24]
 8004b06:	f023 030c 	bic.w	r3, r3, #12
 8004b0a:	6193      	str	r3, [r2, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8004b0c:	6822      	ldr	r2, [r4, #0]
 8004b0e:	6893      	ldr	r3, [r2, #8]
 8004b10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b14:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_TS_TI1FP1;
 8004b16:	6822      	ldr	r2, [r4, #0]
 8004b18:	6893      	ldr	r3, [r2, #8]
 8004b1a:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8004b1e:	6093      	str	r3, [r2, #8]
        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004b20:	6822      	ldr	r2, [r4, #0]
 8004b22:	6893      	ldr	r3, [r2, #8]
 8004b24:	f023 0307 	bic.w	r3, r3, #7
 8004b28:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8004b2a:	6822      	ldr	r2, [r4, #0]
 8004b2c:	6893      	ldr	r3, [r2, #8]
 8004b2e:	f043 0306 	orr.w	r3, r3, #6
 8004b32:	6093      	str	r3, [r2, #8]
    break;
 8004b34:	e7cd      	b.n	8004ad2 <HAL_TIM_OnePulse_ConfigChannel+0x46>
      TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 8004b36:	6a2b      	ldr	r3, [r5, #32]
 8004b38:	69ea      	ldr	r2, [r5, #28]
 8004b3a:	69a9      	ldr	r1, [r5, #24]
 8004b3c:	6820      	ldr	r0, [r4, #0]
 8004b3e:	f7fe feb7 	bl	80038b0 <TIM_TI2_SetConfig>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004b42:	6822      	ldr	r2, [r4, #0]
 8004b44:	6993      	ldr	r3, [r2, #24]
 8004b46:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004b4a:	6193      	str	r3, [r2, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8004b4c:	6822      	ldr	r2, [r4, #0]
 8004b4e:	6893      	ldr	r3, [r2, #8]
 8004b50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b54:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_TS_TI2FP2;
 8004b56:	6822      	ldr	r2, [r4, #0]
 8004b58:	6893      	ldr	r3, [r2, #8]
 8004b5a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004b5e:	6093      	str	r3, [r2, #8]
        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004b60:	6822      	ldr	r2, [r4, #0]
 8004b62:	6893      	ldr	r3, [r2, #8]
 8004b64:	f023 0307 	bic.w	r3, r3, #7
 8004b68:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8004b6a:	6822      	ldr	r2, [r4, #0]
 8004b6c:	6893      	ldr	r3, [r2, #8]
 8004b6e:	f043 0306 	orr.w	r3, r3, #6
 8004b72:	6093      	str	r3, [r2, #8]
    break;
 8004b74:	e7ad      	b.n	8004ad2 <HAL_TIM_OnePulse_ConfigChannel+0x46>
    return HAL_ERROR;
 8004b76:	2001      	movs	r0, #1
 8004b78:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004b7a:	2002      	movs	r0, #2
 8004b7c:	e7af      	b.n	8004ade <HAL_TIM_OnePulse_ConfigChannel+0x52>

08004b7e <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b7e:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8004b80:	2301      	movs	r3, #1
 8004b82:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b86:	6a03      	ldr	r3, [r0, #32]
 8004b88:	ea23 0304 	bic.w	r3, r3, r4
 8004b8c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8004b8e:	6a03      	ldr	r3, [r0, #32]
 8004b90:	408a      	lsls	r2, r1
 8004b92:	4313      	orrs	r3, r2
 8004b94:	6203      	str	r3, [r0, #32]
}
 8004b96:	bc10      	pop	{r4}
 8004b98:	4770      	bx	lr

08004b9a <HAL_TIM_OC_Start>:
{
 8004b9a:	b510      	push	{r4, lr}
 8004b9c:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	6800      	ldr	r0, [r0, #0]
 8004ba2:	f7ff ffec 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	4a07      	ldr	r2, [pc, #28]	; (8004bc8 <HAL_TIM_OC_Start+0x2e>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d006      	beq.n	8004bbc <HAL_TIM_OC_Start+0x22>
  __HAL_TIM_ENABLE(htim);
 8004bae:	6822      	ldr	r2, [r4, #0]
 8004bb0:	6813      	ldr	r3, [r2, #0]
 8004bb2:	f043 0301 	orr.w	r3, r3, #1
 8004bb6:	6013      	str	r3, [r2, #0]
}
 8004bb8:	2000      	movs	r0, #0
 8004bba:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8004bbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004bc2:	645a      	str	r2, [r3, #68]	; 0x44
 8004bc4:	e7f3      	b.n	8004bae <HAL_TIM_OC_Start+0x14>
 8004bc6:	bf00      	nop
 8004bc8:	40012c00 	.word	0x40012c00

08004bcc <HAL_TIM_OC_Stop>:
{
 8004bcc:	b510      	push	{r4, lr}
 8004bce:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	6800      	ldr	r0, [r0, #0]
 8004bd4:	f7ff ffd3 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bd8:	6823      	ldr	r3, [r4, #0]
 8004bda:	4a11      	ldr	r2, [pc, #68]	; (8004c20 <HAL_TIM_OC_Stop+0x54>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d010      	beq.n	8004c02 <HAL_TIM_OC_Stop+0x36>
  __HAL_TIM_DISABLE(htim);
 8004be0:	6823      	ldr	r3, [r4, #0]
 8004be2:	6a19      	ldr	r1, [r3, #32]
 8004be4:	f241 1211 	movw	r2, #4369	; 0x1111
 8004be8:	4211      	tst	r1, r2
 8004bea:	d108      	bne.n	8004bfe <HAL_TIM_OC_Stop+0x32>
 8004bec:	6a19      	ldr	r1, [r3, #32]
 8004bee:	f240 4244 	movw	r2, #1092	; 0x444
 8004bf2:	4211      	tst	r1, r2
 8004bf4:	d103      	bne.n	8004bfe <HAL_TIM_OC_Stop+0x32>
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	f022 0201 	bic.w	r2, r2, #1
 8004bfc:	601a      	str	r2, [r3, #0]
}
 8004bfe:	2000      	movs	r0, #0
 8004c00:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8004c02:	6a19      	ldr	r1, [r3, #32]
 8004c04:	f241 1211 	movw	r2, #4369	; 0x1111
 8004c08:	4211      	tst	r1, r2
 8004c0a:	d1e9      	bne.n	8004be0 <HAL_TIM_OC_Stop+0x14>
 8004c0c:	6a19      	ldr	r1, [r3, #32]
 8004c0e:	f240 4244 	movw	r2, #1092	; 0x444
 8004c12:	4211      	tst	r1, r2
 8004c14:	d1e4      	bne.n	8004be0 <HAL_TIM_OC_Stop+0x14>
 8004c16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c1c:	645a      	str	r2, [r3, #68]	; 0x44
 8004c1e:	e7df      	b.n	8004be0 <HAL_TIM_OC_Stop+0x14>
 8004c20:	40012c00 	.word	0x40012c00

08004c24 <HAL_TIM_OC_Start_IT>:
{
 8004c24:	b510      	push	{r4, lr}
 8004c26:	4604      	mov	r4, r0
  switch (Channel)
 8004c28:	290c      	cmp	r1, #12
 8004c2a:	d80d      	bhi.n	8004c48 <HAL_TIM_OC_Start_IT+0x24>
 8004c2c:	e8df f001 	tbb	[pc, r1]
 8004c30:	0c0c0c07 	.word	0x0c0c0c07
 8004c34:	0c0c0c1b 	.word	0x0c0c0c1b
 8004c38:	0c0c0c21 	.word	0x0c0c0c21
 8004c3c:	27          	.byte	0x27
 8004c3d:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004c3e:	6802      	ldr	r2, [r0, #0]
 8004c40:	68d3      	ldr	r3, [r2, #12]
 8004c42:	f043 0302 	orr.w	r3, r3, #2
 8004c46:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c48:	2201      	movs	r2, #1
 8004c4a:	6820      	ldr	r0, [r4, #0]
 8004c4c:	f7ff ff97 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c50:	6823      	ldr	r3, [r4, #0]
 8004c52:	4a10      	ldr	r2, [pc, #64]	; (8004c94 <HAL_TIM_OC_Start_IT+0x70>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d018      	beq.n	8004c8a <HAL_TIM_OC_Start_IT+0x66>
  __HAL_TIM_ENABLE(htim);
 8004c58:	6822      	ldr	r2, [r4, #0]
 8004c5a:	6813      	ldr	r3, [r2, #0]
 8004c5c:	f043 0301 	orr.w	r3, r3, #1
 8004c60:	6013      	str	r3, [r2, #0]
}
 8004c62:	2000      	movs	r0, #0
 8004c64:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004c66:	6802      	ldr	r2, [r0, #0]
 8004c68:	68d3      	ldr	r3, [r2, #12]
 8004c6a:	f043 0304 	orr.w	r3, r3, #4
 8004c6e:	60d3      	str	r3, [r2, #12]
    break;
 8004c70:	e7ea      	b.n	8004c48 <HAL_TIM_OC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004c72:	6802      	ldr	r2, [r0, #0]
 8004c74:	68d3      	ldr	r3, [r2, #12]
 8004c76:	f043 0308 	orr.w	r3, r3, #8
 8004c7a:	60d3      	str	r3, [r2, #12]
    break;
 8004c7c:	e7e4      	b.n	8004c48 <HAL_TIM_OC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004c7e:	6802      	ldr	r2, [r0, #0]
 8004c80:	68d3      	ldr	r3, [r2, #12]
 8004c82:	f043 0310 	orr.w	r3, r3, #16
 8004c86:	60d3      	str	r3, [r2, #12]
    break;
 8004c88:	e7de      	b.n	8004c48 <HAL_TIM_OC_Start_IT+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8004c8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c90:	645a      	str	r2, [r3, #68]	; 0x44
 8004c92:	e7e1      	b.n	8004c58 <HAL_TIM_OC_Start_IT+0x34>
 8004c94:	40012c00 	.word	0x40012c00

08004c98 <HAL_TIM_OC_Stop_IT>:
{
 8004c98:	b510      	push	{r4, lr}
 8004c9a:	4604      	mov	r4, r0
  switch (Channel)
 8004c9c:	290c      	cmp	r1, #12
 8004c9e:	d80d      	bhi.n	8004cbc <HAL_TIM_OC_Stop_IT+0x24>
 8004ca0:	e8df f001 	tbb	[pc, r1]
 8004ca4:	0c0c0c07 	.word	0x0c0c0c07
 8004ca8:	0c0c0c25 	.word	0x0c0c0c25
 8004cac:	0c0c0c2b 	.word	0x0c0c0c2b
 8004cb0:	31          	.byte	0x31
 8004cb1:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004cb2:	6802      	ldr	r2, [r0, #0]
 8004cb4:	68d3      	ldr	r3, [r2, #12]
 8004cb6:	f023 0302 	bic.w	r3, r3, #2
 8004cba:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	6820      	ldr	r0, [r4, #0]
 8004cc0:	f7ff ff5d 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cc4:	6823      	ldr	r3, [r4, #0]
 8004cc6:	4a1a      	ldr	r2, [pc, #104]	; (8004d30 <HAL_TIM_OC_Stop_IT+0x98>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d022      	beq.n	8004d12 <HAL_TIM_OC_Stop_IT+0x7a>
  __HAL_TIM_DISABLE(htim);
 8004ccc:	6823      	ldr	r3, [r4, #0]
 8004cce:	6a19      	ldr	r1, [r3, #32]
 8004cd0:	f241 1211 	movw	r2, #4369	; 0x1111
 8004cd4:	4211      	tst	r1, r2
 8004cd6:	d108      	bne.n	8004cea <HAL_TIM_OC_Stop_IT+0x52>
 8004cd8:	6a19      	ldr	r1, [r3, #32]
 8004cda:	f240 4244 	movw	r2, #1092	; 0x444
 8004cde:	4211      	tst	r1, r2
 8004ce0:	d103      	bne.n	8004cea <HAL_TIM_OC_Stop_IT+0x52>
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	f022 0201 	bic.w	r2, r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]
}
 8004cea:	2000      	movs	r0, #0
 8004cec:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004cee:	6802      	ldr	r2, [r0, #0]
 8004cf0:	68d3      	ldr	r3, [r2, #12]
 8004cf2:	f023 0304 	bic.w	r3, r3, #4
 8004cf6:	60d3      	str	r3, [r2, #12]
    break;
 8004cf8:	e7e0      	b.n	8004cbc <HAL_TIM_OC_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004cfa:	6802      	ldr	r2, [r0, #0]
 8004cfc:	68d3      	ldr	r3, [r2, #12]
 8004cfe:	f023 0308 	bic.w	r3, r3, #8
 8004d02:	60d3      	str	r3, [r2, #12]
    break;
 8004d04:	e7da      	b.n	8004cbc <HAL_TIM_OC_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004d06:	6802      	ldr	r2, [r0, #0]
 8004d08:	68d3      	ldr	r3, [r2, #12]
 8004d0a:	f023 0310 	bic.w	r3, r3, #16
 8004d0e:	60d3      	str	r3, [r2, #12]
    break;
 8004d10:	e7d4      	b.n	8004cbc <HAL_TIM_OC_Stop_IT+0x24>
    __HAL_TIM_MOE_DISABLE(htim);
 8004d12:	6a19      	ldr	r1, [r3, #32]
 8004d14:	f241 1211 	movw	r2, #4369	; 0x1111
 8004d18:	4211      	tst	r1, r2
 8004d1a:	d1d7      	bne.n	8004ccc <HAL_TIM_OC_Stop_IT+0x34>
 8004d1c:	6a19      	ldr	r1, [r3, #32]
 8004d1e:	f240 4244 	movw	r2, #1092	; 0x444
 8004d22:	4211      	tst	r1, r2
 8004d24:	d1d2      	bne.n	8004ccc <HAL_TIM_OC_Stop_IT+0x34>
 8004d26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d2c:	645a      	str	r2, [r3, #68]	; 0x44
 8004d2e:	e7cd      	b.n	8004ccc <HAL_TIM_OC_Stop_IT+0x34>
 8004d30:	40012c00 	.word	0x40012c00

08004d34 <HAL_TIM_OC_Start_DMA>:
{
 8004d34:	b570      	push	{r4, r5, r6, lr}
  if((htim->State == HAL_TIM_STATE_BUSY))
 8004d36:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8004d3a:	b2ed      	uxtb	r5, r5
 8004d3c:	2d02      	cmp	r5, #2
 8004d3e:	d075      	beq.n	8004e2c <HAL_TIM_OC_Start_DMA+0xf8>
  else if((htim->State == HAL_TIM_STATE_READY))
 8004d40:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8004d44:	b2e4      	uxtb	r4, r4
 8004d46:	2c01      	cmp	r4, #1
 8004d48:	d00d      	beq.n	8004d66 <HAL_TIM_OC_Start_DMA+0x32>
 8004d4a:	4616      	mov	r6, r2
 8004d4c:	460d      	mov	r5, r1
 8004d4e:	4604      	mov	r4, r0
  switch (Channel)
 8004d50:	290c      	cmp	r1, #12
 8004d52:	d820      	bhi.n	8004d96 <HAL_TIM_OC_Start_DMA+0x62>
 8004d54:	e8df f001 	tbb	[pc, r1]
 8004d58:	1f1f1f0e 	.word	0x1f1f1f0e
 8004d5c:	1f1f1f2f 	.word	0x1f1f1f2f
 8004d60:	1f1f1f41 	.word	0x1f1f1f41
 8004d64:	53          	.byte	0x53
 8004d65:	00          	.byte	0x00
    if(((uint32_t)pData == 0U) && (Length > 0U))
 8004d66:	b90a      	cbnz	r2, 8004d6c <HAL_TIM_OC_Start_DMA+0x38>
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d161      	bne.n	8004e30 <HAL_TIM_OC_Start_DMA+0xfc>
      htim->State = HAL_TIM_STATE_BUSY;
 8004d6c:	2402      	movs	r4, #2
 8004d6e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 8004d72:	e7ea      	b.n	8004d4a <HAL_TIM_OC_Start_DMA+0x16>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004d74:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004d76:	492f      	ldr	r1, [pc, #188]	; (8004e34 <HAL_TIM_OC_Start_DMA+0x100>)
 8004d78:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004d7a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004d7c:	492e      	ldr	r1, [pc, #184]	; (8004e38 <HAL_TIM_OC_Start_DMA+0x104>)
 8004d7e:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 8004d80:	6802      	ldr	r2, [r0, #0]
 8004d82:	3234      	adds	r2, #52	; 0x34
 8004d84:	4631      	mov	r1, r6
 8004d86:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8004d88:	f7fc fd96 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004d8c:	6822      	ldr	r2, [r4, #0]
 8004d8e:	68d3      	ldr	r3, [r2, #12]
 8004d90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d94:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d96:	2201      	movs	r2, #1
 8004d98:	4629      	mov	r1, r5
 8004d9a:	6820      	ldr	r0, [r4, #0]
 8004d9c:	f7ff feef 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	4a26      	ldr	r2, [pc, #152]	; (8004e3c <HAL_TIM_OC_Start_DMA+0x108>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d03c      	beq.n	8004e22 <HAL_TIM_OC_Start_DMA+0xee>
  __HAL_TIM_ENABLE(htim);
 8004da8:	6822      	ldr	r2, [r4, #0]
 8004daa:	6813      	ldr	r3, [r2, #0]
 8004dac:	f043 0301 	orr.w	r3, r3, #1
 8004db0:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004db2:	2000      	movs	r0, #0
 8004db4:	bd70      	pop	{r4, r5, r6, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004db6:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8004db8:	491e      	ldr	r1, [pc, #120]	; (8004e34 <HAL_TIM_OC_Start_DMA+0x100>)
 8004dba:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004dbc:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8004dbe:	491e      	ldr	r1, [pc, #120]	; (8004e38 <HAL_TIM_OC_Start_DMA+0x104>)
 8004dc0:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 8004dc2:	6802      	ldr	r2, [r0, #0]
 8004dc4:	3238      	adds	r2, #56	; 0x38
 8004dc6:	4631      	mov	r1, r6
 8004dc8:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8004dca:	f7fc fd75 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004dce:	6822      	ldr	r2, [r4, #0]
 8004dd0:	68d3      	ldr	r3, [r2, #12]
 8004dd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004dd6:	60d3      	str	r3, [r2, #12]
    break;
 8004dd8:	e7dd      	b.n	8004d96 <HAL_TIM_OC_Start_DMA+0x62>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004dda:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8004ddc:	4915      	ldr	r1, [pc, #84]	; (8004e34 <HAL_TIM_OC_Start_DMA+0x100>)
 8004dde:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004de0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8004de2:	4915      	ldr	r1, [pc, #84]	; (8004e38 <HAL_TIM_OC_Start_DMA+0x104>)
 8004de4:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8004de6:	6802      	ldr	r2, [r0, #0]
 8004de8:	323c      	adds	r2, #60	; 0x3c
 8004dea:	4631      	mov	r1, r6
 8004dec:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8004dee:	f7fc fd63 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004df2:	6822      	ldr	r2, [r4, #0]
 8004df4:	68d3      	ldr	r3, [r2, #12]
 8004df6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004dfa:	60d3      	str	r3, [r2, #12]
    break;
 8004dfc:	e7cb      	b.n	8004d96 <HAL_TIM_OC_Start_DMA+0x62>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004dfe:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8004e00:	490c      	ldr	r1, [pc, #48]	; (8004e34 <HAL_TIM_OC_Start_DMA+0x100>)
 8004e02:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004e04:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8004e06:	490c      	ldr	r1, [pc, #48]	; (8004e38 <HAL_TIM_OC_Start_DMA+0x104>)
 8004e08:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 8004e0a:	6802      	ldr	r2, [r0, #0]
 8004e0c:	3240      	adds	r2, #64	; 0x40
 8004e0e:	4631      	mov	r1, r6
 8004e10:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004e12:	f7fc fd51 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004e16:	6822      	ldr	r2, [r4, #0]
 8004e18:	68d3      	ldr	r3, [r2, #12]
 8004e1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004e1e:	60d3      	str	r3, [r2, #12]
    break;
 8004e20:	e7b9      	b.n	8004d96 <HAL_TIM_OC_Start_DMA+0x62>
    __HAL_TIM_MOE_ENABLE(htim);
 8004e22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e28:	645a      	str	r2, [r3, #68]	; 0x44
 8004e2a:	e7bd      	b.n	8004da8 <HAL_TIM_OC_Start_DMA+0x74>
     return HAL_BUSY;
 8004e2c:	2002      	movs	r0, #2
 8004e2e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8004e30:	2001      	movs	r0, #1
}
 8004e32:	bd70      	pop	{r4, r5, r6, pc}
 8004e34:	0800439f 	.word	0x0800439f
 8004e38:	08004573 	.word	0x08004573
 8004e3c:	40012c00 	.word	0x40012c00

08004e40 <HAL_TIM_OC_Stop_DMA>:
{
 8004e40:	b510      	push	{r4, lr}
 8004e42:	4604      	mov	r4, r0
  switch (Channel)
 8004e44:	290c      	cmp	r1, #12
 8004e46:	d80d      	bhi.n	8004e64 <HAL_TIM_OC_Stop_DMA+0x24>
 8004e48:	e8df f001 	tbb	[pc, r1]
 8004e4c:	0c0c0c07 	.word	0x0c0c0c07
 8004e50:	0c0c0c28 	.word	0x0c0c0c28
 8004e54:	0c0c0c2e 	.word	0x0c0c0c2e
 8004e58:	34          	.byte	0x34
 8004e59:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004e5a:	6802      	ldr	r2, [r0, #0]
 8004e5c:	68d3      	ldr	r3, [r2, #12]
 8004e5e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e62:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004e64:	2200      	movs	r2, #0
 8004e66:	6820      	ldr	r0, [r4, #0]
 8004e68:	f7ff fe89 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e6c:	6823      	ldr	r3, [r4, #0]
 8004e6e:	4a1c      	ldr	r2, [pc, #112]	; (8004ee0 <HAL_TIM_OC_Stop_DMA+0xa0>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d025      	beq.n	8004ec0 <HAL_TIM_OC_Stop_DMA+0x80>
  __HAL_TIM_DISABLE(htim);
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	6a19      	ldr	r1, [r3, #32]
 8004e78:	f241 1211 	movw	r2, #4369	; 0x1111
 8004e7c:	4211      	tst	r1, r2
 8004e7e:	d108      	bne.n	8004e92 <HAL_TIM_OC_Stop_DMA+0x52>
 8004e80:	6a19      	ldr	r1, [r3, #32]
 8004e82:	f240 4244 	movw	r2, #1092	; 0x444
 8004e86:	4211      	tst	r1, r2
 8004e88:	d103      	bne.n	8004e92 <HAL_TIM_OC_Stop_DMA+0x52>
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	f022 0201 	bic.w	r2, r2, #1
 8004e90:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004e92:	2301      	movs	r3, #1
 8004e94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004e98:	2000      	movs	r0, #0
 8004e9a:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004e9c:	6802      	ldr	r2, [r0, #0]
 8004e9e:	68d3      	ldr	r3, [r2, #12]
 8004ea0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ea4:	60d3      	str	r3, [r2, #12]
    break;
 8004ea6:	e7dd      	b.n	8004e64 <HAL_TIM_OC_Stop_DMA+0x24>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004ea8:	6802      	ldr	r2, [r0, #0]
 8004eaa:	68d3      	ldr	r3, [r2, #12]
 8004eac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004eb0:	60d3      	str	r3, [r2, #12]
    break;
 8004eb2:	e7d7      	b.n	8004e64 <HAL_TIM_OC_Stop_DMA+0x24>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004eb4:	6802      	ldr	r2, [r0, #0]
 8004eb6:	68d3      	ldr	r3, [r2, #12]
 8004eb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ebc:	60d3      	str	r3, [r2, #12]
    break;
 8004ebe:	e7d1      	b.n	8004e64 <HAL_TIM_OC_Stop_DMA+0x24>
    __HAL_TIM_MOE_DISABLE(htim);
 8004ec0:	6a19      	ldr	r1, [r3, #32]
 8004ec2:	f241 1211 	movw	r2, #4369	; 0x1111
 8004ec6:	4211      	tst	r1, r2
 8004ec8:	d1d4      	bne.n	8004e74 <HAL_TIM_OC_Stop_DMA+0x34>
 8004eca:	6a19      	ldr	r1, [r3, #32]
 8004ecc:	f240 4244 	movw	r2, #1092	; 0x444
 8004ed0:	4211      	tst	r1, r2
 8004ed2:	d1cf      	bne.n	8004e74 <HAL_TIM_OC_Stop_DMA+0x34>
 8004ed4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ed6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004eda:	645a      	str	r2, [r3, #68]	; 0x44
 8004edc:	e7ca      	b.n	8004e74 <HAL_TIM_OC_Stop_DMA+0x34>
 8004ede:	bf00      	nop
 8004ee0:	40012c00 	.word	0x40012c00

08004ee4 <HAL_TIM_PWM_Start>:
{
 8004ee4:	b510      	push	{r4, lr}
 8004ee6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ee8:	2201      	movs	r2, #1
 8004eea:	6800      	ldr	r0, [r0, #0]
 8004eec:	f7ff fe47 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ef0:	6823      	ldr	r3, [r4, #0]
 8004ef2:	4a07      	ldr	r2, [pc, #28]	; (8004f10 <HAL_TIM_PWM_Start+0x2c>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d006      	beq.n	8004f06 <HAL_TIM_PWM_Start+0x22>
  __HAL_TIM_ENABLE(htim);
 8004ef8:	6822      	ldr	r2, [r4, #0]
 8004efa:	6813      	ldr	r3, [r2, #0]
 8004efc:	f043 0301 	orr.w	r3, r3, #1
 8004f00:	6013      	str	r3, [r2, #0]
}
 8004f02:	2000      	movs	r0, #0
 8004f04:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8004f06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f0c:	645a      	str	r2, [r3, #68]	; 0x44
 8004f0e:	e7f3      	b.n	8004ef8 <HAL_TIM_PWM_Start+0x14>
 8004f10:	40012c00 	.word	0x40012c00

08004f14 <HAL_TIM_PWM_Stop>:
{
 8004f14:	b510      	push	{r4, lr}
 8004f16:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f18:	2200      	movs	r2, #0
 8004f1a:	6800      	ldr	r0, [r0, #0]
 8004f1c:	f7ff fe2f 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f20:	6823      	ldr	r3, [r4, #0]
 8004f22:	4a13      	ldr	r2, [pc, #76]	; (8004f70 <HAL_TIM_PWM_Stop+0x5c>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d013      	beq.n	8004f50 <HAL_TIM_PWM_Stop+0x3c>
  __HAL_TIM_DISABLE(htim);
 8004f28:	6823      	ldr	r3, [r4, #0]
 8004f2a:	6a19      	ldr	r1, [r3, #32]
 8004f2c:	f241 1211 	movw	r2, #4369	; 0x1111
 8004f30:	4211      	tst	r1, r2
 8004f32:	d108      	bne.n	8004f46 <HAL_TIM_PWM_Stop+0x32>
 8004f34:	6a19      	ldr	r1, [r3, #32]
 8004f36:	f240 4244 	movw	r2, #1092	; 0x444
 8004f3a:	4211      	tst	r1, r2
 8004f3c:	d103      	bne.n	8004f46 <HAL_TIM_PWM_Stop+0x32>
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	f022 0201 	bic.w	r2, r2, #1
 8004f44:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004f46:	2301      	movs	r3, #1
 8004f48:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004f4c:	2000      	movs	r0, #0
 8004f4e:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8004f50:	6a19      	ldr	r1, [r3, #32]
 8004f52:	f241 1211 	movw	r2, #4369	; 0x1111
 8004f56:	4211      	tst	r1, r2
 8004f58:	d1e6      	bne.n	8004f28 <HAL_TIM_PWM_Stop+0x14>
 8004f5a:	6a19      	ldr	r1, [r3, #32]
 8004f5c:	f240 4244 	movw	r2, #1092	; 0x444
 8004f60:	4211      	tst	r1, r2
 8004f62:	d1e1      	bne.n	8004f28 <HAL_TIM_PWM_Stop+0x14>
 8004f64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f6a:	645a      	str	r2, [r3, #68]	; 0x44
 8004f6c:	e7dc      	b.n	8004f28 <HAL_TIM_PWM_Stop+0x14>
 8004f6e:	bf00      	nop
 8004f70:	40012c00 	.word	0x40012c00

08004f74 <HAL_TIM_PWM_Start_IT>:
{
 8004f74:	b510      	push	{r4, lr}
 8004f76:	4604      	mov	r4, r0
  switch (Channel)
 8004f78:	290c      	cmp	r1, #12
 8004f7a:	d80d      	bhi.n	8004f98 <HAL_TIM_PWM_Start_IT+0x24>
 8004f7c:	e8df f001 	tbb	[pc, r1]
 8004f80:	0c0c0c07 	.word	0x0c0c0c07
 8004f84:	0c0c0c1b 	.word	0x0c0c0c1b
 8004f88:	0c0c0c21 	.word	0x0c0c0c21
 8004f8c:	27          	.byte	0x27
 8004f8d:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f8e:	6802      	ldr	r2, [r0, #0]
 8004f90:	68d3      	ldr	r3, [r2, #12]
 8004f92:	f043 0302 	orr.w	r3, r3, #2
 8004f96:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f98:	2201      	movs	r2, #1
 8004f9a:	6820      	ldr	r0, [r4, #0]
 8004f9c:	f7ff fdef 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fa0:	6823      	ldr	r3, [r4, #0]
 8004fa2:	4a10      	ldr	r2, [pc, #64]	; (8004fe4 <HAL_TIM_PWM_Start_IT+0x70>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d018      	beq.n	8004fda <HAL_TIM_PWM_Start_IT+0x66>
  __HAL_TIM_ENABLE(htim);
 8004fa8:	6822      	ldr	r2, [r4, #0]
 8004faa:	6813      	ldr	r3, [r2, #0]
 8004fac:	f043 0301 	orr.w	r3, r3, #1
 8004fb0:	6013      	str	r3, [r2, #0]
}
 8004fb2:	2000      	movs	r0, #0
 8004fb4:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004fb6:	6802      	ldr	r2, [r0, #0]
 8004fb8:	68d3      	ldr	r3, [r2, #12]
 8004fba:	f043 0304 	orr.w	r3, r3, #4
 8004fbe:	60d3      	str	r3, [r2, #12]
    break;
 8004fc0:	e7ea      	b.n	8004f98 <HAL_TIM_PWM_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004fc2:	6802      	ldr	r2, [r0, #0]
 8004fc4:	68d3      	ldr	r3, [r2, #12]
 8004fc6:	f043 0308 	orr.w	r3, r3, #8
 8004fca:	60d3      	str	r3, [r2, #12]
    break;
 8004fcc:	e7e4      	b.n	8004f98 <HAL_TIM_PWM_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004fce:	6802      	ldr	r2, [r0, #0]
 8004fd0:	68d3      	ldr	r3, [r2, #12]
 8004fd2:	f043 0310 	orr.w	r3, r3, #16
 8004fd6:	60d3      	str	r3, [r2, #12]
    break;
 8004fd8:	e7de      	b.n	8004f98 <HAL_TIM_PWM_Start_IT+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8004fda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fdc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fe0:	645a      	str	r2, [r3, #68]	; 0x44
 8004fe2:	e7e1      	b.n	8004fa8 <HAL_TIM_PWM_Start_IT+0x34>
 8004fe4:	40012c00 	.word	0x40012c00

08004fe8 <HAL_TIM_PWM_Stop_IT>:
{
 8004fe8:	b510      	push	{r4, lr}
 8004fea:	4604      	mov	r4, r0
  switch (Channel)
 8004fec:	290c      	cmp	r1, #12
 8004fee:	d80d      	bhi.n	800500c <HAL_TIM_PWM_Stop_IT+0x24>
 8004ff0:	e8df f001 	tbb	[pc, r1]
 8004ff4:	0c0c0c07 	.word	0x0c0c0c07
 8004ff8:	0c0c0c25 	.word	0x0c0c0c25
 8004ffc:	0c0c0c2b 	.word	0x0c0c0c2b
 8005000:	31          	.byte	0x31
 8005001:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005002:	6802      	ldr	r2, [r0, #0]
 8005004:	68d3      	ldr	r3, [r2, #12]
 8005006:	f023 0302 	bic.w	r3, r3, #2
 800500a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800500c:	2200      	movs	r2, #0
 800500e:	6820      	ldr	r0, [r4, #0]
 8005010:	f7ff fdb5 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005014:	6823      	ldr	r3, [r4, #0]
 8005016:	4a1a      	ldr	r2, [pc, #104]	; (8005080 <HAL_TIM_PWM_Stop_IT+0x98>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d022      	beq.n	8005062 <HAL_TIM_PWM_Stop_IT+0x7a>
  __HAL_TIM_DISABLE(htim);
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	6a19      	ldr	r1, [r3, #32]
 8005020:	f241 1211 	movw	r2, #4369	; 0x1111
 8005024:	4211      	tst	r1, r2
 8005026:	d108      	bne.n	800503a <HAL_TIM_PWM_Stop_IT+0x52>
 8005028:	6a19      	ldr	r1, [r3, #32]
 800502a:	f240 4244 	movw	r2, #1092	; 0x444
 800502e:	4211      	tst	r1, r2
 8005030:	d103      	bne.n	800503a <HAL_TIM_PWM_Stop_IT+0x52>
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	f022 0201 	bic.w	r2, r2, #1
 8005038:	601a      	str	r2, [r3, #0]
}
 800503a:	2000      	movs	r0, #0
 800503c:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800503e:	6802      	ldr	r2, [r0, #0]
 8005040:	68d3      	ldr	r3, [r2, #12]
 8005042:	f023 0304 	bic.w	r3, r3, #4
 8005046:	60d3      	str	r3, [r2, #12]
    break;
 8005048:	e7e0      	b.n	800500c <HAL_TIM_PWM_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800504a:	6802      	ldr	r2, [r0, #0]
 800504c:	68d3      	ldr	r3, [r2, #12]
 800504e:	f023 0308 	bic.w	r3, r3, #8
 8005052:	60d3      	str	r3, [r2, #12]
    break;
 8005054:	e7da      	b.n	800500c <HAL_TIM_PWM_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005056:	6802      	ldr	r2, [r0, #0]
 8005058:	68d3      	ldr	r3, [r2, #12]
 800505a:	f023 0310 	bic.w	r3, r3, #16
 800505e:	60d3      	str	r3, [r2, #12]
    break;
 8005060:	e7d4      	b.n	800500c <HAL_TIM_PWM_Stop_IT+0x24>
    __HAL_TIM_MOE_DISABLE(htim);
 8005062:	6a19      	ldr	r1, [r3, #32]
 8005064:	f241 1211 	movw	r2, #4369	; 0x1111
 8005068:	4211      	tst	r1, r2
 800506a:	d1d7      	bne.n	800501c <HAL_TIM_PWM_Stop_IT+0x34>
 800506c:	6a19      	ldr	r1, [r3, #32]
 800506e:	f240 4244 	movw	r2, #1092	; 0x444
 8005072:	4211      	tst	r1, r2
 8005074:	d1d2      	bne.n	800501c <HAL_TIM_PWM_Stop_IT+0x34>
 8005076:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005078:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800507c:	645a      	str	r2, [r3, #68]	; 0x44
 800507e:	e7cd      	b.n	800501c <HAL_TIM_PWM_Stop_IT+0x34>
 8005080:	40012c00 	.word	0x40012c00

08005084 <HAL_TIM_PWM_Start_DMA>:
{
 8005084:	b570      	push	{r4, r5, r6, lr}
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005086:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 800508a:	b2ed      	uxtb	r5, r5
 800508c:	2d02      	cmp	r5, #2
 800508e:	d075      	beq.n	800517c <HAL_TIM_PWM_Start_DMA+0xf8>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005090:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005094:	b2e4      	uxtb	r4, r4
 8005096:	2c01      	cmp	r4, #1
 8005098:	d00d      	beq.n	80050b6 <HAL_TIM_PWM_Start_DMA+0x32>
 800509a:	4616      	mov	r6, r2
 800509c:	460d      	mov	r5, r1
 800509e:	4604      	mov	r4, r0
  switch (Channel)
 80050a0:	290c      	cmp	r1, #12
 80050a2:	d820      	bhi.n	80050e6 <HAL_TIM_PWM_Start_DMA+0x62>
 80050a4:	e8df f001 	tbb	[pc, r1]
 80050a8:	1f1f1f0e 	.word	0x1f1f1f0e
 80050ac:	1f1f1f2f 	.word	0x1f1f1f2f
 80050b0:	1f1f1f41 	.word	0x1f1f1f41
 80050b4:	53          	.byte	0x53
 80050b5:	00          	.byte	0x00
    if(((uint32_t)pData == 0U) && (Length > 0U))
 80050b6:	b90a      	cbnz	r2, 80050bc <HAL_TIM_PWM_Start_DMA+0x38>
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d161      	bne.n	8005180 <HAL_TIM_PWM_Start_DMA+0xfc>
      htim->State = HAL_TIM_STATE_BUSY;
 80050bc:	2402      	movs	r4, #2
 80050be:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 80050c2:	e7ea      	b.n	800509a <HAL_TIM_PWM_Start_DMA+0x16>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80050c4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80050c6:	492f      	ldr	r1, [pc, #188]	; (8005184 <HAL_TIM_PWM_Start_DMA+0x100>)
 80050c8:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80050ca:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80050cc:	492e      	ldr	r1, [pc, #184]	; (8005188 <HAL_TIM_PWM_Start_DMA+0x104>)
 80050ce:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 80050d0:	6802      	ldr	r2, [r0, #0]
 80050d2:	3234      	adds	r2, #52	; 0x34
 80050d4:	4631      	mov	r1, r6
 80050d6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80050d8:	f7fc fbee 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80050dc:	6822      	ldr	r2, [r4, #0]
 80050de:	68d3      	ldr	r3, [r2, #12]
 80050e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80050e4:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050e6:	2201      	movs	r2, #1
 80050e8:	4629      	mov	r1, r5
 80050ea:	6820      	ldr	r0, [r4, #0]
 80050ec:	f7ff fd47 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80050f0:	6823      	ldr	r3, [r4, #0]
 80050f2:	4a26      	ldr	r2, [pc, #152]	; (800518c <HAL_TIM_PWM_Start_DMA+0x108>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d03c      	beq.n	8005172 <HAL_TIM_PWM_Start_DMA+0xee>
  __HAL_TIM_ENABLE(htim);
 80050f8:	6822      	ldr	r2, [r4, #0]
 80050fa:	6813      	ldr	r3, [r2, #0]
 80050fc:	f043 0301 	orr.w	r3, r3, #1
 8005100:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005102:	2000      	movs	r0, #0
 8005104:	bd70      	pop	{r4, r5, r6, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005106:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8005108:	491e      	ldr	r1, [pc, #120]	; (8005184 <HAL_TIM_PWM_Start_DMA+0x100>)
 800510a:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800510c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800510e:	491e      	ldr	r1, [pc, #120]	; (8005188 <HAL_TIM_PWM_Start_DMA+0x104>)
 8005110:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 8005112:	6802      	ldr	r2, [r0, #0]
 8005114:	3238      	adds	r2, #56	; 0x38
 8005116:	4631      	mov	r1, r6
 8005118:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800511a:	f7fc fbcd 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800511e:	6822      	ldr	r2, [r4, #0]
 8005120:	68d3      	ldr	r3, [r2, #12]
 8005122:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005126:	60d3      	str	r3, [r2, #12]
    break;
 8005128:	e7dd      	b.n	80050e6 <HAL_TIM_PWM_Start_DMA+0x62>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800512a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800512c:	4915      	ldr	r1, [pc, #84]	; (8005184 <HAL_TIM_PWM_Start_DMA+0x100>)
 800512e:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005130:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8005132:	4915      	ldr	r1, [pc, #84]	; (8005188 <HAL_TIM_PWM_Start_DMA+0x104>)
 8005134:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8005136:	6802      	ldr	r2, [r0, #0]
 8005138:	323c      	adds	r2, #60	; 0x3c
 800513a:	4631      	mov	r1, r6
 800513c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800513e:	f7fc fbbb 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005142:	6822      	ldr	r2, [r4, #0]
 8005144:	68d3      	ldr	r3, [r2, #12]
 8005146:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800514a:	60d3      	str	r3, [r2, #12]
    break;
 800514c:	e7cb      	b.n	80050e6 <HAL_TIM_PWM_Start_DMA+0x62>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800514e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8005150:	490c      	ldr	r1, [pc, #48]	; (8005184 <HAL_TIM_PWM_Start_DMA+0x100>)
 8005152:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005154:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8005156:	490c      	ldr	r1, [pc, #48]	; (8005188 <HAL_TIM_PWM_Start_DMA+0x104>)
 8005158:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 800515a:	6802      	ldr	r2, [r0, #0]
 800515c:	3240      	adds	r2, #64	; 0x40
 800515e:	4631      	mov	r1, r6
 8005160:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8005162:	f7fc fba9 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005166:	6822      	ldr	r2, [r4, #0]
 8005168:	68d3      	ldr	r3, [r2, #12]
 800516a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800516e:	60d3      	str	r3, [r2, #12]
    break;
 8005170:	e7b9      	b.n	80050e6 <HAL_TIM_PWM_Start_DMA+0x62>
    __HAL_TIM_MOE_ENABLE(htim);
 8005172:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005174:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005178:	645a      	str	r2, [r3, #68]	; 0x44
 800517a:	e7bd      	b.n	80050f8 <HAL_TIM_PWM_Start_DMA+0x74>
     return HAL_BUSY;
 800517c:	2002      	movs	r0, #2
 800517e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8005180:	2001      	movs	r0, #1
}
 8005182:	bd70      	pop	{r4, r5, r6, pc}
 8005184:	0800439f 	.word	0x0800439f
 8005188:	08004573 	.word	0x08004573
 800518c:	40012c00 	.word	0x40012c00

08005190 <HAL_TIM_PWM_Stop_DMA>:
{
 8005190:	b510      	push	{r4, lr}
 8005192:	4604      	mov	r4, r0
  switch (Channel)
 8005194:	290c      	cmp	r1, #12
 8005196:	d80d      	bhi.n	80051b4 <HAL_TIM_PWM_Stop_DMA+0x24>
 8005198:	e8df f001 	tbb	[pc, r1]
 800519c:	0c0c0c07 	.word	0x0c0c0c07
 80051a0:	0c0c0c28 	.word	0x0c0c0c28
 80051a4:	0c0c0c2e 	.word	0x0c0c0c2e
 80051a8:	34          	.byte	0x34
 80051a9:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80051aa:	6802      	ldr	r2, [r0, #0]
 80051ac:	68d3      	ldr	r3, [r2, #12]
 80051ae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051b2:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80051b4:	2200      	movs	r2, #0
 80051b6:	6820      	ldr	r0, [r4, #0]
 80051b8:	f7ff fce1 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	4a1c      	ldr	r2, [pc, #112]	; (8005230 <HAL_TIM_PWM_Stop_DMA+0xa0>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d025      	beq.n	8005210 <HAL_TIM_PWM_Stop_DMA+0x80>
  __HAL_TIM_DISABLE(htim);
 80051c4:	6823      	ldr	r3, [r4, #0]
 80051c6:	6a19      	ldr	r1, [r3, #32]
 80051c8:	f241 1211 	movw	r2, #4369	; 0x1111
 80051cc:	4211      	tst	r1, r2
 80051ce:	d108      	bne.n	80051e2 <HAL_TIM_PWM_Stop_DMA+0x52>
 80051d0:	6a19      	ldr	r1, [r3, #32]
 80051d2:	f240 4244 	movw	r2, #1092	; 0x444
 80051d6:	4211      	tst	r1, r2
 80051d8:	d103      	bne.n	80051e2 <HAL_TIM_PWM_Stop_DMA+0x52>
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	f022 0201 	bic.w	r2, r2, #1
 80051e0:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80051e2:	2301      	movs	r3, #1
 80051e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80051e8:	2000      	movs	r0, #0
 80051ea:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80051ec:	6802      	ldr	r2, [r0, #0]
 80051ee:	68d3      	ldr	r3, [r2, #12]
 80051f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051f4:	60d3      	str	r3, [r2, #12]
    break;
 80051f6:	e7dd      	b.n	80051b4 <HAL_TIM_PWM_Stop_DMA+0x24>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80051f8:	6802      	ldr	r2, [r0, #0]
 80051fa:	68d3      	ldr	r3, [r2, #12]
 80051fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005200:	60d3      	str	r3, [r2, #12]
    break;
 8005202:	e7d7      	b.n	80051b4 <HAL_TIM_PWM_Stop_DMA+0x24>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005204:	6802      	ldr	r2, [r0, #0]
 8005206:	68d3      	ldr	r3, [r2, #12]
 8005208:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800520c:	60d3      	str	r3, [r2, #12]
    break;
 800520e:	e7d1      	b.n	80051b4 <HAL_TIM_PWM_Stop_DMA+0x24>
    __HAL_TIM_MOE_DISABLE(htim);
 8005210:	6a19      	ldr	r1, [r3, #32]
 8005212:	f241 1211 	movw	r2, #4369	; 0x1111
 8005216:	4211      	tst	r1, r2
 8005218:	d1d4      	bne.n	80051c4 <HAL_TIM_PWM_Stop_DMA+0x34>
 800521a:	6a19      	ldr	r1, [r3, #32]
 800521c:	f240 4244 	movw	r2, #1092	; 0x444
 8005220:	4211      	tst	r1, r2
 8005222:	d1cf      	bne.n	80051c4 <HAL_TIM_PWM_Stop_DMA+0x34>
 8005224:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005226:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800522a:	645a      	str	r2, [r3, #68]	; 0x44
 800522c:	e7ca      	b.n	80051c4 <HAL_TIM_PWM_Stop_DMA+0x34>
 800522e:	bf00      	nop
 8005230:	40012c00 	.word	0x40012c00

08005234 <HAL_TIM_IC_Start>:
{
 8005234:	b510      	push	{r4, lr}
 8005236:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005238:	2201      	movs	r2, #1
 800523a:	6800      	ldr	r0, [r0, #0]
 800523c:	f7ff fc9f 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8005240:	6822      	ldr	r2, [r4, #0]
 8005242:	6813      	ldr	r3, [r2, #0]
 8005244:	f043 0301 	orr.w	r3, r3, #1
 8005248:	6013      	str	r3, [r2, #0]
}
 800524a:	2000      	movs	r0, #0
 800524c:	bd10      	pop	{r4, pc}

0800524e <HAL_TIM_IC_Stop>:
{
 800524e:	b510      	push	{r4, lr}
 8005250:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005252:	2200      	movs	r2, #0
 8005254:	6800      	ldr	r0, [r0, #0]
 8005256:	f7ff fc92 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800525a:	6823      	ldr	r3, [r4, #0]
 800525c:	6a19      	ldr	r1, [r3, #32]
 800525e:	f241 1211 	movw	r2, #4369	; 0x1111
 8005262:	4211      	tst	r1, r2
 8005264:	d108      	bne.n	8005278 <HAL_TIM_IC_Stop+0x2a>
 8005266:	6a19      	ldr	r1, [r3, #32]
 8005268:	f240 4244 	movw	r2, #1092	; 0x444
 800526c:	4211      	tst	r1, r2
 800526e:	d103      	bne.n	8005278 <HAL_TIM_IC_Stop+0x2a>
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	f022 0201 	bic.w	r2, r2, #1
 8005276:	601a      	str	r2, [r3, #0]
}
 8005278:	2000      	movs	r0, #0
 800527a:	bd10      	pop	{r4, pc}

0800527c <HAL_TIM_IC_Start_IT>:
{
 800527c:	b510      	push	{r4, lr}
 800527e:	4604      	mov	r4, r0
  switch (Channel)
 8005280:	290c      	cmp	r1, #12
 8005282:	d80d      	bhi.n	80052a0 <HAL_TIM_IC_Start_IT+0x24>
 8005284:	e8df f001 	tbb	[pc, r1]
 8005288:	0c0c0c07 	.word	0x0c0c0c07
 800528c:	0c0c0c17 	.word	0x0c0c0c17
 8005290:	0c0c0c1d 	.word	0x0c0c0c1d
 8005294:	23          	.byte	0x23
 8005295:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005296:	6802      	ldr	r2, [r0, #0]
 8005298:	68d3      	ldr	r3, [r2, #12]
 800529a:	f043 0302 	orr.w	r3, r3, #2
 800529e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052a0:	2201      	movs	r2, #1
 80052a2:	6820      	ldr	r0, [r4, #0]
 80052a4:	f7ff fc6b 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 80052a8:	6822      	ldr	r2, [r4, #0]
 80052aa:	6813      	ldr	r3, [r2, #0]
 80052ac:	f043 0301 	orr.w	r3, r3, #1
 80052b0:	6013      	str	r3, [r2, #0]
}
 80052b2:	2000      	movs	r0, #0
 80052b4:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052b6:	6802      	ldr	r2, [r0, #0]
 80052b8:	68d3      	ldr	r3, [r2, #12]
 80052ba:	f043 0304 	orr.w	r3, r3, #4
 80052be:	60d3      	str	r3, [r2, #12]
    break;
 80052c0:	e7ee      	b.n	80052a0 <HAL_TIM_IC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80052c2:	6802      	ldr	r2, [r0, #0]
 80052c4:	68d3      	ldr	r3, [r2, #12]
 80052c6:	f043 0308 	orr.w	r3, r3, #8
 80052ca:	60d3      	str	r3, [r2, #12]
    break;
 80052cc:	e7e8      	b.n	80052a0 <HAL_TIM_IC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80052ce:	6802      	ldr	r2, [r0, #0]
 80052d0:	68d3      	ldr	r3, [r2, #12]
 80052d2:	f043 0310 	orr.w	r3, r3, #16
 80052d6:	60d3      	str	r3, [r2, #12]
    break;
 80052d8:	e7e2      	b.n	80052a0 <HAL_TIM_IC_Start_IT+0x24>

080052da <HAL_TIM_IC_Stop_IT>:
{
 80052da:	b510      	push	{r4, lr}
 80052dc:	4604      	mov	r4, r0
  switch (Channel)
 80052de:	290c      	cmp	r1, #12
 80052e0:	d80d      	bhi.n	80052fe <HAL_TIM_IC_Stop_IT+0x24>
 80052e2:	e8df f001 	tbb	[pc, r1]
 80052e6:	0c07      	.short	0x0c07
 80052e8:	0c210c0c 	.word	0x0c210c0c
 80052ec:	0c270c0c 	.word	0x0c270c0c
 80052f0:	0c0c      	.short	0x0c0c
 80052f2:	2d          	.byte	0x2d
 80052f3:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80052f4:	6802      	ldr	r2, [r0, #0]
 80052f6:	68d3      	ldr	r3, [r2, #12]
 80052f8:	f023 0302 	bic.w	r3, r3, #2
 80052fc:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80052fe:	2200      	movs	r2, #0
 8005300:	6820      	ldr	r0, [r4, #0]
 8005302:	f7ff fc3c 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8005306:	6823      	ldr	r3, [r4, #0]
 8005308:	6a19      	ldr	r1, [r3, #32]
 800530a:	f241 1211 	movw	r2, #4369	; 0x1111
 800530e:	4211      	tst	r1, r2
 8005310:	d108      	bne.n	8005324 <HAL_TIM_IC_Stop_IT+0x4a>
 8005312:	6a19      	ldr	r1, [r3, #32]
 8005314:	f240 4244 	movw	r2, #1092	; 0x444
 8005318:	4211      	tst	r1, r2
 800531a:	d103      	bne.n	8005324 <HAL_TIM_IC_Stop_IT+0x4a>
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	f022 0201 	bic.w	r2, r2, #1
 8005322:	601a      	str	r2, [r3, #0]
}
 8005324:	2000      	movs	r0, #0
 8005326:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005328:	6802      	ldr	r2, [r0, #0]
 800532a:	68d3      	ldr	r3, [r2, #12]
 800532c:	f023 0304 	bic.w	r3, r3, #4
 8005330:	60d3      	str	r3, [r2, #12]
    break;
 8005332:	e7e4      	b.n	80052fe <HAL_TIM_IC_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005334:	6802      	ldr	r2, [r0, #0]
 8005336:	68d3      	ldr	r3, [r2, #12]
 8005338:	f023 0308 	bic.w	r3, r3, #8
 800533c:	60d3      	str	r3, [r2, #12]
    break;
 800533e:	e7de      	b.n	80052fe <HAL_TIM_IC_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005340:	6802      	ldr	r2, [r0, #0]
 8005342:	68d3      	ldr	r3, [r2, #12]
 8005344:	f023 0310 	bic.w	r3, r3, #16
 8005348:	60d3      	str	r3, [r2, #12]
    break;
 800534a:	e7d8      	b.n	80052fe <HAL_TIM_IC_Stop_IT+0x24>

0800534c <HAL_TIM_IC_Start_DMA>:
{
 800534c:	b538      	push	{r3, r4, r5, lr}
  if((htim->State == HAL_TIM_STATE_BUSY))
 800534e:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8005352:	b2ed      	uxtb	r5, r5
 8005354:	2d02      	cmp	r5, #2
 8005356:	d069      	beq.n	800542c <HAL_TIM_IC_Start_DMA+0xe0>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005358:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800535c:	b2e4      	uxtb	r4, r4
 800535e:	2c01      	cmp	r4, #1
 8005360:	d00c      	beq.n	800537c <HAL_TIM_IC_Start_DMA+0x30>
 8005362:	460d      	mov	r5, r1
 8005364:	4604      	mov	r4, r0
  switch (Channel)
 8005366:	2d0c      	cmp	r5, #12
 8005368:	d821      	bhi.n	80053ae <HAL_TIM_IC_Start_DMA+0x62>
 800536a:	e8df f005 	tbb	[pc, r5]
 800536e:	2010      	.short	0x2010
 8005370:	202c2020 	.word	0x202c2020
 8005374:	203d2020 	.word	0x203d2020
 8005378:	2020      	.short	0x2020
 800537a:	4e          	.byte	0x4e
 800537b:	00          	.byte	0x00
    if((pData == 0U) && (Length > 0U))
 800537c:	b11a      	cbz	r2, 8005386 <HAL_TIM_IC_Start_DMA+0x3a>
      htim->State = HAL_TIM_STATE_BUSY;
 800537e:	2402      	movs	r4, #2
 8005380:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 8005384:	e7ed      	b.n	8005362 <HAL_TIM_IC_Start_DMA+0x16>
    if((pData == 0U) && (Length > 0U))
 8005386:	2b00      	cmp	r3, #0
 8005388:	d0f9      	beq.n	800537e <HAL_TIM_IC_Start_DMA+0x32>
      return HAL_ERROR;
 800538a:	2001      	movs	r0, #1
}
 800538c:	bd38      	pop	{r3, r4, r5, pc}
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800538e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8005390:	4827      	ldr	r0, [pc, #156]	; (8005430 <HAL_TIM_IC_Start_DMA+0xe4>)
 8005392:	6288      	str	r0, [r1, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005394:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005396:	4827      	ldr	r0, [pc, #156]	; (8005434 <HAL_TIM_IC_Start_DMA+0xe8>)
 8005398:	6308      	str	r0, [r1, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);
 800539a:	6821      	ldr	r1, [r4, #0]
 800539c:	3134      	adds	r1, #52	; 0x34
 800539e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80053a0:	f7fc fa8a 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80053a4:	6822      	ldr	r2, [r4, #0]
 80053a6:	68d3      	ldr	r3, [r2, #12]
 80053a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053ac:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053ae:	2201      	movs	r2, #1
 80053b0:	4629      	mov	r1, r5
 80053b2:	6820      	ldr	r0, [r4, #0]
 80053b4:	f7ff fbe3 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 80053b8:	6822      	ldr	r2, [r4, #0]
 80053ba:	6813      	ldr	r3, [r2, #0]
 80053bc:	f043 0301 	orr.w	r3, r3, #1
 80053c0:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80053c2:	2000      	movs	r0, #0
 80053c4:	bd38      	pop	{r3, r4, r5, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80053c6:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80053c8:	4819      	ldr	r0, [pc, #100]	; (8005430 <HAL_TIM_IC_Start_DMA+0xe4>)
 80053ca:	6288      	str	r0, [r1, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80053cc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80053ce:	4819      	ldr	r0, [pc, #100]	; (8005434 <HAL_TIM_IC_Start_DMA+0xe8>)
 80053d0:	6308      	str	r0, [r1, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length);
 80053d2:	6821      	ldr	r1, [r4, #0]
 80053d4:	3138      	adds	r1, #56	; 0x38
 80053d6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80053d8:	f7fc fa6e 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80053dc:	6822      	ldr	r2, [r4, #0]
 80053de:	68d3      	ldr	r3, [r2, #12]
 80053e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053e4:	60d3      	str	r3, [r2, #12]
    break;
 80053e6:	e7e2      	b.n	80053ae <HAL_TIM_IC_Start_DMA+0x62>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80053e8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80053ea:	4811      	ldr	r0, [pc, #68]	; (8005430 <HAL_TIM_IC_Start_DMA+0xe4>)
 80053ec:	6288      	str	r0, [r1, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80053ee:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80053f0:	4810      	ldr	r0, [pc, #64]	; (8005434 <HAL_TIM_IC_Start_DMA+0xe8>)
 80053f2:	6308      	str	r0, [r1, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length);
 80053f4:	6821      	ldr	r1, [r4, #0]
 80053f6:	313c      	adds	r1, #60	; 0x3c
 80053f8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80053fa:	f7fc fa5d 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80053fe:	6822      	ldr	r2, [r4, #0]
 8005400:	68d3      	ldr	r3, [r2, #12]
 8005402:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005406:	60d3      	str	r3, [r2, #12]
    break;
 8005408:	e7d1      	b.n	80053ae <HAL_TIM_IC_Start_DMA+0x62>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800540a:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800540c:	4808      	ldr	r0, [pc, #32]	; (8005430 <HAL_TIM_IC_Start_DMA+0xe4>)
 800540e:	6288      	str	r0, [r1, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005410:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005412:	4808      	ldr	r0, [pc, #32]	; (8005434 <HAL_TIM_IC_Start_DMA+0xe8>)
 8005414:	6308      	str	r0, [r1, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length);
 8005416:	6821      	ldr	r1, [r4, #0]
 8005418:	3140      	adds	r1, #64	; 0x40
 800541a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800541c:	f7fc fa4c 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005420:	6822      	ldr	r2, [r4, #0]
 8005422:	68d3      	ldr	r3, [r2, #12]
 8005424:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005428:	60d3      	str	r3, [r2, #12]
    break;
 800542a:	e7c0      	b.n	80053ae <HAL_TIM_IC_Start_DMA+0x62>
     return HAL_BUSY;
 800542c:	2002      	movs	r0, #2
 800542e:	bd38      	pop	{r3, r4, r5, pc}
 8005430:	08004357 	.word	0x08004357
 8005434:	08004573 	.word	0x08004573

08005438 <HAL_TIM_IC_Stop_DMA>:
{
 8005438:	b510      	push	{r4, lr}
 800543a:	4604      	mov	r4, r0
  switch (Channel)
 800543c:	290c      	cmp	r1, #12
 800543e:	d80d      	bhi.n	800545c <HAL_TIM_IC_Stop_DMA+0x24>
 8005440:	e8df f001 	tbb	[pc, r1]
 8005444:	0c0c0c07 	.word	0x0c0c0c07
 8005448:	0c0c0c24 	.word	0x0c0c0c24
 800544c:	0c0c0c2a 	.word	0x0c0c0c2a
 8005450:	30          	.byte	0x30
 8005451:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005452:	6802      	ldr	r2, [r0, #0]
 8005454:	68d3      	ldr	r3, [r2, #12]
 8005456:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800545a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800545c:	2200      	movs	r2, #0
 800545e:	6820      	ldr	r0, [r4, #0]
 8005460:	f7ff fb8d 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8005464:	6823      	ldr	r3, [r4, #0]
 8005466:	6a19      	ldr	r1, [r3, #32]
 8005468:	f241 1211 	movw	r2, #4369	; 0x1111
 800546c:	4211      	tst	r1, r2
 800546e:	d108      	bne.n	8005482 <HAL_TIM_IC_Stop_DMA+0x4a>
 8005470:	6a19      	ldr	r1, [r3, #32]
 8005472:	f240 4244 	movw	r2, #1092	; 0x444
 8005476:	4211      	tst	r1, r2
 8005478:	d103      	bne.n	8005482 <HAL_TIM_IC_Stop_DMA+0x4a>
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	f022 0201 	bic.w	r2, r2, #1
 8005480:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005482:	2301      	movs	r3, #1
 8005484:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8005488:	2000      	movs	r0, #0
 800548a:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800548c:	6802      	ldr	r2, [r0, #0]
 800548e:	68d3      	ldr	r3, [r2, #12]
 8005490:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005494:	60d3      	str	r3, [r2, #12]
    break;
 8005496:	e7e1      	b.n	800545c <HAL_TIM_IC_Stop_DMA+0x24>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005498:	6802      	ldr	r2, [r0, #0]
 800549a:	68d3      	ldr	r3, [r2, #12]
 800549c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054a0:	60d3      	str	r3, [r2, #12]
    break;
 80054a2:	e7db      	b.n	800545c <HAL_TIM_IC_Stop_DMA+0x24>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80054a4:	6802      	ldr	r2, [r0, #0]
 80054a6:	68d3      	ldr	r3, [r2, #12]
 80054a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054ac:	60d3      	str	r3, [r2, #12]
    break;
 80054ae:	e7d5      	b.n	800545c <HAL_TIM_IC_Stop_DMA+0x24>

080054b0 <HAL_TIM_OnePulse_Start>:
{
 80054b0:	b510      	push	{r4, lr}
 80054b2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80054b4:	2201      	movs	r2, #1
 80054b6:	2100      	movs	r1, #0
 80054b8:	6800      	ldr	r0, [r0, #0]
 80054ba:	f7ff fb60 	bl	8004b7e <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80054be:	2201      	movs	r2, #1
 80054c0:	2104      	movs	r1, #4
 80054c2:	6820      	ldr	r0, [r4, #0]
 80054c4:	f7ff fb5b 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054c8:	6823      	ldr	r3, [r4, #0]
 80054ca:	4a05      	ldr	r2, [pc, #20]	; (80054e0 <HAL_TIM_OnePulse_Start+0x30>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d001      	beq.n	80054d4 <HAL_TIM_OnePulse_Start+0x24>
}
 80054d0:	2000      	movs	r0, #0
 80054d2:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 80054d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80054da:	645a      	str	r2, [r3, #68]	; 0x44
 80054dc:	e7f8      	b.n	80054d0 <HAL_TIM_OnePulse_Start+0x20>
 80054de:	bf00      	nop
 80054e0:	40012c00 	.word	0x40012c00

080054e4 <HAL_TIM_OnePulse_Stop>:
{
 80054e4:	b510      	push	{r4, lr}
 80054e6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80054e8:	2200      	movs	r2, #0
 80054ea:	4611      	mov	r1, r2
 80054ec:	6800      	ldr	r0, [r0, #0]
 80054ee:	f7ff fb46 	bl	8004b7e <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80054f2:	2200      	movs	r2, #0
 80054f4:	2104      	movs	r1, #4
 80054f6:	6820      	ldr	r0, [r4, #0]
 80054f8:	f7ff fb41 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054fc:	6823      	ldr	r3, [r4, #0]
 80054fe:	4a11      	ldr	r2, [pc, #68]	; (8005544 <HAL_TIM_OnePulse_Stop+0x60>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d010      	beq.n	8005526 <HAL_TIM_OnePulse_Stop+0x42>
  __HAL_TIM_DISABLE(htim);
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	6a19      	ldr	r1, [r3, #32]
 8005508:	f241 1211 	movw	r2, #4369	; 0x1111
 800550c:	4211      	tst	r1, r2
 800550e:	d108      	bne.n	8005522 <HAL_TIM_OnePulse_Stop+0x3e>
 8005510:	6a19      	ldr	r1, [r3, #32]
 8005512:	f240 4244 	movw	r2, #1092	; 0x444
 8005516:	4211      	tst	r1, r2
 8005518:	d103      	bne.n	8005522 <HAL_TIM_OnePulse_Stop+0x3e>
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	f022 0201 	bic.w	r2, r2, #1
 8005520:	601a      	str	r2, [r3, #0]
}
 8005522:	2000      	movs	r0, #0
 8005524:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8005526:	6a19      	ldr	r1, [r3, #32]
 8005528:	f241 1211 	movw	r2, #4369	; 0x1111
 800552c:	4211      	tst	r1, r2
 800552e:	d1e9      	bne.n	8005504 <HAL_TIM_OnePulse_Stop+0x20>
 8005530:	6a19      	ldr	r1, [r3, #32]
 8005532:	f240 4244 	movw	r2, #1092	; 0x444
 8005536:	4211      	tst	r1, r2
 8005538:	d1e4      	bne.n	8005504 <HAL_TIM_OnePulse_Stop+0x20>
 800553a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800553c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005540:	645a      	str	r2, [r3, #68]	; 0x44
 8005542:	e7df      	b.n	8005504 <HAL_TIM_OnePulse_Stop+0x20>
 8005544:	40012c00 	.word	0x40012c00

08005548 <HAL_TIM_OnePulse_Start_IT>:
{
 8005548:	b510      	push	{r4, lr}
 800554a:	4604      	mov	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800554c:	6802      	ldr	r2, [r0, #0]
 800554e:	68d3      	ldr	r3, [r2, #12]
 8005550:	f043 0302 	orr.w	r3, r3, #2
 8005554:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005556:	6802      	ldr	r2, [r0, #0]
 8005558:	68d3      	ldr	r3, [r2, #12]
 800555a:	f043 0304 	orr.w	r3, r3, #4
 800555e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005560:	2201      	movs	r2, #1
 8005562:	2100      	movs	r1, #0
 8005564:	6800      	ldr	r0, [r0, #0]
 8005566:	f7ff fb0a 	bl	8004b7e <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800556a:	2201      	movs	r2, #1
 800556c:	2104      	movs	r1, #4
 800556e:	6820      	ldr	r0, [r4, #0]
 8005570:	f7ff fb05 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	4a05      	ldr	r2, [pc, #20]	; (800558c <HAL_TIM_OnePulse_Start_IT+0x44>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d001      	beq.n	8005580 <HAL_TIM_OnePulse_Start_IT+0x38>
}
 800557c:	2000      	movs	r0, #0
 800557e:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8005580:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005582:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005586:	645a      	str	r2, [r3, #68]	; 0x44
 8005588:	e7f8      	b.n	800557c <HAL_TIM_OnePulse_Start_IT+0x34>
 800558a:	bf00      	nop
 800558c:	40012c00 	.word	0x40012c00

08005590 <HAL_TIM_OnePulse_Stop_IT>:
{
 8005590:	b510      	push	{r4, lr}
 8005592:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005594:	6802      	ldr	r2, [r0, #0]
 8005596:	68d3      	ldr	r3, [r2, #12]
 8005598:	f023 0302 	bic.w	r3, r3, #2
 800559c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800559e:	6802      	ldr	r2, [r0, #0]
 80055a0:	68d3      	ldr	r3, [r2, #12]
 80055a2:	f023 0304 	bic.w	r3, r3, #4
 80055a6:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80055a8:	2200      	movs	r2, #0
 80055aa:	4611      	mov	r1, r2
 80055ac:	6800      	ldr	r0, [r0, #0]
 80055ae:	f7ff fae6 	bl	8004b7e <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80055b2:	2200      	movs	r2, #0
 80055b4:	2104      	movs	r1, #4
 80055b6:	6820      	ldr	r0, [r4, #0]
 80055b8:	f7ff fae1 	bl	8004b7e <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055bc:	6823      	ldr	r3, [r4, #0]
 80055be:	4a11      	ldr	r2, [pc, #68]	; (8005604 <HAL_TIM_OnePulse_Stop_IT+0x74>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d010      	beq.n	80055e6 <HAL_TIM_OnePulse_Stop_IT+0x56>
   __HAL_TIM_DISABLE(htim);
 80055c4:	6823      	ldr	r3, [r4, #0]
 80055c6:	6a19      	ldr	r1, [r3, #32]
 80055c8:	f241 1211 	movw	r2, #4369	; 0x1111
 80055cc:	4211      	tst	r1, r2
 80055ce:	d108      	bne.n	80055e2 <HAL_TIM_OnePulse_Stop_IT+0x52>
 80055d0:	6a19      	ldr	r1, [r3, #32]
 80055d2:	f240 4244 	movw	r2, #1092	; 0x444
 80055d6:	4211      	tst	r1, r2
 80055d8:	d103      	bne.n	80055e2 <HAL_TIM_OnePulse_Stop_IT+0x52>
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	f022 0201 	bic.w	r2, r2, #1
 80055e0:	601a      	str	r2, [r3, #0]
}
 80055e2:	2000      	movs	r0, #0
 80055e4:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 80055e6:	6a19      	ldr	r1, [r3, #32]
 80055e8:	f241 1211 	movw	r2, #4369	; 0x1111
 80055ec:	4211      	tst	r1, r2
 80055ee:	d1e9      	bne.n	80055c4 <HAL_TIM_OnePulse_Stop_IT+0x34>
 80055f0:	6a19      	ldr	r1, [r3, #32]
 80055f2:	f240 4244 	movw	r2, #1092	; 0x444
 80055f6:	4211      	tst	r1, r2
 80055f8:	d1e4      	bne.n	80055c4 <HAL_TIM_OnePulse_Stop_IT+0x34>
 80055fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005600:	645a      	str	r2, [r3, #68]	; 0x44
 8005602:	e7df      	b.n	80055c4 <HAL_TIM_OnePulse_Stop_IT+0x34>
 8005604:	40012c00 	.word	0x40012c00

08005608 <HAL_TIM_Encoder_Start>:
{
 8005608:	b510      	push	{r4, lr}
 800560a:	4604      	mov	r4, r0
  switch (Channel)
 800560c:	b161      	cbz	r1, 8005628 <HAL_TIM_Encoder_Start+0x20>
 800560e:	2904      	cmp	r1, #4
 8005610:	d016      	beq.n	8005640 <HAL_TIM_Encoder_Start+0x38>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005612:	2201      	movs	r2, #1
 8005614:	2100      	movs	r1, #0
 8005616:	6800      	ldr	r0, [r0, #0]
 8005618:	f7ff fab1 	bl	8004b7e <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800561c:	2201      	movs	r2, #1
 800561e:	2104      	movs	r1, #4
 8005620:	6820      	ldr	r0, [r4, #0]
 8005622:	f7ff faac 	bl	8004b7e <TIM_CCxChannelCmd>
     break;
 8005626:	e004      	b.n	8005632 <HAL_TIM_Encoder_Start+0x2a>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005628:	2201      	movs	r2, #1
 800562a:	2100      	movs	r1, #0
 800562c:	6800      	ldr	r0, [r0, #0]
 800562e:	f7ff faa6 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8005632:	6822      	ldr	r2, [r4, #0]
 8005634:	6813      	ldr	r3, [r2, #0]
 8005636:	f043 0301 	orr.w	r3, r3, #1
 800563a:	6013      	str	r3, [r2, #0]
}
 800563c:	2000      	movs	r0, #0
 800563e:	bd10      	pop	{r4, pc}
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005640:	2201      	movs	r2, #1
 8005642:	2104      	movs	r1, #4
 8005644:	6800      	ldr	r0, [r0, #0]
 8005646:	f7ff fa9a 	bl	8004b7e <TIM_CCxChannelCmd>
      break;
 800564a:	e7f2      	b.n	8005632 <HAL_TIM_Encoder_Start+0x2a>

0800564c <HAL_TIM_Encoder_Stop>:
{
 800564c:	b510      	push	{r4, lr}
 800564e:	4604      	mov	r4, r0
  switch (Channel)
 8005650:	b161      	cbz	r1, 800566c <HAL_TIM_Encoder_Stop+0x20>
 8005652:	2904      	cmp	r1, #4
 8005654:	d020      	beq.n	8005698 <HAL_TIM_Encoder_Stop+0x4c>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005656:	2200      	movs	r2, #0
 8005658:	4611      	mov	r1, r2
 800565a:	6800      	ldr	r0, [r0, #0]
 800565c:	f7ff fa8f 	bl	8004b7e <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005660:	2200      	movs	r2, #0
 8005662:	2104      	movs	r1, #4
 8005664:	6820      	ldr	r0, [r4, #0]
 8005666:	f7ff fa8a 	bl	8004b7e <TIM_CCxChannelCmd>
     break;
 800566a:	e004      	b.n	8005676 <HAL_TIM_Encoder_Stop+0x2a>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800566c:	2200      	movs	r2, #0
 800566e:	4611      	mov	r1, r2
 8005670:	6800      	ldr	r0, [r0, #0]
 8005672:	f7ff fa84 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8005676:	6823      	ldr	r3, [r4, #0]
 8005678:	6a19      	ldr	r1, [r3, #32]
 800567a:	f241 1211 	movw	r2, #4369	; 0x1111
 800567e:	4211      	tst	r1, r2
 8005680:	d108      	bne.n	8005694 <HAL_TIM_Encoder_Stop+0x48>
 8005682:	6a19      	ldr	r1, [r3, #32]
 8005684:	f240 4244 	movw	r2, #1092	; 0x444
 8005688:	4211      	tst	r1, r2
 800568a:	d103      	bne.n	8005694 <HAL_TIM_Encoder_Stop+0x48>
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	f022 0201 	bic.w	r2, r2, #1
 8005692:	601a      	str	r2, [r3, #0]
}
 8005694:	2000      	movs	r0, #0
 8005696:	bd10      	pop	{r4, pc}
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005698:	2200      	movs	r2, #0
 800569a:	2104      	movs	r1, #4
 800569c:	6800      	ldr	r0, [r0, #0]
 800569e:	f7ff fa6e 	bl	8004b7e <TIM_CCxChannelCmd>
      break;
 80056a2:	e7e8      	b.n	8005676 <HAL_TIM_Encoder_Stop+0x2a>

080056a4 <HAL_TIM_Encoder_Start_IT>:
{
 80056a4:	b510      	push	{r4, lr}
 80056a6:	4604      	mov	r4, r0
  switch (Channel)
 80056a8:	b1b1      	cbz	r1, 80056d8 <HAL_TIM_Encoder_Start_IT+0x34>
 80056aa:	2904      	cmp	r1, #4
 80056ac:	d025      	beq.n	80056fa <HAL_TIM_Encoder_Start_IT+0x56>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056ae:	2201      	movs	r2, #1
 80056b0:	2100      	movs	r1, #0
 80056b2:	6800      	ldr	r0, [r0, #0]
 80056b4:	f7ff fa63 	bl	8004b7e <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056b8:	2201      	movs	r2, #1
 80056ba:	2104      	movs	r1, #4
 80056bc:	6820      	ldr	r0, [r4, #0]
 80056be:	f7ff fa5e 	bl	8004b7e <TIM_CCxChannelCmd>
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80056c2:	6822      	ldr	r2, [r4, #0]
 80056c4:	68d3      	ldr	r3, [r2, #12]
 80056c6:	f043 0302 	orr.w	r3, r3, #2
 80056ca:	60d3      	str	r3, [r2, #12]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80056cc:	6822      	ldr	r2, [r4, #0]
 80056ce:	68d3      	ldr	r3, [r2, #12]
 80056d0:	f043 0304 	orr.w	r3, r3, #4
 80056d4:	60d3      	str	r3, [r2, #12]
     break;
 80056d6:	e009      	b.n	80056ec <HAL_TIM_Encoder_Start_IT+0x48>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056d8:	2201      	movs	r2, #1
 80056da:	2100      	movs	r1, #0
 80056dc:	6800      	ldr	r0, [r0, #0]
 80056de:	f7ff fa4e 	bl	8004b7e <TIM_CCxChannelCmd>
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80056e2:	6822      	ldr	r2, [r4, #0]
 80056e4:	68d3      	ldr	r3, [r2, #12]
 80056e6:	f043 0302 	orr.w	r3, r3, #2
 80056ea:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 80056ec:	6822      	ldr	r2, [r4, #0]
 80056ee:	6813      	ldr	r3, [r2, #0]
 80056f0:	f043 0301 	orr.w	r3, r3, #1
 80056f4:	6013      	str	r3, [r2, #0]
}
 80056f6:	2000      	movs	r0, #0
 80056f8:	bd10      	pop	{r4, pc}
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056fa:	2201      	movs	r2, #1
 80056fc:	2104      	movs	r1, #4
 80056fe:	6800      	ldr	r0, [r0, #0]
 8005700:	f7ff fa3d 	bl	8004b7e <TIM_CCxChannelCmd>
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005704:	6822      	ldr	r2, [r4, #0]
 8005706:	68d3      	ldr	r3, [r2, #12]
 8005708:	f043 0304 	orr.w	r3, r3, #4
 800570c:	60d3      	str	r3, [r2, #12]
      break;
 800570e:	e7ed      	b.n	80056ec <HAL_TIM_Encoder_Start_IT+0x48>

08005710 <HAL_TIM_Encoder_Stop_IT>:
{
 8005710:	b510      	push	{r4, lr}
 8005712:	4604      	mov	r4, r0
  if(Channel == TIM_CHANNEL_1)
 8005714:	b349      	cbz	r1, 800576a <HAL_TIM_Encoder_Stop_IT+0x5a>
  else if(Channel == TIM_CHANNEL_2)
 8005716:	2904      	cmp	r1, #4
 8005718:	d032      	beq.n	8005780 <HAL_TIM_Encoder_Stop_IT+0x70>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800571a:	2200      	movs	r2, #0
 800571c:	4611      	mov	r1, r2
 800571e:	6800      	ldr	r0, [r0, #0]
 8005720:	f7ff fa2d 	bl	8004b7e <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005724:	2200      	movs	r2, #0
 8005726:	2104      	movs	r1, #4
 8005728:	6820      	ldr	r0, [r4, #0]
 800572a:	f7ff fa28 	bl	8004b7e <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800572e:	6822      	ldr	r2, [r4, #0]
 8005730:	68d3      	ldr	r3, [r2, #12]
 8005732:	f023 0302 	bic.w	r3, r3, #2
 8005736:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005738:	6822      	ldr	r2, [r4, #0]
 800573a:	68d3      	ldr	r3, [r2, #12]
 800573c:	f023 0304 	bic.w	r3, r3, #4
 8005740:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	6a19      	ldr	r1, [r3, #32]
 8005746:	f241 1211 	movw	r2, #4369	; 0x1111
 800574a:	4211      	tst	r1, r2
 800574c:	d108      	bne.n	8005760 <HAL_TIM_Encoder_Stop_IT+0x50>
 800574e:	6a19      	ldr	r1, [r3, #32]
 8005750:	f240 4244 	movw	r2, #1092	; 0x444
 8005754:	4211      	tst	r1, r2
 8005756:	d103      	bne.n	8005760 <HAL_TIM_Encoder_Stop_IT+0x50>
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	f022 0201 	bic.w	r2, r2, #1
 800575e:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005760:	2301      	movs	r3, #1
 8005762:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8005766:	2000      	movs	r0, #0
 8005768:	bd10      	pop	{r4, pc}
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800576a:	2200      	movs	r2, #0
 800576c:	4611      	mov	r1, r2
 800576e:	6800      	ldr	r0, [r0, #0]
 8005770:	f7ff fa05 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005774:	6822      	ldr	r2, [r4, #0]
 8005776:	68d3      	ldr	r3, [r2, #12]
 8005778:	f023 0302 	bic.w	r3, r3, #2
 800577c:	60d3      	str	r3, [r2, #12]
 800577e:	e7e0      	b.n	8005742 <HAL_TIM_Encoder_Stop_IT+0x32>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005780:	2200      	movs	r2, #0
 8005782:	2104      	movs	r1, #4
 8005784:	6800      	ldr	r0, [r0, #0]
 8005786:	f7ff f9fa 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800578a:	6822      	ldr	r2, [r4, #0]
 800578c:	68d3      	ldr	r3, [r2, #12]
 800578e:	f023 0304 	bic.w	r3, r3, #4
 8005792:	60d3      	str	r3, [r2, #12]
 8005794:	e7d5      	b.n	8005742 <HAL_TIM_Encoder_Stop_IT+0x32>

08005796 <HAL_TIM_Encoder_Start_DMA>:
{
 8005796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800579a:	f8bd 5018 	ldrh.w	r5, [sp, #24]
  if((htim->State == HAL_TIM_STATE_BUSY))
 800579e:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80057a2:	b2e4      	uxtb	r4, r4
 80057a4:	2c02      	cmp	r4, #2
 80057a6:	f000 808d 	beq.w	80058c4 <HAL_TIM_Encoder_Start_DMA+0x12e>
  else if((htim->State == HAL_TIM_STATE_READY))
 80057aa:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80057ae:	b2e4      	uxtb	r4, r4
 80057b0:	2c01      	cmp	r4, #1
 80057b2:	d009      	beq.n	80057c8 <HAL_TIM_Encoder_Start_DMA+0x32>
 80057b4:	461e      	mov	r6, r3
 80057b6:	4604      	mov	r4, r0
  switch (Channel)
 80057b8:	2904      	cmp	r1, #4
 80057ba:	d02e      	beq.n	800581a <HAL_TIM_Encoder_Start_DMA+0x84>
 80057bc:	2918      	cmp	r1, #24
 80057be:	d04b      	beq.n	8005858 <HAL_TIM_Encoder_Start_DMA+0xc2>
 80057c0:	b169      	cbz	r1, 80057de <HAL_TIM_Encoder_Start_DMA+0x48>
  return HAL_OK;
 80057c2:	2000      	movs	r0, #0
}
 80057c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((((pData1 == 0U) || (pData2 == 0U) )) && (Length > 0U))
 80057c8:	b122      	cbz	r2, 80057d4 <HAL_TIM_Encoder_Start_DMA+0x3e>
 80057ca:	b11b      	cbz	r3, 80057d4 <HAL_TIM_Encoder_Start_DMA+0x3e>
      htim->State = HAL_TIM_STATE_BUSY;
 80057cc:	2402      	movs	r4, #2
 80057ce:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 80057d2:	e7ef      	b.n	80057b4 <HAL_TIM_Encoder_Start_DMA+0x1e>
    if((((pData1 == 0U) || (pData2 == 0U) )) && (Length > 0U))
 80057d4:	2d00      	cmp	r5, #0
 80057d6:	d0f9      	beq.n	80057cc <HAL_TIM_Encoder_Start_DMA+0x36>
      return HAL_ERROR;
 80057d8:	2001      	movs	r0, #1
 80057da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80057de:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80057e0:	493a      	ldr	r1, [pc, #232]	; (80058cc <HAL_TIM_Encoder_Start_DMA+0x136>)
 80057e2:	6299      	str	r1, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80057e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80057e6:	493a      	ldr	r1, [pc, #232]	; (80058d0 <HAL_TIM_Encoder_Start_DMA+0x13a>)
 80057e8:	6319      	str	r1, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t )pData1, Length);
 80057ea:	6801      	ldr	r1, [r0, #0]
 80057ec:	462b      	mov	r3, r5
 80057ee:	3134      	adds	r1, #52	; 0x34
 80057f0:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80057f2:	f7fc f861 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80057f6:	6822      	ldr	r2, [r4, #0]
 80057f8:	68d3      	ldr	r3, [r2, #12]
 80057fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057fe:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE(htim);
 8005800:	6822      	ldr	r2, [r4, #0]
 8005802:	6813      	ldr	r3, [r2, #0]
 8005804:	f043 0301 	orr.w	r3, r3, #1
 8005808:	6013      	str	r3, [r2, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800580a:	2201      	movs	r2, #1
 800580c:	2100      	movs	r1, #0
 800580e:	6820      	ldr	r0, [r4, #0]
 8005810:	f7ff f9b5 	bl	8004b7e <TIM_CCxChannelCmd>
  return HAL_OK;
 8005814:	2000      	movs	r0, #0
    break;
 8005816:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800581a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800581c:	4a2b      	ldr	r2, [pc, #172]	; (80058cc <HAL_TIM_Encoder_Start_DMA+0x136>)
 800581e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 8005820:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005822:	4a2b      	ldr	r2, [pc, #172]	; (80058d0 <HAL_TIM_Encoder_Start_DMA+0x13a>)
 8005824:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 8005826:	6801      	ldr	r1, [r0, #0]
 8005828:	462b      	mov	r3, r5
 800582a:	4632      	mov	r2, r6
 800582c:	3138      	adds	r1, #56	; 0x38
 800582e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8005830:	f7fc f842 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005834:	6822      	ldr	r2, [r4, #0]
 8005836:	68d3      	ldr	r3, [r2, #12]
 8005838:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800583c:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE(htim);
 800583e:	6822      	ldr	r2, [r4, #0]
 8005840:	6813      	ldr	r3, [r2, #0]
 8005842:	f043 0301 	orr.w	r3, r3, #1
 8005846:	6013      	str	r3, [r2, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005848:	2201      	movs	r2, #1
 800584a:	2104      	movs	r1, #4
 800584c:	6820      	ldr	r0, [r4, #0]
 800584e:	f7ff f996 	bl	8004b7e <TIM_CCxChannelCmd>
  return HAL_OK;
 8005852:	2000      	movs	r0, #0
    break;
 8005854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8005858:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800585a:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80058cc <HAL_TIM_Encoder_Start_DMA+0x136>
 800585e:	f8c3 8028 	str.w	r8, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005862:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005864:	4f1a      	ldr	r7, [pc, #104]	; (80058d0 <HAL_TIM_Encoder_Start_DMA+0x13a>)
 8005866:	631f      	str	r7, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length);
 8005868:	6801      	ldr	r1, [r0, #0]
 800586a:	462b      	mov	r3, r5
 800586c:	3134      	adds	r1, #52	; 0x34
 800586e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8005870:	f7fc f822 	bl	80018b8 <HAL_DMA_Start_IT>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8005874:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005876:	f8c3 8028 	str.w	r8, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800587a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800587c:	631f      	str	r7, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 800587e:	6821      	ldr	r1, [r4, #0]
 8005880:	462b      	mov	r3, r5
 8005882:	4632      	mov	r2, r6
 8005884:	3138      	adds	r1, #56	; 0x38
 8005886:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005888:	f7fc f816 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE(htim);
 800588c:	6822      	ldr	r2, [r4, #0]
 800588e:	6813      	ldr	r3, [r2, #0]
 8005890:	f043 0301 	orr.w	r3, r3, #1
 8005894:	6013      	str	r3, [r2, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005896:	2201      	movs	r2, #1
 8005898:	2100      	movs	r1, #0
 800589a:	6820      	ldr	r0, [r4, #0]
 800589c:	f7ff f96f 	bl	8004b7e <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80058a0:	2201      	movs	r2, #1
 80058a2:	2104      	movs	r1, #4
 80058a4:	6820      	ldr	r0, [r4, #0]
 80058a6:	f7ff f96a 	bl	8004b7e <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80058aa:	6822      	ldr	r2, [r4, #0]
 80058ac:	68d3      	ldr	r3, [r2, #12]
 80058ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058b2:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80058b4:	6822      	ldr	r2, [r4, #0]
 80058b6:	68d3      	ldr	r3, [r2, #12]
 80058b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80058bc:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80058be:	2000      	movs	r0, #0
    break;
 80058c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     return HAL_BUSY;
 80058c4:	2002      	movs	r0, #2
 80058c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058ca:	bf00      	nop
 80058cc:	08004357 	.word	0x08004357
 80058d0:	08004573 	.word	0x08004573

080058d4 <HAL_TIM_Encoder_Stop_DMA>:
{
 80058d4:	b510      	push	{r4, lr}
 80058d6:	4604      	mov	r4, r0
  if(Channel == TIM_CHANNEL_1)
 80058d8:	b349      	cbz	r1, 800592e <HAL_TIM_Encoder_Stop_DMA+0x5a>
  else if(Channel == TIM_CHANNEL_2)
 80058da:	2904      	cmp	r1, #4
 80058dc:	d032      	beq.n	8005944 <HAL_TIM_Encoder_Stop_DMA+0x70>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80058de:	2200      	movs	r2, #0
 80058e0:	4611      	mov	r1, r2
 80058e2:	6800      	ldr	r0, [r0, #0]
 80058e4:	f7ff f94b 	bl	8004b7e <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80058e8:	2200      	movs	r2, #0
 80058ea:	2104      	movs	r1, #4
 80058ec:	6820      	ldr	r0, [r4, #0]
 80058ee:	f7ff f946 	bl	8004b7e <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80058f2:	6822      	ldr	r2, [r4, #0]
 80058f4:	68d3      	ldr	r3, [r2, #12]
 80058f6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058fa:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80058fc:	6822      	ldr	r2, [r4, #0]
 80058fe:	68d3      	ldr	r3, [r2, #12]
 8005900:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005904:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8005906:	6823      	ldr	r3, [r4, #0]
 8005908:	6a19      	ldr	r1, [r3, #32]
 800590a:	f241 1211 	movw	r2, #4369	; 0x1111
 800590e:	4211      	tst	r1, r2
 8005910:	d108      	bne.n	8005924 <HAL_TIM_Encoder_Stop_DMA+0x50>
 8005912:	6a19      	ldr	r1, [r3, #32]
 8005914:	f240 4244 	movw	r2, #1092	; 0x444
 8005918:	4211      	tst	r1, r2
 800591a:	d103      	bne.n	8005924 <HAL_TIM_Encoder_Stop_DMA+0x50>
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	f022 0201 	bic.w	r2, r2, #1
 8005922:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005924:	2301      	movs	r3, #1
 8005926:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800592a:	2000      	movs	r0, #0
 800592c:	bd10      	pop	{r4, pc}
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800592e:	2200      	movs	r2, #0
 8005930:	4611      	mov	r1, r2
 8005932:	6800      	ldr	r0, [r0, #0]
 8005934:	f7ff f923 	bl	8004b7e <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005938:	6822      	ldr	r2, [r4, #0]
 800593a:	68d3      	ldr	r3, [r2, #12]
 800593c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005940:	60d3      	str	r3, [r2, #12]
 8005942:	e7e0      	b.n	8005906 <HAL_TIM_Encoder_Stop_DMA+0x32>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005944:	2200      	movs	r2, #0
 8005946:	2104      	movs	r1, #4
 8005948:	6800      	ldr	r0, [r0, #0]
 800594a:	f7ff f918 	bl	8004b7e <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800594e:	6822      	ldr	r2, [r4, #0]
 8005950:	68d3      	ldr	r3, [r2, #12]
 8005952:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005956:	60d3      	str	r3, [r2, #12]
 8005958:	e7d5      	b.n	8005906 <HAL_TIM_Encoder_Stop_DMA+0x32>
 800595a:	bf00      	nop

0800595c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState : specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800595c:	b410      	push	{r4}
  uint32_t tmp = 0U;

  tmp = TIM_CCER_CC1NE << Channel;
 800595e:	2304      	movs	r3, #4
 8005960:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005964:	6a03      	ldr	r3, [r0, #32]
 8005966:	ea23 0304 	bic.w	r3, r3, r4
 800596a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 800596c:	6a03      	ldr	r3, [r0, #32]
 800596e:	408a      	lsls	r2, r1
 8005970:	4313      	orrs	r3, r2
 8005972:	6203      	str	r3, [r0, #32]
}
 8005974:	bc10      	pop	{r4}
 8005976:	4770      	bx	lr

08005978 <HAL_TIMEx_HallSensor_MspInit>:
{
 8005978:	4770      	bx	lr

0800597a <HAL_TIMEx_HallSensor_Init>:
  if(htim == NULL)
 800597a:	2800      	cmp	r0, #0
 800597c:	d05a      	beq.n	8005a34 <HAL_TIMEx_HallSensor_Init+0xba>
{
 800597e:	b570      	push	{r4, r5, r6, lr}
 8005980:	b088      	sub	sp, #32
 8005982:	4604      	mov	r4, r0
 8005984:	460e      	mov	r6, r1
  if(htim->State == HAL_TIM_STATE_RESET)
 8005986:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800598a:	2b00      	cmp	r3, #0
 800598c:	d04d      	beq.n	8005a2a <HAL_TIMEx_HallSensor_Init+0xb0>
  htim->State= HAL_TIM_STATE_BUSY;
 800598e:	2302      	movs	r3, #2
 8005990:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005994:	1d21      	adds	r1, r4, #4
 8005996:	6820      	ldr	r0, [r4, #0]
 8005998:	f7fe fe05 	bl	80045a6 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800599c:	68b3      	ldr	r3, [r6, #8]
 800599e:	2203      	movs	r2, #3
 80059a0:	6831      	ldr	r1, [r6, #0]
 80059a2:	6820      	ldr	r0, [r4, #0]
 80059a4:	f7fe ffdd 	bl	8004962 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80059a8:	6822      	ldr	r2, [r4, #0]
 80059aa:	6993      	ldr	r3, [r2, #24]
 80059ac:	f023 030c 	bic.w	r3, r3, #12
 80059b0:	6193      	str	r3, [r2, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80059b2:	6822      	ldr	r2, [r4, #0]
 80059b4:	6993      	ldr	r3, [r2, #24]
 80059b6:	6871      	ldr	r1, [r6, #4]
 80059b8:	430b      	orrs	r3, r1
 80059ba:	6193      	str	r3, [r2, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80059bc:	6822      	ldr	r2, [r4, #0]
 80059be:	6853      	ldr	r3, [r2, #4]
 80059c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059c4:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80059c6:	6822      	ldr	r2, [r4, #0]
 80059c8:	6893      	ldr	r3, [r2, #8]
 80059ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ce:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80059d0:	6822      	ldr	r2, [r4, #0]
 80059d2:	6893      	ldr	r3, [r2, #8]
 80059d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059d8:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80059da:	6822      	ldr	r2, [r4, #0]
 80059dc:	6893      	ldr	r3, [r2, #8]
 80059de:	f023 0307 	bic.w	r3, r3, #7
 80059e2:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80059e4:	6822      	ldr	r2, [r4, #0]
 80059e6:	6893      	ldr	r3, [r2, #8]
 80059e8:	f043 0304 	orr.w	r3, r3, #4
 80059ec:	6093      	str	r3, [r2, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80059ee:	2500      	movs	r5, #0
 80059f0:	9505      	str	r5, [sp, #20]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80059f2:	9506      	str	r5, [sp, #24]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80059f4:	2370      	movs	r3, #112	; 0x70
 80059f6:	9301      	str	r3, [sp, #4]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80059f8:	9507      	str	r5, [sp, #28]
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80059fa:	9504      	str	r5, [sp, #16]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80059fc:	9503      	str	r5, [sp, #12]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80059fe:	68f3      	ldr	r3, [r6, #12]
 8005a00:	9302      	str	r3, [sp, #8]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005a02:	a901      	add	r1, sp, #4
 8005a04:	6820      	ldr	r0, [r4, #0]
 8005a06:	f7fe fedc 	bl	80047c2 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005a0a:	6822      	ldr	r2, [r4, #0]
 8005a0c:	6853      	ldr	r3, [r2, #4]
 8005a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a12:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005a14:	6822      	ldr	r2, [r4, #0]
 8005a16:	6853      	ldr	r3, [r2, #4]
 8005a18:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8005a1c:	6053      	str	r3, [r2, #4]
  htim->State= HAL_TIM_STATE_READY;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005a24:	4628      	mov	r0, r5
}
 8005a26:	b008      	add	sp, #32
 8005a28:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8005a2a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005a2e:	f7ff ffa3 	bl	8005978 <HAL_TIMEx_HallSensor_MspInit>
 8005a32:	e7ac      	b.n	800598e <HAL_TIMEx_HallSensor_Init+0x14>
    return HAL_ERROR;
 8005a34:	2001      	movs	r0, #1
 8005a36:	4770      	bx	lr

08005a38 <HAL_TIMEx_HallSensor_MspDeInit>:
{
 8005a38:	4770      	bx	lr

08005a3a <HAL_TIMEx_HallSensor_DeInit>:
{
 8005a3a:	b510      	push	{r4, lr}
 8005a3c:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8005a3e:	2302      	movs	r3, #2
 8005a40:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8005a44:	6803      	ldr	r3, [r0, #0]
 8005a46:	6a19      	ldr	r1, [r3, #32]
 8005a48:	f241 1211 	movw	r2, #4369	; 0x1111
 8005a4c:	4211      	tst	r1, r2
 8005a4e:	d108      	bne.n	8005a62 <HAL_TIMEx_HallSensor_DeInit+0x28>
 8005a50:	6a19      	ldr	r1, [r3, #32]
 8005a52:	f240 4244 	movw	r2, #1092	; 0x444
 8005a56:	4211      	tst	r1, r2
 8005a58:	d103      	bne.n	8005a62 <HAL_TIMEx_HallSensor_DeInit+0x28>
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	f022 0201 	bic.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 8005a62:	4620      	mov	r0, r4
 8005a64:	f7ff ffe8 	bl	8005a38 <HAL_TIMEx_HallSensor_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 8005a68:	2000      	movs	r0, #0
 8005a6a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005a6e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8005a72:	bd10      	pop	{r4, pc}

08005a74 <HAL_TIMEx_HallSensor_Start>:
{
 8005a74:	b510      	push	{r4, lr}
 8005a76:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a78:	2201      	movs	r2, #1
 8005a7a:	2100      	movs	r1, #0
 8005a7c:	6800      	ldr	r0, [r0, #0]
 8005a7e:	f7ff f87e 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8005a82:	6822      	ldr	r2, [r4, #0]
 8005a84:	6813      	ldr	r3, [r2, #0]
 8005a86:	f043 0301 	orr.w	r3, r3, #1
 8005a8a:	6013      	str	r3, [r2, #0]
}
 8005a8c:	2000      	movs	r0, #0
 8005a8e:	bd10      	pop	{r4, pc}

08005a90 <HAL_TIMEx_HallSensor_Stop>:
{
 8005a90:	b510      	push	{r4, lr}
 8005a92:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005a94:	2200      	movs	r2, #0
 8005a96:	4611      	mov	r1, r2
 8005a98:	6800      	ldr	r0, [r0, #0]
 8005a9a:	f7ff f870 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	6a19      	ldr	r1, [r3, #32]
 8005aa2:	f241 1211 	movw	r2, #4369	; 0x1111
 8005aa6:	4211      	tst	r1, r2
 8005aa8:	d108      	bne.n	8005abc <HAL_TIMEx_HallSensor_Stop+0x2c>
 8005aaa:	6a19      	ldr	r1, [r3, #32]
 8005aac:	f240 4244 	movw	r2, #1092	; 0x444
 8005ab0:	4211      	tst	r1, r2
 8005ab2:	d103      	bne.n	8005abc <HAL_TIMEx_HallSensor_Stop+0x2c>
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	f022 0201 	bic.w	r2, r2, #1
 8005aba:	601a      	str	r2, [r3, #0]
}
 8005abc:	2000      	movs	r0, #0
 8005abe:	bd10      	pop	{r4, pc}

08005ac0 <HAL_TIMEx_HallSensor_Start_IT>:
{
 8005ac0:	b510      	push	{r4, lr}
 8005ac2:	4604      	mov	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005ac4:	6802      	ldr	r2, [r0, #0]
 8005ac6:	68d3      	ldr	r3, [r2, #12]
 8005ac8:	f043 0302 	orr.w	r3, r3, #2
 8005acc:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ace:	2201      	movs	r2, #1
 8005ad0:	2100      	movs	r1, #0
 8005ad2:	6800      	ldr	r0, [r0, #0]
 8005ad4:	f7ff f853 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8005ad8:	6822      	ldr	r2, [r4, #0]
 8005ada:	6813      	ldr	r3, [r2, #0]
 8005adc:	f043 0301 	orr.w	r3, r3, #1
 8005ae0:	6013      	str	r3, [r2, #0]
}
 8005ae2:	2000      	movs	r0, #0
 8005ae4:	bd10      	pop	{r4, pc}

08005ae6 <HAL_TIMEx_HallSensor_Stop_IT>:
{
 8005ae6:	b510      	push	{r4, lr}
 8005ae8:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005aea:	2200      	movs	r2, #0
 8005aec:	4611      	mov	r1, r2
 8005aee:	6800      	ldr	r0, [r0, #0]
 8005af0:	f7ff f845 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005af4:	6822      	ldr	r2, [r4, #0]
 8005af6:	68d3      	ldr	r3, [r2, #12]
 8005af8:	f023 0302 	bic.w	r3, r3, #2
 8005afc:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8005afe:	6823      	ldr	r3, [r4, #0]
 8005b00:	6a19      	ldr	r1, [r3, #32]
 8005b02:	f241 1211 	movw	r2, #4369	; 0x1111
 8005b06:	4211      	tst	r1, r2
 8005b08:	d108      	bne.n	8005b1c <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 8005b0a:	6a19      	ldr	r1, [r3, #32]
 8005b0c:	f240 4244 	movw	r2, #1092	; 0x444
 8005b10:	4211      	tst	r1, r2
 8005b12:	d103      	bne.n	8005b1c <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	f022 0201 	bic.w	r2, r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]
}
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	bd10      	pop	{r4, pc}

08005b20 <HAL_TIMEx_HallSensor_Start_DMA>:
{
 8005b20:	b570      	push	{r4, r5, r6, lr}
   if((htim->State == HAL_TIM_STATE_BUSY))
 8005b22:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8005b26:	b2ed      	uxtb	r5, r5
 8005b28:	2d02      	cmp	r5, #2
 8005b2a:	d02b      	beq.n	8005b84 <HAL_TIMEx_HallSensor_Start_DMA+0x64>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005b2c:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005b30:	b2e4      	uxtb	r4, r4
 8005b32:	2c01      	cmp	r4, #1
 8005b34:	d020      	beq.n	8005b78 <HAL_TIMEx_HallSensor_Start_DMA+0x58>
 8005b36:	4616      	mov	r6, r2
 8005b38:	460d      	mov	r5, r1
 8005b3a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	2100      	movs	r1, #0
 8005b40:	6800      	ldr	r0, [r0, #0]
 8005b42:	f7ff f81c 	bl	8004b7e <TIM_CCxChannelCmd>
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8005b46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b48:	4a10      	ldr	r2, [pc, #64]	; (8005b8c <HAL_TIMEx_HallSensor_Start_DMA+0x6c>)
 8005b4a:	629a      	str	r2, [r3, #40]	; 0x28
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005b4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b4e:	4a10      	ldr	r2, [pc, #64]	; (8005b90 <HAL_TIMEx_HallSensor_Start_DMA+0x70>)
 8005b50:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);
 8005b52:	6821      	ldr	r1, [r4, #0]
 8005b54:	4633      	mov	r3, r6
 8005b56:	462a      	mov	r2, r5
 8005b58:	3134      	adds	r1, #52	; 0x34
 8005b5a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b5c:	f7fb feac 	bl	80018b8 <HAL_DMA_Start_IT>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005b60:	6822      	ldr	r2, [r4, #0]
 8005b62:	68d3      	ldr	r3, [r2, #12]
 8005b64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b68:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8005b6a:	6822      	ldr	r2, [r4, #0]
 8005b6c:	6813      	ldr	r3, [r2, #0]
 8005b6e:	f043 0301 	orr.w	r3, r3, #1
 8005b72:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005b74:	2000      	movs	r0, #0
 8005b76:	bd70      	pop	{r4, r5, r6, pc}
    if(((uint32_t)pData == 0U) && (Length > 0U))
 8005b78:	b901      	cbnz	r1, 8005b7c <HAL_TIMEx_HallSensor_Start_DMA+0x5c>
 8005b7a:	b92a      	cbnz	r2, 8005b88 <HAL_TIMEx_HallSensor_Start_DMA+0x68>
      htim->State = HAL_TIM_STATE_BUSY;
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8005b82:	e7d8      	b.n	8005b36 <HAL_TIMEx_HallSensor_Start_DMA+0x16>
     return HAL_BUSY;
 8005b84:	2002      	movs	r0, #2
 8005b86:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8005b88:	2001      	movs	r0, #1
}
 8005b8a:	bd70      	pop	{r4, r5, r6, pc}
 8005b8c:	08004357 	.word	0x08004357
 8005b90:	08004573 	.word	0x08004573

08005b94 <HAL_TIMEx_HallSensor_Stop_DMA>:
{
 8005b94:	b510      	push	{r4, lr}
 8005b96:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005b98:	2200      	movs	r2, #0
 8005b9a:	4611      	mov	r1, r2
 8005b9c:	6800      	ldr	r0, [r0, #0]
 8005b9e:	f7fe ffee 	bl	8004b7e <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005ba2:	6822      	ldr	r2, [r4, #0]
 8005ba4:	68d3      	ldr	r3, [r2, #12]
 8005ba6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005baa:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8005bac:	6823      	ldr	r3, [r4, #0]
 8005bae:	6a19      	ldr	r1, [r3, #32]
 8005bb0:	f241 1211 	movw	r2, #4369	; 0x1111
 8005bb4:	4211      	tst	r1, r2
 8005bb6:	d108      	bne.n	8005bca <HAL_TIMEx_HallSensor_Stop_DMA+0x36>
 8005bb8:	6a19      	ldr	r1, [r3, #32]
 8005bba:	f240 4244 	movw	r2, #1092	; 0x444
 8005bbe:	4211      	tst	r1, r2
 8005bc0:	d103      	bne.n	8005bca <HAL_TIMEx_HallSensor_Stop_DMA+0x36>
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	f022 0201 	bic.w	r2, r2, #1
 8005bc8:	601a      	str	r2, [r3, #0]
}
 8005bca:	2000      	movs	r0, #0
 8005bcc:	bd10      	pop	{r4, pc}

08005bce <HAL_TIMEx_OCN_Start>:
{
 8005bce:	b510      	push	{r4, lr}
 8005bd0:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005bd2:	2204      	movs	r2, #4
 8005bd4:	6800      	ldr	r0, [r0, #0]
 8005bd6:	f7ff fec1 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8005bda:	6822      	ldr	r2, [r4, #0]
 8005bdc:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005bde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005be2:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8005be4:	6822      	ldr	r2, [r4, #0]
 8005be6:	6813      	ldr	r3, [r2, #0]
 8005be8:	f043 0301 	orr.w	r3, r3, #1
 8005bec:	6013      	str	r3, [r2, #0]
}
 8005bee:	2000      	movs	r0, #0
 8005bf0:	bd10      	pop	{r4, pc}

08005bf2 <HAL_TIMEx_OCN_Stop>:
{
 8005bf2:	b510      	push	{r4, lr}
 8005bf4:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	6800      	ldr	r0, [r0, #0]
 8005bfa:	f7ff feaf 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8005bfe:	6823      	ldr	r3, [r4, #0]
 8005c00:	6a19      	ldr	r1, [r3, #32]
 8005c02:	f241 1211 	movw	r2, #4369	; 0x1111
 8005c06:	4211      	tst	r1, r2
 8005c08:	d108      	bne.n	8005c1c <HAL_TIMEx_OCN_Stop+0x2a>
 8005c0a:	6a19      	ldr	r1, [r3, #32]
 8005c0c:	f240 4244 	movw	r2, #1092	; 0x444
 8005c10:	4211      	tst	r1, r2
 8005c12:	d103      	bne.n	8005c1c <HAL_TIMEx_OCN_Stop+0x2a>
 8005c14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c1a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8005c1c:	6823      	ldr	r3, [r4, #0]
 8005c1e:	6a19      	ldr	r1, [r3, #32]
 8005c20:	f241 1211 	movw	r2, #4369	; 0x1111
 8005c24:	4211      	tst	r1, r2
 8005c26:	d108      	bne.n	8005c3a <HAL_TIMEx_OCN_Stop+0x48>
 8005c28:	6a19      	ldr	r1, [r3, #32]
 8005c2a:	f240 4244 	movw	r2, #1092	; 0x444
 8005c2e:	4211      	tst	r1, r2
 8005c30:	d103      	bne.n	8005c3a <HAL_TIMEx_OCN_Stop+0x48>
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	f022 0201 	bic.w	r2, r2, #1
 8005c38:	601a      	str	r2, [r3, #0]
}
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	bd10      	pop	{r4, pc}

08005c3e <HAL_TIMEx_OCN_Start_IT>:
{
 8005c3e:	b510      	push	{r4, lr}
 8005c40:	4604      	mov	r4, r0
  switch (Channel)
 8005c42:	2904      	cmp	r1, #4
 8005c44:	d01d      	beq.n	8005c82 <HAL_TIMEx_OCN_Start_IT+0x44>
 8005c46:	2908      	cmp	r1, #8
 8005c48:	d021      	beq.n	8005c8e <HAL_TIMEx_OCN_Start_IT+0x50>
 8005c4a:	b1a1      	cbz	r1, 8005c76 <HAL_TIMEx_OCN_Start_IT+0x38>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8005c4c:	6822      	ldr	r2, [r4, #0]
 8005c4e:	68d3      	ldr	r3, [r2, #12]
 8005c50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c54:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005c56:	2204      	movs	r2, #4
 8005c58:	6820      	ldr	r0, [r4, #0]
 8005c5a:	f7ff fe7f 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8005c5e:	6822      	ldr	r2, [r4, #0]
 8005c60:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005c62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c66:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8005c68:	6822      	ldr	r2, [r4, #0]
 8005c6a:	6813      	ldr	r3, [r2, #0]
 8005c6c:	f043 0301 	orr.w	r3, r3, #1
 8005c70:	6013      	str	r3, [r2, #0]
}
 8005c72:	2000      	movs	r0, #0
 8005c74:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005c76:	6802      	ldr	r2, [r0, #0]
 8005c78:	68d3      	ldr	r3, [r2, #12]
 8005c7a:	f043 0302 	orr.w	r3, r3, #2
 8005c7e:	60d3      	str	r3, [r2, #12]
    break;
 8005c80:	e7e4      	b.n	8005c4c <HAL_TIMEx_OCN_Start_IT+0xe>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005c82:	6802      	ldr	r2, [r0, #0]
 8005c84:	68d3      	ldr	r3, [r2, #12]
 8005c86:	f043 0304 	orr.w	r3, r3, #4
 8005c8a:	60d3      	str	r3, [r2, #12]
    break;
 8005c8c:	e7de      	b.n	8005c4c <HAL_TIMEx_OCN_Start_IT+0xe>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005c8e:	6802      	ldr	r2, [r0, #0]
 8005c90:	68d3      	ldr	r3, [r2, #12]
 8005c92:	f043 0308 	orr.w	r3, r3, #8
 8005c96:	60d3      	str	r3, [r2, #12]
    break;
 8005c98:	e7d8      	b.n	8005c4c <HAL_TIMEx_OCN_Start_IT+0xe>

08005c9a <HAL_TIMEx_OCN_Stop_IT>:
{
 8005c9a:	b510      	push	{r4, lr}
 8005c9c:	4604      	mov	r4, r0
  switch (Channel)
 8005c9e:	2904      	cmp	r1, #4
 8005ca0:	d037      	beq.n	8005d12 <HAL_TIMEx_OCN_Stop_IT+0x78>
 8005ca2:	2908      	cmp	r1, #8
 8005ca4:	d03b      	beq.n	8005d1e <HAL_TIMEx_OCN_Stop_IT+0x84>
 8005ca6:	2900      	cmp	r1, #0
 8005ca8:	d02d      	beq.n	8005d06 <HAL_TIMEx_OCN_Stop_IT+0x6c>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005caa:	2200      	movs	r2, #0
 8005cac:	6820      	ldr	r0, [r4, #0]
 8005cae:	f7ff fe55 	bl	800595c <TIM_CCxNChannelCmd>
  tmpccer = htim->Instance->CCER;
 8005cb2:	6823      	ldr	r3, [r4, #0]
 8005cb4:	6a19      	ldr	r1, [r3, #32]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == RESET)
 8005cb6:	f240 4244 	movw	r2, #1092	; 0x444
 8005cba:	4211      	tst	r1, r2
 8005cbc:	d103      	bne.n	8005cc6 <HAL_TIMEx_OCN_Stop_IT+0x2c>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8005cbe:	68da      	ldr	r2, [r3, #12]
 8005cc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cc4:	60da      	str	r2, [r3, #12]
  __HAL_TIM_MOE_DISABLE(htim);
 8005cc6:	6823      	ldr	r3, [r4, #0]
 8005cc8:	6a19      	ldr	r1, [r3, #32]
 8005cca:	f241 1211 	movw	r2, #4369	; 0x1111
 8005cce:	4211      	tst	r1, r2
 8005cd0:	d108      	bne.n	8005ce4 <HAL_TIMEx_OCN_Stop_IT+0x4a>
 8005cd2:	6a19      	ldr	r1, [r3, #32]
 8005cd4:	f240 4244 	movw	r2, #1092	; 0x444
 8005cd8:	4211      	tst	r1, r2
 8005cda:	d103      	bne.n	8005ce4 <HAL_TIMEx_OCN_Stop_IT+0x4a>
 8005cdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ce2:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8005ce4:	6823      	ldr	r3, [r4, #0]
 8005ce6:	6a19      	ldr	r1, [r3, #32]
 8005ce8:	f241 1211 	movw	r2, #4369	; 0x1111
 8005cec:	4211      	tst	r1, r2
 8005cee:	d108      	bne.n	8005d02 <HAL_TIMEx_OCN_Stop_IT+0x68>
 8005cf0:	6a19      	ldr	r1, [r3, #32]
 8005cf2:	f240 4244 	movw	r2, #1092	; 0x444
 8005cf6:	4211      	tst	r1, r2
 8005cf8:	d103      	bne.n	8005d02 <HAL_TIMEx_OCN_Stop_IT+0x68>
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	f022 0201 	bic.w	r2, r2, #1
 8005d00:	601a      	str	r2, [r3, #0]
}
 8005d02:	2000      	movs	r0, #0
 8005d04:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005d06:	6802      	ldr	r2, [r0, #0]
 8005d08:	68d3      	ldr	r3, [r2, #12]
 8005d0a:	f023 0302 	bic.w	r3, r3, #2
 8005d0e:	60d3      	str	r3, [r2, #12]
    break;
 8005d10:	e7cb      	b.n	8005caa <HAL_TIMEx_OCN_Stop_IT+0x10>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005d12:	6802      	ldr	r2, [r0, #0]
 8005d14:	68d3      	ldr	r3, [r2, #12]
 8005d16:	f023 0304 	bic.w	r3, r3, #4
 8005d1a:	60d3      	str	r3, [r2, #12]
    break;
 8005d1c:	e7c5      	b.n	8005caa <HAL_TIMEx_OCN_Stop_IT+0x10>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005d1e:	6802      	ldr	r2, [r0, #0]
 8005d20:	68d3      	ldr	r3, [r2, #12]
 8005d22:	f023 0308 	bic.w	r3, r3, #8
 8005d26:	60d3      	str	r3, [r2, #12]
    break;
 8005d28:	e7bf      	b.n	8005caa <HAL_TIMEx_OCN_Stop_IT+0x10>

08005d2a <HAL_TIMEx_OCN_Start_DMA>:
{
 8005d2a:	b570      	push	{r4, r5, r6, lr}
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005d2c:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8005d30:	b2ed      	uxtb	r5, r5
 8005d32:	2d02      	cmp	r5, #2
 8005d34:	d05a      	beq.n	8005dec <HAL_TIMEx_OCN_Start_DMA+0xc2>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005d36:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005d3a:	b2e4      	uxtb	r4, r4
 8005d3c:	2c01      	cmp	r4, #1
 8005d3e:	d018      	beq.n	8005d72 <HAL_TIMEx_OCN_Start_DMA+0x48>
 8005d40:	4616      	mov	r6, r2
 8005d42:	460d      	mov	r5, r1
 8005d44:	4604      	mov	r4, r0
  switch (Channel)
 8005d46:	2904      	cmp	r1, #4
 8005d48:	d02c      	beq.n	8005da4 <HAL_TIMEx_OCN_Start_DMA+0x7a>
 8005d4a:	2908      	cmp	r1, #8
 8005d4c:	d03c      	beq.n	8005dc8 <HAL_TIMEx_OCN_Start_DMA+0x9e>
 8005d4e:	b1b9      	cbz	r1, 8005d80 <HAL_TIMEx_OCN_Start_DMA+0x56>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005d50:	2204      	movs	r2, #4
 8005d52:	4629      	mov	r1, r5
 8005d54:	6820      	ldr	r0, [r4, #0]
 8005d56:	f7ff fe01 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8005d5a:	6822      	ldr	r2, [r4, #0]
 8005d5c:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005d5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d62:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8005d64:	6822      	ldr	r2, [r4, #0]
 8005d66:	6813      	ldr	r3, [r2, #0]
 8005d68:	f043 0301 	orr.w	r3, r3, #1
 8005d6c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005d6e:	2000      	movs	r0, #0
 8005d70:	bd70      	pop	{r4, r5, r6, pc}
    if(((uint32_t)pData == 0U) && (Length > 0U))
 8005d72:	b90a      	cbnz	r2, 8005d78 <HAL_TIMEx_OCN_Start_DMA+0x4e>
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d13b      	bne.n	8005df0 <HAL_TIMEx_OCN_Start_DMA+0xc6>
      htim->State = HAL_TIM_STATE_BUSY;
 8005d78:	2402      	movs	r4, #2
 8005d7a:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 8005d7e:	e7df      	b.n	8005d40 <HAL_TIMEx_OCN_Start_DMA+0x16>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005d80:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8005d82:	491c      	ldr	r1, [pc, #112]	; (8005df4 <HAL_TIMEx_OCN_Start_DMA+0xca>)
 8005d84:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005d86:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8005d88:	491b      	ldr	r1, [pc, #108]	; (8005df8 <HAL_TIMEx_OCN_Start_DMA+0xce>)
 8005d8a:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 8005d8c:	6802      	ldr	r2, [r0, #0]
 8005d8e:	3234      	adds	r2, #52	; 0x34
 8005d90:	4631      	mov	r1, r6
 8005d92:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8005d94:	f7fb fd90 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005d98:	6822      	ldr	r2, [r4, #0]
 8005d9a:	68d3      	ldr	r3, [r2, #12]
 8005d9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005da0:	60d3      	str	r3, [r2, #12]
    break;
 8005da2:	e7d5      	b.n	8005d50 <HAL_TIMEx_OCN_Start_DMA+0x26>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005da4:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8005da6:	4913      	ldr	r1, [pc, #76]	; (8005df4 <HAL_TIMEx_OCN_Start_DMA+0xca>)
 8005da8:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005daa:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8005dac:	4912      	ldr	r1, [pc, #72]	; (8005df8 <HAL_TIMEx_OCN_Start_DMA+0xce>)
 8005dae:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 8005db0:	6802      	ldr	r2, [r0, #0]
 8005db2:	3238      	adds	r2, #56	; 0x38
 8005db4:	4631      	mov	r1, r6
 8005db6:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8005db8:	f7fb fd7e 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005dbc:	6822      	ldr	r2, [r4, #0]
 8005dbe:	68d3      	ldr	r3, [r2, #12]
 8005dc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005dc4:	60d3      	str	r3, [r2, #12]
    break;
 8005dc6:	e7c3      	b.n	8005d50 <HAL_TIMEx_OCN_Start_DMA+0x26>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005dc8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8005dca:	490a      	ldr	r1, [pc, #40]	; (8005df4 <HAL_TIMEx_OCN_Start_DMA+0xca>)
 8005dcc:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005dce:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8005dd0:	4909      	ldr	r1, [pc, #36]	; (8005df8 <HAL_TIMEx_OCN_Start_DMA+0xce>)
 8005dd2:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8005dd4:	6802      	ldr	r2, [r0, #0]
 8005dd6:	323c      	adds	r2, #60	; 0x3c
 8005dd8:	4631      	mov	r1, r6
 8005dda:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8005ddc:	f7fb fd6c 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005de0:	6822      	ldr	r2, [r4, #0]
 8005de2:	68d3      	ldr	r3, [r2, #12]
 8005de4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005de8:	60d3      	str	r3, [r2, #12]
    break;
 8005dea:	e7b1      	b.n	8005d50 <HAL_TIMEx_OCN_Start_DMA+0x26>
     return HAL_BUSY;
 8005dec:	2002      	movs	r0, #2
 8005dee:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8005df0:	2001      	movs	r0, #1
}
 8005df2:	bd70      	pop	{r4, r5, r6, pc}
 8005df4:	0800439f 	.word	0x0800439f
 8005df8:	08004573 	.word	0x08004573

08005dfc <HAL_TIMEx_OCN_Stop_DMA>:
{
 8005dfc:	b510      	push	{r4, lr}
 8005dfe:	4604      	mov	r4, r0
  switch (Channel)
 8005e00:	2904      	cmp	r1, #4
 8005e02:	d02f      	beq.n	8005e64 <HAL_TIMEx_OCN_Stop_DMA+0x68>
 8005e04:	2908      	cmp	r1, #8
 8005e06:	d033      	beq.n	8005e70 <HAL_TIMEx_OCN_Stop_DMA+0x74>
 8005e08:	b331      	cbz	r1, 8005e58 <HAL_TIMEx_OCN_Stop_DMA+0x5c>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	6820      	ldr	r0, [r4, #0]
 8005e0e:	f7ff fda5 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	6a19      	ldr	r1, [r3, #32]
 8005e16:	f241 1211 	movw	r2, #4369	; 0x1111
 8005e1a:	4211      	tst	r1, r2
 8005e1c:	d108      	bne.n	8005e30 <HAL_TIMEx_OCN_Stop_DMA+0x34>
 8005e1e:	6a19      	ldr	r1, [r3, #32]
 8005e20:	f240 4244 	movw	r2, #1092	; 0x444
 8005e24:	4211      	tst	r1, r2
 8005e26:	d103      	bne.n	8005e30 <HAL_TIMEx_OCN_Stop_DMA+0x34>
 8005e28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e2e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8005e30:	6823      	ldr	r3, [r4, #0]
 8005e32:	6a19      	ldr	r1, [r3, #32]
 8005e34:	f241 1211 	movw	r2, #4369	; 0x1111
 8005e38:	4211      	tst	r1, r2
 8005e3a:	d108      	bne.n	8005e4e <HAL_TIMEx_OCN_Stop_DMA+0x52>
 8005e3c:	6a19      	ldr	r1, [r3, #32]
 8005e3e:	f240 4244 	movw	r2, #1092	; 0x444
 8005e42:	4211      	tst	r1, r2
 8005e44:	d103      	bne.n	8005e4e <HAL_TIMEx_OCN_Stop_DMA+0x52>
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	f022 0201 	bic.w	r2, r2, #1
 8005e4c:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8005e54:	2000      	movs	r0, #0
 8005e56:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005e58:	6802      	ldr	r2, [r0, #0]
 8005e5a:	68d3      	ldr	r3, [r2, #12]
 8005e5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e60:	60d3      	str	r3, [r2, #12]
    break;
 8005e62:	e7d2      	b.n	8005e0a <HAL_TIMEx_OCN_Stop_DMA+0xe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005e64:	6802      	ldr	r2, [r0, #0]
 8005e66:	68d3      	ldr	r3, [r2, #12]
 8005e68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e6c:	60d3      	str	r3, [r2, #12]
    break;
 8005e6e:	e7cc      	b.n	8005e0a <HAL_TIMEx_OCN_Stop_DMA+0xe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005e70:	6802      	ldr	r2, [r0, #0]
 8005e72:	68d3      	ldr	r3, [r2, #12]
 8005e74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e78:	60d3      	str	r3, [r2, #12]
    break;
 8005e7a:	e7c6      	b.n	8005e0a <HAL_TIMEx_OCN_Stop_DMA+0xe>

08005e7c <HAL_TIMEx_PWMN_Start>:
{
 8005e7c:	b510      	push	{r4, lr}
 8005e7e:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005e80:	2204      	movs	r2, #4
 8005e82:	6800      	ldr	r0, [r0, #0]
 8005e84:	f7ff fd6a 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8005e88:	6822      	ldr	r2, [r4, #0]
 8005e8a:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005e8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e90:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8005e92:	6822      	ldr	r2, [r4, #0]
 8005e94:	6813      	ldr	r3, [r2, #0]
 8005e96:	f043 0301 	orr.w	r3, r3, #1
 8005e9a:	6013      	str	r3, [r2, #0]
}
 8005e9c:	2000      	movs	r0, #0
 8005e9e:	bd10      	pop	{r4, pc}

08005ea0 <HAL_TIMEx_PWMN_Stop>:
{
 8005ea0:	b510      	push	{r4, lr}
 8005ea2:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	6800      	ldr	r0, [r0, #0]
 8005ea8:	f7ff fd58 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8005eac:	6823      	ldr	r3, [r4, #0]
 8005eae:	6a19      	ldr	r1, [r3, #32]
 8005eb0:	f241 1211 	movw	r2, #4369	; 0x1111
 8005eb4:	4211      	tst	r1, r2
 8005eb6:	d108      	bne.n	8005eca <HAL_TIMEx_PWMN_Stop+0x2a>
 8005eb8:	6a19      	ldr	r1, [r3, #32]
 8005eba:	f240 4244 	movw	r2, #1092	; 0x444
 8005ebe:	4211      	tst	r1, r2
 8005ec0:	d103      	bne.n	8005eca <HAL_TIMEx_PWMN_Stop+0x2a>
 8005ec2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ec4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ec8:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	6a19      	ldr	r1, [r3, #32]
 8005ece:	f241 1211 	movw	r2, #4369	; 0x1111
 8005ed2:	4211      	tst	r1, r2
 8005ed4:	d108      	bne.n	8005ee8 <HAL_TIMEx_PWMN_Stop+0x48>
 8005ed6:	6a19      	ldr	r1, [r3, #32]
 8005ed8:	f240 4244 	movw	r2, #1092	; 0x444
 8005edc:	4211      	tst	r1, r2
 8005ede:	d103      	bne.n	8005ee8 <HAL_TIMEx_PWMN_Stop+0x48>
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	f022 0201 	bic.w	r2, r2, #1
 8005ee6:	601a      	str	r2, [r3, #0]
}
 8005ee8:	2000      	movs	r0, #0
 8005eea:	bd10      	pop	{r4, pc}

08005eec <HAL_TIMEx_PWMN_Start_IT>:
{
 8005eec:	b510      	push	{r4, lr}
 8005eee:	4604      	mov	r4, r0
  switch (Channel)
 8005ef0:	2904      	cmp	r1, #4
 8005ef2:	d01d      	beq.n	8005f30 <HAL_TIMEx_PWMN_Start_IT+0x44>
 8005ef4:	2908      	cmp	r1, #8
 8005ef6:	d021      	beq.n	8005f3c <HAL_TIMEx_PWMN_Start_IT+0x50>
 8005ef8:	b1a1      	cbz	r1, 8005f24 <HAL_TIMEx_PWMN_Start_IT+0x38>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8005efa:	6822      	ldr	r2, [r4, #0]
 8005efc:	68d3      	ldr	r3, [r2, #12]
 8005efe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f02:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005f04:	2204      	movs	r2, #4
 8005f06:	6820      	ldr	r0, [r4, #0]
 8005f08:	f7ff fd28 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8005f0c:	6822      	ldr	r2, [r4, #0]
 8005f0e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005f10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f14:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8005f16:	6822      	ldr	r2, [r4, #0]
 8005f18:	6813      	ldr	r3, [r2, #0]
 8005f1a:	f043 0301 	orr.w	r3, r3, #1
 8005f1e:	6013      	str	r3, [r2, #0]
}
 8005f20:	2000      	movs	r0, #0
 8005f22:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005f24:	6802      	ldr	r2, [r0, #0]
 8005f26:	68d3      	ldr	r3, [r2, #12]
 8005f28:	f043 0302 	orr.w	r3, r3, #2
 8005f2c:	60d3      	str	r3, [r2, #12]
    break;
 8005f2e:	e7e4      	b.n	8005efa <HAL_TIMEx_PWMN_Start_IT+0xe>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005f30:	6802      	ldr	r2, [r0, #0]
 8005f32:	68d3      	ldr	r3, [r2, #12]
 8005f34:	f043 0304 	orr.w	r3, r3, #4
 8005f38:	60d3      	str	r3, [r2, #12]
    break;
 8005f3a:	e7de      	b.n	8005efa <HAL_TIMEx_PWMN_Start_IT+0xe>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005f3c:	6802      	ldr	r2, [r0, #0]
 8005f3e:	68d3      	ldr	r3, [r2, #12]
 8005f40:	f043 0308 	orr.w	r3, r3, #8
 8005f44:	60d3      	str	r3, [r2, #12]
    break;
 8005f46:	e7d8      	b.n	8005efa <HAL_TIMEx_PWMN_Start_IT+0xe>

08005f48 <HAL_TIMEx_PWMN_Stop_IT>:
{
 8005f48:	b510      	push	{r4, lr}
 8005f4a:	4604      	mov	r4, r0
  switch (Channel)
 8005f4c:	2904      	cmp	r1, #4
 8005f4e:	d037      	beq.n	8005fc0 <HAL_TIMEx_PWMN_Stop_IT+0x78>
 8005f50:	2908      	cmp	r1, #8
 8005f52:	d03b      	beq.n	8005fcc <HAL_TIMEx_PWMN_Stop_IT+0x84>
 8005f54:	2900      	cmp	r1, #0
 8005f56:	d02d      	beq.n	8005fb4 <HAL_TIMEx_PWMN_Stop_IT+0x6c>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005f58:	2200      	movs	r2, #0
 8005f5a:	6820      	ldr	r0, [r4, #0]
 8005f5c:	f7ff fcfe 	bl	800595c <TIM_CCxNChannelCmd>
  tmpccer = htim->Instance->CCER;
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	6a19      	ldr	r1, [r3, #32]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == RESET)
 8005f64:	f240 4244 	movw	r2, #1092	; 0x444
 8005f68:	4211      	tst	r1, r2
 8005f6a:	d103      	bne.n	8005f74 <HAL_TIMEx_PWMN_Stop_IT+0x2c>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8005f6c:	68da      	ldr	r2, [r3, #12]
 8005f6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f72:	60da      	str	r2, [r3, #12]
  __HAL_TIM_MOE_DISABLE(htim);
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	6a19      	ldr	r1, [r3, #32]
 8005f78:	f241 1211 	movw	r2, #4369	; 0x1111
 8005f7c:	4211      	tst	r1, r2
 8005f7e:	d108      	bne.n	8005f92 <HAL_TIMEx_PWMN_Stop_IT+0x4a>
 8005f80:	6a19      	ldr	r1, [r3, #32]
 8005f82:	f240 4244 	movw	r2, #1092	; 0x444
 8005f86:	4211      	tst	r1, r2
 8005f88:	d103      	bne.n	8005f92 <HAL_TIMEx_PWMN_Stop_IT+0x4a>
 8005f8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f90:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8005f92:	6823      	ldr	r3, [r4, #0]
 8005f94:	6a19      	ldr	r1, [r3, #32]
 8005f96:	f241 1211 	movw	r2, #4369	; 0x1111
 8005f9a:	4211      	tst	r1, r2
 8005f9c:	d108      	bne.n	8005fb0 <HAL_TIMEx_PWMN_Stop_IT+0x68>
 8005f9e:	6a19      	ldr	r1, [r3, #32]
 8005fa0:	f240 4244 	movw	r2, #1092	; 0x444
 8005fa4:	4211      	tst	r1, r2
 8005fa6:	d103      	bne.n	8005fb0 <HAL_TIMEx_PWMN_Stop_IT+0x68>
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	f022 0201 	bic.w	r2, r2, #1
 8005fae:	601a      	str	r2, [r3, #0]
}
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005fb4:	6802      	ldr	r2, [r0, #0]
 8005fb6:	68d3      	ldr	r3, [r2, #12]
 8005fb8:	f023 0302 	bic.w	r3, r3, #2
 8005fbc:	60d3      	str	r3, [r2, #12]
    break;
 8005fbe:	e7cb      	b.n	8005f58 <HAL_TIMEx_PWMN_Stop_IT+0x10>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005fc0:	6802      	ldr	r2, [r0, #0]
 8005fc2:	68d3      	ldr	r3, [r2, #12]
 8005fc4:	f023 0304 	bic.w	r3, r3, #4
 8005fc8:	60d3      	str	r3, [r2, #12]
    break;
 8005fca:	e7c5      	b.n	8005f58 <HAL_TIMEx_PWMN_Stop_IT+0x10>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005fcc:	6802      	ldr	r2, [r0, #0]
 8005fce:	68d3      	ldr	r3, [r2, #12]
 8005fd0:	f023 0308 	bic.w	r3, r3, #8
 8005fd4:	60d3      	str	r3, [r2, #12]
    break;
 8005fd6:	e7bf      	b.n	8005f58 <HAL_TIMEx_PWMN_Stop_IT+0x10>

08005fd8 <HAL_TIMEx_PWMN_Start_DMA>:
{
 8005fd8:	b570      	push	{r4, r5, r6, lr}
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005fda:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8005fde:	b2ed      	uxtb	r5, r5
 8005fe0:	2d02      	cmp	r5, #2
 8005fe2:	d05a      	beq.n	800609a <HAL_TIMEx_PWMN_Start_DMA+0xc2>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005fe4:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8005fe8:	b2e4      	uxtb	r4, r4
 8005fea:	2c01      	cmp	r4, #1
 8005fec:	d018      	beq.n	8006020 <HAL_TIMEx_PWMN_Start_DMA+0x48>
 8005fee:	4616      	mov	r6, r2
 8005ff0:	460d      	mov	r5, r1
 8005ff2:	4604      	mov	r4, r0
  switch (Channel)
 8005ff4:	2904      	cmp	r1, #4
 8005ff6:	d02c      	beq.n	8006052 <HAL_TIMEx_PWMN_Start_DMA+0x7a>
 8005ff8:	2908      	cmp	r1, #8
 8005ffa:	d03c      	beq.n	8006076 <HAL_TIMEx_PWMN_Start_DMA+0x9e>
 8005ffc:	b1b9      	cbz	r1, 800602e <HAL_TIMEx_PWMN_Start_DMA+0x56>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005ffe:	2204      	movs	r2, #4
 8006000:	4629      	mov	r1, r5
 8006002:	6820      	ldr	r0, [r4, #0]
 8006004:	f7ff fcaa 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8006008:	6822      	ldr	r2, [r4, #0]
 800600a:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800600c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006010:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8006012:	6822      	ldr	r2, [r4, #0]
 8006014:	6813      	ldr	r3, [r2, #0]
 8006016:	f043 0301 	orr.w	r3, r3, #1
 800601a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800601c:	2000      	movs	r0, #0
 800601e:	bd70      	pop	{r4, r5, r6, pc}
    if(((uint32_t)pData == 0U) && (Length > 0U))
 8006020:	b90a      	cbnz	r2, 8006026 <HAL_TIMEx_PWMN_Start_DMA+0x4e>
 8006022:	2b00      	cmp	r3, #0
 8006024:	d13b      	bne.n	800609e <HAL_TIMEx_PWMN_Start_DMA+0xc6>
      htim->State = HAL_TIM_STATE_BUSY;
 8006026:	2402      	movs	r4, #2
 8006028:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 800602c:	e7df      	b.n	8005fee <HAL_TIMEx_PWMN_Start_DMA+0x16>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800602e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8006030:	491c      	ldr	r1, [pc, #112]	; (80060a4 <HAL_TIMEx_PWMN_Start_DMA+0xcc>)
 8006032:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006034:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8006036:	491c      	ldr	r1, [pc, #112]	; (80060a8 <HAL_TIMEx_PWMN_Start_DMA+0xd0>)
 8006038:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 800603a:	6802      	ldr	r2, [r0, #0]
 800603c:	3234      	adds	r2, #52	; 0x34
 800603e:	4631      	mov	r1, r6
 8006040:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006042:	f7fb fc39 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006046:	6822      	ldr	r2, [r4, #0]
 8006048:	68d3      	ldr	r3, [r2, #12]
 800604a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800604e:	60d3      	str	r3, [r2, #12]
    break;
 8006050:	e7d5      	b.n	8005ffe <HAL_TIMEx_PWMN_Start_DMA+0x26>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006052:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8006054:	4913      	ldr	r1, [pc, #76]	; (80060a4 <HAL_TIMEx_PWMN_Start_DMA+0xcc>)
 8006056:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006058:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800605a:	4913      	ldr	r1, [pc, #76]	; (80060a8 <HAL_TIMEx_PWMN_Start_DMA+0xd0>)
 800605c:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 800605e:	6802      	ldr	r2, [r0, #0]
 8006060:	3238      	adds	r2, #56	; 0x38
 8006062:	4631      	mov	r1, r6
 8006064:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8006066:	f7fb fc27 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800606a:	6822      	ldr	r2, [r4, #0]
 800606c:	68d3      	ldr	r3, [r2, #12]
 800606e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006072:	60d3      	str	r3, [r2, #12]
    break;
 8006074:	e7c3      	b.n	8005ffe <HAL_TIMEx_PWMN_Start_DMA+0x26>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006076:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006078:	490a      	ldr	r1, [pc, #40]	; (80060a4 <HAL_TIMEx_PWMN_Start_DMA+0xcc>)
 800607a:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800607c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800607e:	490a      	ldr	r1, [pc, #40]	; (80060a8 <HAL_TIMEx_PWMN_Start_DMA+0xd0>)
 8006080:	6311      	str	r1, [r2, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8006082:	6802      	ldr	r2, [r0, #0]
 8006084:	323c      	adds	r2, #60	; 0x3c
 8006086:	4631      	mov	r1, r6
 8006088:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800608a:	f7fb fc15 	bl	80018b8 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800608e:	6822      	ldr	r2, [r4, #0]
 8006090:	68d3      	ldr	r3, [r2, #12]
 8006092:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006096:	60d3      	str	r3, [r2, #12]
    break;
 8006098:	e7b1      	b.n	8005ffe <HAL_TIMEx_PWMN_Start_DMA+0x26>
     return HAL_BUSY;
 800609a:	2002      	movs	r0, #2
 800609c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800609e:	2001      	movs	r0, #1
}
 80060a0:	bd70      	pop	{r4, r5, r6, pc}
 80060a2:	bf00      	nop
 80060a4:	0800439f 	.word	0x0800439f
 80060a8:	08004573 	.word	0x08004573

080060ac <HAL_TIMEx_PWMN_Stop_DMA>:
{
 80060ac:	b510      	push	{r4, lr}
 80060ae:	4604      	mov	r4, r0
  switch (Channel)
 80060b0:	2904      	cmp	r1, #4
 80060b2:	d02f      	beq.n	8006114 <HAL_TIMEx_PWMN_Stop_DMA+0x68>
 80060b4:	2908      	cmp	r1, #8
 80060b6:	d033      	beq.n	8006120 <HAL_TIMEx_PWMN_Stop_DMA+0x74>
 80060b8:	b331      	cbz	r1, 8006108 <HAL_TIMEx_PWMN_Stop_DMA+0x5c>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80060ba:	2200      	movs	r2, #0
 80060bc:	6820      	ldr	r0, [r4, #0]
 80060be:	f7ff fc4d 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	6a19      	ldr	r1, [r3, #32]
 80060c6:	f241 1211 	movw	r2, #4369	; 0x1111
 80060ca:	4211      	tst	r1, r2
 80060cc:	d108      	bne.n	80060e0 <HAL_TIMEx_PWMN_Stop_DMA+0x34>
 80060ce:	6a19      	ldr	r1, [r3, #32]
 80060d0:	f240 4244 	movw	r2, #1092	; 0x444
 80060d4:	4211      	tst	r1, r2
 80060d6:	d103      	bne.n	80060e0 <HAL_TIMEx_PWMN_Stop_DMA+0x34>
 80060d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060de:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	6a19      	ldr	r1, [r3, #32]
 80060e4:	f241 1211 	movw	r2, #4369	; 0x1111
 80060e8:	4211      	tst	r1, r2
 80060ea:	d108      	bne.n	80060fe <HAL_TIMEx_PWMN_Stop_DMA+0x52>
 80060ec:	6a19      	ldr	r1, [r3, #32]
 80060ee:	f240 4244 	movw	r2, #1092	; 0x444
 80060f2:	4211      	tst	r1, r2
 80060f4:	d103      	bne.n	80060fe <HAL_TIMEx_PWMN_Stop_DMA+0x52>
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	f022 0201 	bic.w	r2, r2, #1
 80060fc:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80060fe:	2301      	movs	r3, #1
 8006100:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8006104:	2000      	movs	r0, #0
 8006106:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006108:	6802      	ldr	r2, [r0, #0]
 800610a:	68d3      	ldr	r3, [r2, #12]
 800610c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006110:	60d3      	str	r3, [r2, #12]
    break;
 8006112:	e7d2      	b.n	80060ba <HAL_TIMEx_PWMN_Stop_DMA+0xe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8006114:	6802      	ldr	r2, [r0, #0]
 8006116:	68d3      	ldr	r3, [r2, #12]
 8006118:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800611c:	60d3      	str	r3, [r2, #12]
    break;
 800611e:	e7cc      	b.n	80060ba <HAL_TIMEx_PWMN_Stop_DMA+0xe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006120:	6802      	ldr	r2, [r0, #0]
 8006122:	68d3      	ldr	r3, [r2, #12]
 8006124:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006128:	60d3      	str	r3, [r2, #12]
    break;
 800612a:	e7c6      	b.n	80060ba <HAL_TIMEx_PWMN_Stop_DMA+0xe>

0800612c <HAL_TIMEx_OnePulseN_Start>:
{
 800612c:	b510      	push	{r4, lr}
 800612e:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 8006130:	2204      	movs	r2, #4
 8006132:	6800      	ldr	r0, [r0, #0]
 8006134:	f7ff fc12 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8006138:	6822      	ldr	r2, [r4, #0]
 800613a:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800613c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006140:	6453      	str	r3, [r2, #68]	; 0x44
}
 8006142:	2000      	movs	r0, #0
 8006144:	bd10      	pop	{r4, pc}

08006146 <HAL_TIMEx_OnePulseN_Stop>:
{
 8006146:	b510      	push	{r4, lr}
 8006148:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800614a:	2200      	movs	r2, #0
 800614c:	6800      	ldr	r0, [r0, #0]
 800614e:	f7ff fc05 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	6a19      	ldr	r1, [r3, #32]
 8006156:	f241 1211 	movw	r2, #4369	; 0x1111
 800615a:	4211      	tst	r1, r2
 800615c:	d108      	bne.n	8006170 <HAL_TIMEx_OnePulseN_Stop+0x2a>
 800615e:	6a19      	ldr	r1, [r3, #32]
 8006160:	f240 4244 	movw	r2, #1092	; 0x444
 8006164:	4211      	tst	r1, r2
 8006166:	d103      	bne.n	8006170 <HAL_TIMEx_OnePulseN_Stop+0x2a>
 8006168:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800616a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800616e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8006170:	6823      	ldr	r3, [r4, #0]
 8006172:	6a19      	ldr	r1, [r3, #32]
 8006174:	f241 1211 	movw	r2, #4369	; 0x1111
 8006178:	4211      	tst	r1, r2
 800617a:	d108      	bne.n	800618e <HAL_TIMEx_OnePulseN_Stop+0x48>
 800617c:	6a19      	ldr	r1, [r3, #32]
 800617e:	f240 4244 	movw	r2, #1092	; 0x444
 8006182:	4211      	tst	r1, r2
 8006184:	d103      	bne.n	800618e <HAL_TIMEx_OnePulseN_Stop+0x48>
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	f022 0201 	bic.w	r2, r2, #1
 800618c:	601a      	str	r2, [r3, #0]
}
 800618e:	2000      	movs	r0, #0
 8006190:	bd10      	pop	{r4, pc}

08006192 <HAL_TIMEx_OnePulseN_Start_IT>:
{
 8006192:	b510      	push	{r4, lr}
 8006194:	4604      	mov	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006196:	6802      	ldr	r2, [r0, #0]
 8006198:	68d3      	ldr	r3, [r2, #12]
 800619a:	f043 0302 	orr.w	r3, r3, #2
 800619e:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80061a0:	6802      	ldr	r2, [r0, #0]
 80061a2:	68d3      	ldr	r3, [r2, #12]
 80061a4:	f043 0304 	orr.w	r3, r3, #4
 80061a8:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 80061aa:	2204      	movs	r2, #4
 80061ac:	6800      	ldr	r0, [r0, #0]
 80061ae:	f7ff fbd5 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80061b2:	6822      	ldr	r2, [r4, #0]
 80061b4:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80061b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061ba:	6453      	str	r3, [r2, #68]	; 0x44
}
 80061bc:	2000      	movs	r0, #0
 80061be:	bd10      	pop	{r4, pc}

080061c0 <HAL_TIMEx_OnePulseN_Stop_IT>:
{
 80061c0:	b510      	push	{r4, lr}
 80061c2:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80061c4:	6802      	ldr	r2, [r0, #0]
 80061c6:	68d3      	ldr	r3, [r2, #12]
 80061c8:	f023 0302 	bic.w	r3, r3, #2
 80061cc:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80061ce:	6802      	ldr	r2, [r0, #0]
 80061d0:	68d3      	ldr	r3, [r2, #12]
 80061d2:	f023 0304 	bic.w	r3, r3, #4
 80061d6:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 80061d8:	2200      	movs	r2, #0
 80061da:	6800      	ldr	r0, [r0, #0]
 80061dc:	f7ff fbbe 	bl	800595c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 80061e0:	6823      	ldr	r3, [r4, #0]
 80061e2:	6a19      	ldr	r1, [r3, #32]
 80061e4:	f241 1211 	movw	r2, #4369	; 0x1111
 80061e8:	4211      	tst	r1, r2
 80061ea:	d108      	bne.n	80061fe <HAL_TIMEx_OnePulseN_Stop_IT+0x3e>
 80061ec:	6a19      	ldr	r1, [r3, #32]
 80061ee:	f240 4244 	movw	r2, #1092	; 0x444
 80061f2:	4211      	tst	r1, r2
 80061f4:	d103      	bne.n	80061fe <HAL_TIMEx_OnePulseN_Stop_IT+0x3e>
 80061f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061fc:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	6a19      	ldr	r1, [r3, #32]
 8006202:	f241 1211 	movw	r2, #4369	; 0x1111
 8006206:	4211      	tst	r1, r2
 8006208:	d108      	bne.n	800621c <HAL_TIMEx_OnePulseN_Stop_IT+0x5c>
 800620a:	6a19      	ldr	r1, [r3, #32]
 800620c:	f240 4244 	movw	r2, #1092	; 0x444
 8006210:	4211      	tst	r1, r2
 8006212:	d103      	bne.n	800621c <HAL_TIMEx_OnePulseN_Stop_IT+0x5c>
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	f022 0201 	bic.w	r2, r2, #1
 800621a:	601a      	str	r2, [r3, #0]
}
 800621c:	2000      	movs	r0, #0
 800621e:	bd10      	pop	{r4, pc}

08006220 <HAL_TIMEx_ConfigCommutationEvent>:
  __HAL_LOCK(htim);
 8006220:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006224:	2b01      	cmp	r3, #1
 8006226:	d027      	beq.n	8006278 <HAL_TIMEx_ConfigCommutationEvent+0x58>
{
 8006228:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800622a:	2301      	movs	r3, #1
 800622c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 8006230:	b129      	cbz	r1, 800623e <HAL_TIMEx_ConfigCommutationEvent+0x1e>
 8006232:	2910      	cmp	r1, #16
 8006234:	d003      	beq.n	800623e <HAL_TIMEx_ConfigCommutationEvent+0x1e>
 8006236:	2920      	cmp	r1, #32
 8006238:	d001      	beq.n	800623e <HAL_TIMEx_ConfigCommutationEvent+0x1e>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800623a:	2930      	cmp	r1, #48	; 0x30
 800623c:	d108      	bne.n	8006250 <HAL_TIMEx_ConfigCommutationEvent+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800623e:	6804      	ldr	r4, [r0, #0]
 8006240:	68a3      	ldr	r3, [r4, #8]
 8006242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006246:	60a3      	str	r3, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 8006248:	6803      	ldr	r3, [r0, #0]
 800624a:	689c      	ldr	r4, [r3, #8]
 800624c:	4321      	orrs	r1, r4
 800624e:	6099      	str	r1, [r3, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 8006250:	6801      	ldr	r1, [r0, #0]
 8006252:	684b      	ldr	r3, [r1, #4]
 8006254:	f043 0301 	orr.w	r3, r3, #1
 8006258:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800625a:	6801      	ldr	r1, [r0, #0]
 800625c:	684b      	ldr	r3, [r1, #4]
 800625e:	f023 0304 	bic.w	r3, r3, #4
 8006262:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 |= CommutationSource;
 8006264:	6801      	ldr	r1, [r0, #0]
 8006266:	684b      	ldr	r3, [r1, #4]
 8006268:	431a      	orrs	r2, r3
 800626a:	604a      	str	r2, [r1, #4]
  __HAL_UNLOCK(htim);
 800626c:	2300      	movs	r3, #0
 800626e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8006272:	4618      	mov	r0, r3
}
 8006274:	bc10      	pop	{r4}
 8006276:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006278:	2002      	movs	r0, #2
 800627a:	4770      	bx	lr

0800627c <HAL_TIMEx_ConfigCommutationEvent_IT>:
  __HAL_LOCK(htim);
 800627c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006280:	2b01      	cmp	r3, #1
 8006282:	d02c      	beq.n	80062de <HAL_TIMEx_ConfigCommutationEvent_IT+0x62>
{
 8006284:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8006286:	2301      	movs	r3, #1
 8006288:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800628c:	b129      	cbz	r1, 800629a <HAL_TIMEx_ConfigCommutationEvent_IT+0x1e>
 800628e:	2910      	cmp	r1, #16
 8006290:	d003      	beq.n	800629a <HAL_TIMEx_ConfigCommutationEvent_IT+0x1e>
 8006292:	2920      	cmp	r1, #32
 8006294:	d001      	beq.n	800629a <HAL_TIMEx_ConfigCommutationEvent_IT+0x1e>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 8006296:	2930      	cmp	r1, #48	; 0x30
 8006298:	d108      	bne.n	80062ac <HAL_TIMEx_ConfigCommutationEvent_IT+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800629a:	6804      	ldr	r4, [r0, #0]
 800629c:	68a3      	ldr	r3, [r4, #8]
 800629e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062a2:	60a3      	str	r3, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 80062a4:	6803      	ldr	r3, [r0, #0]
 80062a6:	689c      	ldr	r4, [r3, #8]
 80062a8:	4321      	orrs	r1, r4
 80062aa:	6099      	str	r1, [r3, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 80062ac:	6801      	ldr	r1, [r0, #0]
 80062ae:	684b      	ldr	r3, [r1, #4]
 80062b0:	f043 0301 	orr.w	r3, r3, #1
 80062b4:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 80062b6:	6801      	ldr	r1, [r0, #0]
 80062b8:	684b      	ldr	r3, [r1, #4]
 80062ba:	f023 0304 	bic.w	r3, r3, #4
 80062be:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 |= CommutationSource;
 80062c0:	6801      	ldr	r1, [r0, #0]
 80062c2:	684b      	ldr	r3, [r1, #4]
 80062c4:	431a      	orrs	r2, r3
 80062c6:	604a      	str	r2, [r1, #4]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 80062c8:	6802      	ldr	r2, [r0, #0]
 80062ca:	68d3      	ldr	r3, [r2, #12]
 80062cc:	f043 0320 	orr.w	r3, r3, #32
 80062d0:	60d3      	str	r3, [r2, #12]
  __HAL_UNLOCK(htim);
 80062d2:	2300      	movs	r3, #0
 80062d4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80062d8:	4618      	mov	r0, r3
}
 80062da:	bc10      	pop	{r4}
 80062dc:	4770      	bx	lr
  __HAL_LOCK(htim);
 80062de:	2002      	movs	r0, #2
 80062e0:	4770      	bx	lr

080062e2 <HAL_TIMEx_ConfigCommutationEvent_DMA>:
  __HAL_LOCK(htim);
 80062e2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d032      	beq.n	8006350 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x6e>
{
 80062ea:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80062ec:	2301      	movs	r3, #1
 80062ee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 80062f2:	b129      	cbz	r1, 8006300 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x1e>
 80062f4:	2910      	cmp	r1, #16
 80062f6:	d003      	beq.n	8006300 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x1e>
 80062f8:	2920      	cmp	r1, #32
 80062fa:	d001      	beq.n	8006300 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x1e>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 80062fc:	2930      	cmp	r1, #48	; 0x30
 80062fe:	d108      	bne.n	8006312 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006300:	6804      	ldr	r4, [r0, #0]
 8006302:	68a3      	ldr	r3, [r4, #8]
 8006304:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006308:	60a3      	str	r3, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800630a:	6803      	ldr	r3, [r0, #0]
 800630c:	689c      	ldr	r4, [r3, #8]
 800630e:	4321      	orrs	r1, r4
 8006310:	6099      	str	r1, [r3, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 8006312:	6801      	ldr	r1, [r0, #0]
 8006314:	684b      	ldr	r3, [r1, #4]
 8006316:	f043 0301 	orr.w	r3, r3, #1
 800631a:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800631c:	6801      	ldr	r1, [r0, #0]
 800631e:	684b      	ldr	r3, [r1, #4]
 8006320:	f023 0304 	bic.w	r3, r3, #4
 8006324:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 |= CommutationSource;
 8006326:	6801      	ldr	r1, [r0, #0]
 8006328:	684b      	ldr	r3, [r1, #4]
 800632a:	431a      	orrs	r2, r3
 800632c:	604a      	str	r2, [r1, #4]
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 800632e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006330:	4a08      	ldr	r2, [pc, #32]	; (8006354 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x72>)
 8006332:	629a      	str	r2, [r3, #40]	; 0x28
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 8006334:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006336:	4a08      	ldr	r2, [pc, #32]	; (8006358 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x76>)
 8006338:	631a      	str	r2, [r3, #48]	; 0x30
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 800633a:	6802      	ldr	r2, [r0, #0]
 800633c:	68d3      	ldr	r3, [r2, #12]
 800633e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006342:	60d3      	str	r3, [r2, #12]
  __HAL_UNLOCK(htim);
 8006344:	2300      	movs	r3, #0
 8006346:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800634a:	4618      	mov	r0, r3
}
 800634c:	bc10      	pop	{r4}
 800634e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006350:	2002      	movs	r0, #2
 8006352:	4770      	bx	lr
 8006354:	08006409 	.word	0x08006409
 8006358:	08004573 	.word	0x08004573

0800635c <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 800635c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006360:	2b01      	cmp	r3, #1
 8006362:	d025      	beq.n	80063b0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8006364:	2301      	movs	r3, #1
 8006366:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800636a:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800636c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006370:	688a      	ldr	r2, [r1, #8]
 8006372:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006374:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006378:	684a      	ldr	r2, [r1, #4]
 800637a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800637c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006380:	680a      	ldr	r2, [r1, #0]
 8006382:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006384:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006388:	690a      	ldr	r2, [r1, #16]
 800638a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800638c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006390:	694a      	ldr	r2, [r1, #20]
 8006392:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006394:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006398:	698a      	ldr	r2, [r1, #24]
 800639a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800639c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80063a0:	4313      	orrs	r3, r2
  htim->Instance->BDTR = tmpbdtr;
 80063a2:	6802      	ldr	r2, [r0, #0]
 80063a4:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80063a6:	2300      	movs	r3, #0
 80063a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80063ac:	4618      	mov	r0, r3
 80063ae:	4770      	bx	lr
  __HAL_LOCK(htim);
 80063b0:	2002      	movs	r0, #2
}
 80063b2:	4770      	bx	lr

080063b4 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80063b4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d022      	beq.n	8006402 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
{
 80063bc:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80063be:	2201      	movs	r2, #1
 80063c0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80063c4:	2302      	movs	r3, #2
 80063c6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80063ca:	6804      	ldr	r4, [r0, #0]
 80063cc:	6863      	ldr	r3, [r4, #4]
 80063ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063d2:	6063      	str	r3, [r4, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80063d4:	6804      	ldr	r4, [r0, #0]
 80063d6:	6863      	ldr	r3, [r4, #4]
 80063d8:	680d      	ldr	r5, [r1, #0]
 80063da:	432b      	orrs	r3, r5
 80063dc:	6063      	str	r3, [r4, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80063de:	6804      	ldr	r4, [r0, #0]
 80063e0:	68a3      	ldr	r3, [r4, #8]
 80063e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063e6:	60a3      	str	r3, [r4, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80063e8:	6804      	ldr	r4, [r0, #0]
 80063ea:	68a3      	ldr	r3, [r4, #8]
 80063ec:	6849      	ldr	r1, [r1, #4]
 80063ee:	430b      	orrs	r3, r1
 80063f0:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 80063f2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80063f6:	2300      	movs	r3, #0
 80063f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80063fc:	4618      	mov	r0, r3
}
 80063fe:	bc30      	pop	{r4, r5}
 8006400:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006402:	2002      	movs	r0, #2
 8006404:	4770      	bx	lr

08006406 <HAL_TIMEx_CommutationCallback>:
{
 8006406:	4770      	bx	lr

08006408 <TIMEx_DMACommutationCplt>:
{
 8006408:	b508      	push	{r3, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800640a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  htim->State= HAL_TIM_STATE_READY;
 800640c:	2301      	movs	r3, #1
 800640e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIMEx_CommutationCallback(htim);
 8006412:	f7ff fff8 	bl	8006406 <HAL_TIMEx_CommutationCallback>
 8006416:	bd08      	pop	{r3, pc}

08006418 <HAL_TIMEx_BreakCallback>:
{
 8006418:	4770      	bx	lr

0800641a <HAL_TIMEx_HallSensor_GetState>:
  return htim->State;
 800641a:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800641e:	4770      	bx	lr

08006420 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006420:	6802      	ldr	r2, [r0, #0]
 8006422:	68d3      	ldr	r3, [r2, #12]
 8006424:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006428:	60d3      	str	r3, [r2, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800642a:	2320      	movs	r3, #32
 800642c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 8006430:	4770      	bx	lr

08006432 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006432:	6802      	ldr	r2, [r0, #0]
 8006434:	68d3      	ldr	r3, [r2, #12]
 8006436:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800643a:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800643c:	6802      	ldr	r2, [r0, #0]
 800643e:	6953      	ldr	r3, [r2, #20]
 8006440:	f023 0301 	bic.w	r3, r3, #1
 8006444:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006446:	2320      	movs	r3, #32
 8006448:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800644c:	4770      	bx	lr

0800644e <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800644e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006452:	b2db      	uxtb	r3, r3
 8006454:	2b21      	cmp	r3, #33	; 0x21
 8006456:	d001      	beq.n	800645c <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8006458:	2002      	movs	r0, #2
 800645a:	4770      	bx	lr
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800645c:	6883      	ldr	r3, [r0, #8]
 800645e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006462:	d017      	beq.n	8006494 <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006464:	6802      	ldr	r2, [r0, #0]
 8006466:	6a03      	ldr	r3, [r0, #32]
 8006468:	1c59      	adds	r1, r3, #1
 800646a:	6201      	str	r1, [r0, #32]
 800646c:	781b      	ldrb	r3, [r3, #0]
 800646e:	6053      	str	r3, [r2, #4]
    if(--huart->TxXferCount == 0U)
 8006470:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8006472:	b29b      	uxth	r3, r3
 8006474:	3b01      	subs	r3, #1
 8006476:	b29b      	uxth	r3, r3
 8006478:	84c3      	strh	r3, [r0, #38]	; 0x26
 800647a:	b9db      	cbnz	r3, 80064b4 <UART_Transmit_IT+0x66>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800647c:	6802      	ldr	r2, [r0, #0]
 800647e:	68d3      	ldr	r3, [r2, #12]
 8006480:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006484:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006486:	6802      	ldr	r2, [r0, #0]
 8006488:	68d3      	ldr	r3, [r2, #12]
 800648a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800648e:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8006490:	2000      	movs	r0, #0
 8006492:	4770      	bx	lr
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006494:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006496:	6802      	ldr	r2, [r0, #0]
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800649e:	6053      	str	r3, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80064a0:	6903      	ldr	r3, [r0, #16]
 80064a2:	b91b      	cbnz	r3, 80064ac <UART_Transmit_IT+0x5e>
        huart->pTxBuffPtr += 2U;
 80064a4:	6a03      	ldr	r3, [r0, #32]
 80064a6:	3302      	adds	r3, #2
 80064a8:	6203      	str	r3, [r0, #32]
 80064aa:	e7e1      	b.n	8006470 <UART_Transmit_IT+0x22>
        huart->pTxBuffPtr += 1U;
 80064ac:	6a03      	ldr	r3, [r0, #32]
 80064ae:	3301      	adds	r3, #1
 80064b0:	6203      	str	r3, [r0, #32]
 80064b2:	e7dd      	b.n	8006470 <UART_Transmit_IT+0x22>
    return HAL_OK;
 80064b4:	2000      	movs	r0, #0
  }
}
 80064b6:	4770      	bx	lr

080064b8 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064bc:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064be:	6802      	ldr	r2, [r0, #0]
 80064c0:	6913      	ldr	r3, [r2, #16]
 80064c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80064c6:	68c1      	ldr	r1, [r0, #12]
 80064c8:	430b      	orrs	r3, r1
 80064ca:	6113      	str	r3, [r2, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80064cc:	6883      	ldr	r3, [r0, #8]
 80064ce:	6902      	ldr	r2, [r0, #16]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	6942      	ldr	r2, [r0, #20]
 80064d4:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, 
 80064d6:	6801      	ldr	r1, [r0, #0]
 80064d8:	68ca      	ldr	r2, [r1, #12]
 80064da:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80064de:	f022 020c 	bic.w	r2, r2, #12
 80064e2:	4313      	orrs	r3, r2
 80064e4:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064e6:	6802      	ldr	r2, [r0, #0]
 80064e8:	6953      	ldr	r3, [r2, #20]
 80064ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064ee:	6981      	ldr	r1, [r0, #24]
 80064f0:	430b      	orrs	r3, r1
 80064f2:	6153      	str	r3, [r2, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80064f4:	f8d0 8000 	ldr.w	r8, [r0]
 80064f8:	4b59      	ldr	r3, [pc, #356]	; (8006660 <UART_SetConfig+0x1a8>)
 80064fa:	4598      	cmp	r8, r3
 80064fc:	d057      	beq.n	80065ae <UART_SetConfig+0xf6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80064fe:	f7fc ff79 	bl	80033f4 <HAL_RCC_GetPCLK1Freq>
 8006502:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006506:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800650a:	686c      	ldr	r4, [r5, #4]
 800650c:	00a4      	lsls	r4, r4, #2
 800650e:	fbb0 f4f4 	udiv	r4, r0, r4
 8006512:	4f54      	ldr	r7, [pc, #336]	; (8006664 <UART_SetConfig+0x1ac>)
 8006514:	fba7 3404 	umull	r3, r4, r7, r4
 8006518:	0964      	lsrs	r4, r4, #5
 800651a:	0126      	lsls	r6, r4, #4
 800651c:	f7fc ff6a 	bl	80033f4 <HAL_RCC_GetPCLK1Freq>
 8006520:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006524:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006528:	686c      	ldr	r4, [r5, #4]
 800652a:	00a4      	lsls	r4, r4, #2
 800652c:	fbb0 faf4 	udiv	sl, r0, r4
 8006530:	f7fc ff60 	bl	80033f4 <HAL_RCC_GetPCLK1Freq>
 8006534:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006538:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800653c:	686c      	ldr	r4, [r5, #4]
 800653e:	00a4      	lsls	r4, r4, #2
 8006540:	fbb0 f4f4 	udiv	r4, r0, r4
 8006544:	fba7 3404 	umull	r3, r4, r7, r4
 8006548:	0964      	lsrs	r4, r4, #5
 800654a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800654e:	fb09 a414 	mls	r4, r9, r4, sl
 8006552:	0124      	lsls	r4, r4, #4
 8006554:	3432      	adds	r4, #50	; 0x32
 8006556:	fba7 3404 	umull	r3, r4, r7, r4
 800655a:	0964      	lsrs	r4, r4, #5
 800655c:	f004 04f0 	and.w	r4, r4, #240	; 0xf0
 8006560:	4434      	add	r4, r6
 8006562:	f7fc ff47 	bl	80033f4 <HAL_RCC_GetPCLK1Freq>
 8006566:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800656a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800656e:	686e      	ldr	r6, [r5, #4]
 8006570:	00b6      	lsls	r6, r6, #2
 8006572:	fbb0 f6f6 	udiv	r6, r0, r6
 8006576:	f7fc ff3d 	bl	80033f4 <HAL_RCC_GetPCLK1Freq>
 800657a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800657e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006582:	686b      	ldr	r3, [r5, #4]
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	fbb0 f0f3 	udiv	r0, r0, r3
 800658a:	fba7 3000 	umull	r3, r0, r7, r0
 800658e:	0940      	lsrs	r0, r0, #5
 8006590:	fb09 6910 	mls	r9, r9, r0, r6
 8006594:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8006598:	f109 0932 	add.w	r9, r9, #50	; 0x32
 800659c:	fba7 3709 	umull	r3, r7, r7, r9
 80065a0:	f3c7 1743 	ubfx	r7, r7, #5, #4
 80065a4:	4427      	add	r7, r4
 80065a6:	f8c8 7008 	str.w	r7, [r8, #8]
 80065aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80065ae:	f7fc ff31 	bl	8003414 <HAL_RCC_GetPCLK2Freq>
 80065b2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80065b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80065ba:	686c      	ldr	r4, [r5, #4]
 80065bc:	00a4      	lsls	r4, r4, #2
 80065be:	fbb0 f4f4 	udiv	r4, r0, r4
 80065c2:	4f28      	ldr	r7, [pc, #160]	; (8006664 <UART_SetConfig+0x1ac>)
 80065c4:	fba7 3404 	umull	r3, r4, r7, r4
 80065c8:	0964      	lsrs	r4, r4, #5
 80065ca:	0126      	lsls	r6, r4, #4
 80065cc:	f7fc ff22 	bl	8003414 <HAL_RCC_GetPCLK2Freq>
 80065d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80065d4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80065d8:	686c      	ldr	r4, [r5, #4]
 80065da:	00a4      	lsls	r4, r4, #2
 80065dc:	fbb0 faf4 	udiv	sl, r0, r4
 80065e0:	f7fc ff18 	bl	8003414 <HAL_RCC_GetPCLK2Freq>
 80065e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80065e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80065ec:	686c      	ldr	r4, [r5, #4]
 80065ee:	00a4      	lsls	r4, r4, #2
 80065f0:	fbb0 f4f4 	udiv	r4, r0, r4
 80065f4:	fba7 3404 	umull	r3, r4, r7, r4
 80065f8:	0964      	lsrs	r4, r4, #5
 80065fa:	f04f 0964 	mov.w	r9, #100	; 0x64
 80065fe:	fb09 a414 	mls	r4, r9, r4, sl
 8006602:	0124      	lsls	r4, r4, #4
 8006604:	3432      	adds	r4, #50	; 0x32
 8006606:	fba7 3404 	umull	r3, r4, r7, r4
 800660a:	0964      	lsrs	r4, r4, #5
 800660c:	f004 04f0 	and.w	r4, r4, #240	; 0xf0
 8006610:	4434      	add	r4, r6
 8006612:	f7fc feff 	bl	8003414 <HAL_RCC_GetPCLK2Freq>
 8006616:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800661a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800661e:	686e      	ldr	r6, [r5, #4]
 8006620:	00b6      	lsls	r6, r6, #2
 8006622:	fbb0 f6f6 	udiv	r6, r0, r6
 8006626:	f7fc fef5 	bl	8003414 <HAL_RCC_GetPCLK2Freq>
 800662a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800662e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006632:	686b      	ldr	r3, [r5, #4]
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	fbb0 f3f3 	udiv	r3, r0, r3
 800663a:	fba7 2303 	umull	r2, r3, r7, r3
 800663e:	095b      	lsrs	r3, r3, #5
 8006640:	fb09 6913 	mls	r9, r9, r3, r6
 8006644:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8006648:	f109 0932 	add.w	r9, r9, #50	; 0x32
 800664c:	fba7 3709 	umull	r3, r7, r7, r9
 8006650:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8006654:	4427      	add	r7, r4
 8006656:	f8c8 7008 	str.w	r7, [r8, #8]
 800665a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800665e:	bf00      	nop
 8006660:	40013800 	.word	0x40013800
 8006664:	51eb851f 	.word	0x51eb851f

08006668 <UART_WaitOnFlagUntilTimeout>:
{
 8006668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800666c:	4605      	mov	r5, r0
 800666e:	460f      	mov	r7, r1
 8006670:	4616      	mov	r6, r2
 8006672:	4698      	mov	r8, r3
 8006674:	9c06      	ldr	r4, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8006676:	682b      	ldr	r3, [r5, #0]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	ea37 0303 	bics.w	r3, r7, r3
 800667e:	bf0c      	ite	eq
 8006680:	2301      	moveq	r3, #1
 8006682:	2300      	movne	r3, #0
 8006684:	42b3      	cmp	r3, r6
 8006686:	d11e      	bne.n	80066c6 <UART_WaitOnFlagUntilTimeout+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 8006688:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800668c:	d0f3      	beq.n	8006676 <UART_WaitOnFlagUntilTimeout+0xe>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800668e:	b12c      	cbz	r4, 800669c <UART_WaitOnFlagUntilTimeout+0x34>
 8006690:	f7fa fec6 	bl	8001420 <HAL_GetTick>
 8006694:	eba0 0008 	sub.w	r0, r0, r8
 8006698:	4284      	cmp	r4, r0
 800669a:	d2ec      	bcs.n	8006676 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800669c:	682a      	ldr	r2, [r5, #0]
 800669e:	68d3      	ldr	r3, [r2, #12]
 80066a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066a4:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066a6:	682a      	ldr	r2, [r5, #0]
 80066a8:	6953      	ldr	r3, [r2, #20]
 80066aa:	f023 0301 	bic.w	r3, r3, #1
 80066ae:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80066b0:	2320      	movs	r3, #32
 80066b2:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80066b6:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80066ba:	2300      	movs	r3, #0
 80066bc:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 80066c0:	2003      	movs	r0, #3
 80066c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 80066c6:	2000      	movs	r0, #0
}
 80066c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
{
 80066cc:	4770      	bx	lr

080066ce <HAL_UART_Init>:
  if(huart == NULL)
 80066ce:	b358      	cbz	r0, 8006728 <HAL_UART_Init+0x5a>
{
 80066d0:	b510      	push	{r4, lr}
 80066d2:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 80066d4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80066d8:	b30b      	cbz	r3, 800671e <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80066da:	2324      	movs	r3, #36	; 0x24
 80066dc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80066e0:	6822      	ldr	r2, [r4, #0]
 80066e2:	68d3      	ldr	r3, [r2, #12]
 80066e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066e8:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80066ea:	4620      	mov	r0, r4
 80066ec:	f7ff fee4 	bl	80064b8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066f0:	6822      	ldr	r2, [r4, #0]
 80066f2:	6913      	ldr	r3, [r2, #16]
 80066f4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80066f8:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066fa:	6822      	ldr	r2, [r4, #0]
 80066fc:	6953      	ldr	r3, [r2, #20]
 80066fe:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8006702:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8006704:	6822      	ldr	r2, [r4, #0]
 8006706:	68d3      	ldr	r3, [r2, #12]
 8006708:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800670c:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800670e:	2000      	movs	r0, #0
 8006710:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006712:	2320      	movs	r3, #32
 8006714:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006718:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800671c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800671e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8006722:	f7fa fb0d 	bl	8000d40 <HAL_UART_MspInit>
 8006726:	e7d8      	b.n	80066da <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8006728:	2001      	movs	r0, #1
 800672a:	4770      	bx	lr

0800672c <HAL_HalfDuplex_Init>:
  if(huart == NULL)
 800672c:	2800      	cmp	r0, #0
 800672e:	d030      	beq.n	8006792 <HAL_HalfDuplex_Init+0x66>
{
 8006730:	b510      	push	{r4, lr}
 8006732:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8006734:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006738:	b333      	cbz	r3, 8006788 <HAL_HalfDuplex_Init+0x5c>
  huart->gState = HAL_UART_STATE_BUSY;
 800673a:	2324      	movs	r3, #36	; 0x24
 800673c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8006740:	6822      	ldr	r2, [r4, #0]
 8006742:	68d3      	ldr	r3, [r2, #12]
 8006744:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006748:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800674a:	4620      	mov	r0, r4
 800674c:	f7ff feb4 	bl	80064b8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006750:	6822      	ldr	r2, [r4, #0]
 8006752:	6913      	ldr	r3, [r2, #16]
 8006754:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006758:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800675a:	6822      	ldr	r2, [r4, #0]
 800675c:	6953      	ldr	r3, [r2, #20]
 800675e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006762:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006764:	6822      	ldr	r2, [r4, #0]
 8006766:	6953      	ldr	r3, [r2, #20]
 8006768:	f043 0308 	orr.w	r3, r3, #8
 800676c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800676e:	6822      	ldr	r2, [r4, #0]
 8006770:	68d3      	ldr	r3, [r2, #12]
 8006772:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006776:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006778:	2000      	movs	r0, #0
 800677a:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800677c:	2320      	movs	r3, #32
 800677e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006782:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8006786:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006788:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800678c:	f7fa fad8 	bl	8000d40 <HAL_UART_MspInit>
 8006790:	e7d3      	b.n	800673a <HAL_HalfDuplex_Init+0xe>
    return HAL_ERROR;
 8006792:	2001      	movs	r0, #1
 8006794:	4770      	bx	lr

08006796 <HAL_LIN_Init>:
  if(huart == NULL)
 8006796:	2800      	cmp	r0, #0
 8006798:	d038      	beq.n	800680c <HAL_LIN_Init+0x76>
{
 800679a:	b538      	push	{r3, r4, r5, lr}
 800679c:	4604      	mov	r4, r0
 800679e:	460d      	mov	r5, r1
  if(huart->gState == HAL_UART_STATE_RESET)
 80067a0:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d02c      	beq.n	8006802 <HAL_LIN_Init+0x6c>
  huart->gState = HAL_UART_STATE_BUSY;
 80067a8:	2324      	movs	r3, #36	; 0x24
 80067aa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80067ae:	6822      	ldr	r2, [r4, #0]
 80067b0:	68d3      	ldr	r3, [r2, #12]
 80067b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067b6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80067b8:	4620      	mov	r0, r4
 80067ba:	f7ff fe7d 	bl	80064b8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80067be:	6822      	ldr	r2, [r4, #0]
 80067c0:	6913      	ldr	r3, [r2, #16]
 80067c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067c6:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 80067c8:	6822      	ldr	r2, [r4, #0]
 80067ca:	6953      	ldr	r3, [r2, #20]
 80067cc:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80067d0:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 80067d2:	6822      	ldr	r2, [r4, #0]
 80067d4:	6913      	ldr	r3, [r2, #16]
 80067d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80067da:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 80067dc:	6822      	ldr	r2, [r4, #0]
 80067de:	6913      	ldr	r3, [r2, #16]
 80067e0:	f023 0320 	bic.w	r3, r3, #32
 80067e4:	432b      	orrs	r3, r5
 80067e6:	6113      	str	r3, [r2, #16]
  __HAL_UART_ENABLE(huart);
 80067e8:	6822      	ldr	r2, [r4, #0]
 80067ea:	68d3      	ldr	r3, [r2, #12]
 80067ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80067f0:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f2:	2000      	movs	r0, #0
 80067f4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80067f6:	2320      	movs	r3, #32
 80067f8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80067fc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8006800:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 8006802:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8006806:	f7fa fa9b 	bl	8000d40 <HAL_UART_MspInit>
 800680a:	e7cd      	b.n	80067a8 <HAL_LIN_Init+0x12>
    return HAL_ERROR;
 800680c:	2001      	movs	r0, #1
 800680e:	4770      	bx	lr

08006810 <HAL_MultiProcessor_Init>:
  if(huart == NULL)
 8006810:	2800      	cmp	r0, #0
 8006812:	d03a      	beq.n	800688a <HAL_MultiProcessor_Init+0x7a>
{
 8006814:	b570      	push	{r4, r5, r6, lr}
 8006816:	4604      	mov	r4, r0
 8006818:	4616      	mov	r6, r2
 800681a:	460d      	mov	r5, r1
  if(huart->gState == HAL_UART_STATE_RESET)
 800681c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006820:	2b00      	cmp	r3, #0
 8006822:	d02d      	beq.n	8006880 <HAL_MultiProcessor_Init+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 8006824:	2324      	movs	r3, #36	; 0x24
 8006826:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800682a:	6822      	ldr	r2, [r4, #0]
 800682c:	68d3      	ldr	r3, [r2, #12]
 800682e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006832:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8006834:	4620      	mov	r0, r4
 8006836:	f7ff fe3f 	bl	80064b8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800683a:	6822      	ldr	r2, [r4, #0]
 800683c:	6913      	ldr	r3, [r2, #16]
 800683e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006842:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006844:	6822      	ldr	r2, [r4, #0]
 8006846:	6953      	ldr	r3, [r2, #20]
 8006848:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800684c:	6153      	str	r3, [r2, #20]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, Address);
 800684e:	6823      	ldr	r3, [r4, #0]
 8006850:	6919      	ldr	r1, [r3, #16]
 8006852:	f021 010f 	bic.w	r1, r1, #15
 8006856:	430d      	orrs	r5, r1
 8006858:	611d      	str	r5, [r3, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800685a:	6821      	ldr	r1, [r4, #0]
 800685c:	68cb      	ldr	r3, [r1, #12]
 800685e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006862:	4333      	orrs	r3, r6
 8006864:	60cb      	str	r3, [r1, #12]
  __HAL_UART_ENABLE(huart);
 8006866:	6822      	ldr	r2, [r4, #0]
 8006868:	68d3      	ldr	r3, [r2, #12]
 800686a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800686e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006870:	2000      	movs	r0, #0
 8006872:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006874:	2320      	movs	r3, #32
 8006876:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800687a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800687e:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8006880:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8006884:	f7fa fa5c 	bl	8000d40 <HAL_UART_MspInit>
 8006888:	e7cc      	b.n	8006824 <HAL_MultiProcessor_Init+0x14>
    return HAL_ERROR;
 800688a:	2001      	movs	r0, #1
 800688c:	4770      	bx	lr
{
 800688e:	4770      	bx	lr

08006890 <HAL_UART_DeInit>:
  if(huart == NULL)
 8006890:	b178      	cbz	r0, 80068b2 <HAL_UART_DeInit+0x22>
{
 8006892:	b510      	push	{r4, lr}
 8006894:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8006896:	2324      	movs	r3, #36	; 0x24
 8006898:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_MspDeInit(huart);
 800689c:	f7fa fac6 	bl	8000e2c <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068a0:	2000      	movs	r0, #0
 80068a2:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 80068a4:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 80068a8:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
  __HAL_UNLOCK(huart);
 80068ac:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  return HAL_OK;
 80068b0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80068b2:	2001      	movs	r0, #1
 80068b4:	4770      	bx	lr

080068b6 <HAL_UART_Transmit>:
{
 80068b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY)
 80068be:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	2b20      	cmp	r3, #32
 80068c6:	d004      	beq.n	80068d2 <HAL_UART_Transmit+0x1c>
    return HAL_BUSY;
 80068c8:	2302      	movs	r3, #2
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	b002      	add	sp, #8
 80068ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068d2:	4604      	mov	r4, r0
 80068d4:	460d      	mov	r5, r1
 80068d6:	4690      	mov	r8, r2
    if((pData == NULL) || (Size == 0U))
 80068d8:	2900      	cmp	r1, #0
 80068da:	d055      	beq.n	8006988 <HAL_UART_Transmit+0xd2>
 80068dc:	2a00      	cmp	r2, #0
 80068de:	d055      	beq.n	800698c <HAL_UART_Transmit+0xd6>
    __HAL_LOCK(huart);
 80068e0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d101      	bne.n	80068ec <HAL_UART_Transmit+0x36>
 80068e8:	2302      	movs	r3, #2
 80068ea:	e7ee      	b.n	80068ca <HAL_UART_Transmit+0x14>
 80068ec:	2301      	movs	r3, #1
 80068ee:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068f2:	2300      	movs	r3, #0
 80068f4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068f6:	2321      	movs	r3, #33	; 0x21
 80068f8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80068fc:	f7fa fd90 	bl	8001420 <HAL_GetTick>
 8006900:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8006902:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8006906:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800690a:	e010      	b.n	800692e <HAL_UART_Transmit+0x78>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800690c:	9600      	str	r6, [sp, #0]
 800690e:	463b      	mov	r3, r7
 8006910:	2200      	movs	r2, #0
 8006912:	2180      	movs	r1, #128	; 0x80
 8006914:	4620      	mov	r0, r4
 8006916:	f7ff fea7 	bl	8006668 <UART_WaitOnFlagUntilTimeout>
 800691a:	2800      	cmp	r0, #0
 800691c:	d138      	bne.n	8006990 <HAL_UART_Transmit+0xda>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800691e:	6822      	ldr	r2, [r4, #0]
 8006920:	882b      	ldrh	r3, [r5, #0]
 8006922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006926:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8006928:	6923      	ldr	r3, [r4, #16]
 800692a:	b9cb      	cbnz	r3, 8006960 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 800692c:	3502      	adds	r5, #2
    while(huart->TxXferCount > 0U)
 800692e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006930:	b29b      	uxth	r3, r3
 8006932:	b1bb      	cbz	r3, 8006964 <HAL_UART_Transmit+0xae>
      huart->TxXferCount--;
 8006934:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006936:	b29b      	uxth	r3, r3
 8006938:	3b01      	subs	r3, #1
 800693a:	b29b      	uxth	r3, r3
 800693c:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800693e:	68a3      	ldr	r3, [r4, #8]
 8006940:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006944:	d0e2      	beq.n	800690c <HAL_UART_Transmit+0x56>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006946:	9600      	str	r6, [sp, #0]
 8006948:	463b      	mov	r3, r7
 800694a:	2200      	movs	r2, #0
 800694c:	2180      	movs	r1, #128	; 0x80
 800694e:	4620      	mov	r0, r4
 8006950:	f7ff fe8a 	bl	8006668 <UART_WaitOnFlagUntilTimeout>
 8006954:	b9f0      	cbnz	r0, 8006994 <HAL_UART_Transmit+0xde>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006956:	6823      	ldr	r3, [r4, #0]
 8006958:	782a      	ldrb	r2, [r5, #0]
 800695a:	605a      	str	r2, [r3, #4]
 800695c:	3501      	adds	r5, #1
 800695e:	e7e6      	b.n	800692e <HAL_UART_Transmit+0x78>
          pData +=1U;
 8006960:	3501      	adds	r5, #1
 8006962:	e7e4      	b.n	800692e <HAL_UART_Transmit+0x78>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006964:	9600      	str	r6, [sp, #0]
 8006966:	463b      	mov	r3, r7
 8006968:	2200      	movs	r2, #0
 800696a:	2140      	movs	r1, #64	; 0x40
 800696c:	4620      	mov	r0, r4
 800696e:	f7ff fe7b 	bl	8006668 <UART_WaitOnFlagUntilTimeout>
 8006972:	4603      	mov	r3, r0
 8006974:	b108      	cbz	r0, 800697a <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 8006976:	2303      	movs	r3, #3
 8006978:	e7a7      	b.n	80068ca <HAL_UART_Transmit+0x14>
    huart->gState = HAL_UART_STATE_READY;
 800697a:	2220      	movs	r2, #32
 800697c:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8006980:	2200      	movs	r2, #0
 8006982:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 8006986:	e7a0      	b.n	80068ca <HAL_UART_Transmit+0x14>
      return  HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e79e      	b.n	80068ca <HAL_UART_Transmit+0x14>
 800698c:	2301      	movs	r3, #1
 800698e:	e79c      	b.n	80068ca <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e79a      	b.n	80068ca <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 8006994:	2303      	movs	r3, #3
 8006996:	e798      	b.n	80068ca <HAL_UART_Transmit+0x14>

08006998 <HAL_UART_Receive>:
{
 8006998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800699c:	b082      	sub	sp, #8
 800699e:	461e      	mov	r6, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 80069a0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	2b20      	cmp	r3, #32
 80069a8:	d003      	beq.n	80069b2 <HAL_UART_Receive+0x1a>
    return HAL_BUSY;
 80069aa:	2002      	movs	r0, #2
}
 80069ac:	b002      	add	sp, #8
 80069ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069b2:	4604      	mov	r4, r0
 80069b4:	460d      	mov	r5, r1
 80069b6:	4690      	mov	r8, r2
    if((pData == NULL) || (Size == 0U))
 80069b8:	2900      	cmp	r1, #0
 80069ba:	d058      	beq.n	8006a6e <HAL_UART_Receive+0xd6>
 80069bc:	2a00      	cmp	r2, #0
 80069be:	d058      	beq.n	8006a72 <HAL_UART_Receive+0xda>
    __HAL_LOCK(huart);
 80069c0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d101      	bne.n	80069cc <HAL_UART_Receive+0x34>
 80069c8:	2002      	movs	r0, #2
 80069ca:	e7ef      	b.n	80069ac <HAL_UART_Receive+0x14>
 80069cc:	2301      	movs	r3, #1
 80069ce:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069d2:	2300      	movs	r3, #0
 80069d4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069d6:	2322      	movs	r3, #34	; 0x22
 80069d8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 80069dc:	f7fa fd20 	bl	8001420 <HAL_GetTick>
 80069e0:	4607      	mov	r7, r0
    huart->RxXferSize = Size;
 80069e2:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    huart->RxXferCount = Size;
 80069e6:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while(huart->RxXferCount > 0U)
 80069ea:	e01d      	b.n	8006a28 <HAL_UART_Receive+0x90>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80069ec:	9600      	str	r6, [sp, #0]
 80069ee:	463b      	mov	r3, r7
 80069f0:	2200      	movs	r2, #0
 80069f2:	2120      	movs	r1, #32
 80069f4:	4620      	mov	r0, r4
 80069f6:	f7ff fe37 	bl	8006668 <UART_WaitOnFlagUntilTimeout>
 80069fa:	2800      	cmp	r0, #0
 80069fc:	d13b      	bne.n	8006a76 <HAL_UART_Receive+0xde>
        if(huart->Init.Parity == UART_PARITY_NONE)
 80069fe:	6923      	ldr	r3, [r4, #16]
 8006a00:	b933      	cbnz	r3, 8006a10 <HAL_UART_Receive+0x78>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a02:	6823      	ldr	r3, [r4, #0]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a0a:	f825 3b02 	strh.w	r3, [r5], #2
 8006a0e:	e00b      	b.n	8006a28 <HAL_UART_Receive+0x90>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006a10:	6823      	ldr	r3, [r4, #0]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	f825 3b01 	strh.w	r3, [r5], #1
 8006a1a:	e005      	b.n	8006a28 <HAL_UART_Receive+0x90>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a1c:	6823      	ldr	r3, [r4, #0]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a24:	702b      	strb	r3, [r5, #0]
 8006a26:	3501      	adds	r5, #1
    while(huart->RxXferCount > 0U)
 8006a28:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	b1c3      	cbz	r3, 8006a60 <HAL_UART_Receive+0xc8>
      huart->RxXferCount--;
 8006a2e:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	3b01      	subs	r3, #1
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006a38:	68a3      	ldr	r3, [r4, #8]
 8006a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a3e:	d0d5      	beq.n	80069ec <HAL_UART_Receive+0x54>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006a40:	9600      	str	r6, [sp, #0]
 8006a42:	463b      	mov	r3, r7
 8006a44:	2200      	movs	r2, #0
 8006a46:	2120      	movs	r1, #32
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f7ff fe0d 	bl	8006668 <UART_WaitOnFlagUntilTimeout>
 8006a4e:	b9a0      	cbnz	r0, 8006a7a <HAL_UART_Receive+0xe2>
        if(huart->Init.Parity == UART_PARITY_NONE)
 8006a50:	6923      	ldr	r3, [r4, #16]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1e2      	bne.n	8006a1c <HAL_UART_Receive+0x84>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a56:	6823      	ldr	r3, [r4, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	702b      	strb	r3, [r5, #0]
 8006a5c:	3501      	adds	r5, #1
 8006a5e:	e7e3      	b.n	8006a28 <HAL_UART_Receive+0x90>
    huart->RxState = HAL_UART_STATE_READY;
 8006a60:	2320      	movs	r3, #32
 8006a62:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 8006a66:	2000      	movs	r0, #0
 8006a68:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8006a6c:	e79e      	b.n	80069ac <HAL_UART_Receive+0x14>
      return  HAL_ERROR;
 8006a6e:	2001      	movs	r0, #1
 8006a70:	e79c      	b.n	80069ac <HAL_UART_Receive+0x14>
 8006a72:	2001      	movs	r0, #1
 8006a74:	e79a      	b.n	80069ac <HAL_UART_Receive+0x14>
          return HAL_TIMEOUT;
 8006a76:	2003      	movs	r0, #3
 8006a78:	e798      	b.n	80069ac <HAL_UART_Receive+0x14>
          return HAL_TIMEOUT;
 8006a7a:	2003      	movs	r0, #3
 8006a7c:	e796      	b.n	80069ac <HAL_UART_Receive+0x14>

08006a7e <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 8006a7e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	2b20      	cmp	r3, #32
 8006a86:	d001      	beq.n	8006a8c <HAL_UART_Transmit_IT+0xe>
    return HAL_BUSY;
 8006a88:	2002      	movs	r0, #2
 8006a8a:	4770      	bx	lr
    if((pData == NULL) || (Size == 0U)) 
 8006a8c:	b1a9      	cbz	r1, 8006aba <HAL_UART_Transmit_IT+0x3c>
 8006a8e:	b1b2      	cbz	r2, 8006abe <HAL_UART_Transmit_IT+0x40>
    __HAL_LOCK(huart);
 8006a90:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d014      	beq.n	8006ac2 <HAL_UART_Transmit_IT+0x44>
    huart->pTxBuffPtr = pData;
 8006a98:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8006a9a:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 8006a9c:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006aa2:	2221      	movs	r2, #33	; 0x21
 8006aa4:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8006aa8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006aac:	6801      	ldr	r1, [r0, #0]
 8006aae:	68ca      	ldr	r2, [r1, #12]
 8006ab0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006ab4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	4770      	bx	lr
      return HAL_ERROR;
 8006aba:	2001      	movs	r0, #1
 8006abc:	4770      	bx	lr
 8006abe:	2001      	movs	r0, #1
 8006ac0:	4770      	bx	lr
    __HAL_LOCK(huart);
 8006ac2:	2002      	movs	r0, #2
}
 8006ac4:	4770      	bx	lr

08006ac6 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8006ac6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	2b20      	cmp	r3, #32
 8006ace:	d001      	beq.n	8006ad4 <HAL_UART_Receive_IT+0xe>
    return HAL_BUSY;
 8006ad0:	2002      	movs	r0, #2
 8006ad2:	4770      	bx	lr
    if((pData == NULL) || (Size == 0U))
 8006ad4:	b1f9      	cbz	r1, 8006b16 <HAL_UART_Receive_IT+0x50>
 8006ad6:	b302      	cbz	r2, 8006b1a <HAL_UART_Receive_IT+0x54>
    __HAL_LOCK(huart);
 8006ad8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d01e      	beq.n	8006b1e <HAL_UART_Receive_IT+0x58>
    huart->pRxBuffPtr = pData;
 8006ae0:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8006ae2:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006ae4:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006aea:	2222      	movs	r2, #34	; 0x22
 8006aec:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 8006af0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006af4:	6801      	ldr	r1, [r0, #0]
 8006af6:	68ca      	ldr	r2, [r1, #12]
 8006af8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006afc:	60ca      	str	r2, [r1, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006afe:	6801      	ldr	r1, [r0, #0]
 8006b00:	694a      	ldr	r2, [r1, #20]
 8006b02:	f042 0201 	orr.w	r2, r2, #1
 8006b06:	614a      	str	r2, [r1, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006b08:	6801      	ldr	r1, [r0, #0]
 8006b0a:	68ca      	ldr	r2, [r1, #12]
 8006b0c:	f042 0220 	orr.w	r2, r2, #32
 8006b10:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8006b12:	4618      	mov	r0, r3
 8006b14:	4770      	bx	lr
      return HAL_ERROR;
 8006b16:	2001      	movs	r0, #1
 8006b18:	4770      	bx	lr
 8006b1a:	2001      	movs	r0, #1
 8006b1c:	4770      	bx	lr
    __HAL_LOCK(huart);
 8006b1e:	2002      	movs	r0, #2
}
 8006b20:	4770      	bx	lr

08006b22 <HAL_UART_Transmit_DMA>:
{
 8006b22:	b538      	push	{r3, r4, r5, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8006b24:	f890 4039 	ldrb.w	r4, [r0, #57]	; 0x39
 8006b28:	b2e4      	uxtb	r4, r4
 8006b2a:	2c20      	cmp	r4, #32
 8006b2c:	d001      	beq.n	8006b32 <HAL_UART_Transmit_DMA+0x10>
    return HAL_BUSY;
 8006b2e:	2002      	movs	r0, #2
 8006b30:	bd38      	pop	{r3, r4, r5, pc}
    if((pData == NULL) || (Size == 0U))
 8006b32:	2900      	cmp	r1, #0
 8006b34:	d031      	beq.n	8006b9a <HAL_UART_Transmit_DMA+0x78>
 8006b36:	2a00      	cmp	r2, #0
 8006b38:	d031      	beq.n	8006b9e <HAL_UART_Transmit_DMA+0x7c>
    __HAL_LOCK(huart);
 8006b3a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d101      	bne.n	8006b46 <HAL_UART_Transmit_DMA+0x24>
 8006b42:	2002      	movs	r0, #2
}
 8006b44:	bd38      	pop	{r3, r4, r5, pc}
 8006b46:	4613      	mov	r3, r2
 8006b48:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->pTxBuffPtr = pData;
 8006b50:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8006b52:	8483      	strh	r3, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 8006b54:	84c3      	strh	r3, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b56:	2500      	movs	r5, #0
 8006b58:	63c5      	str	r5, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b5a:	2221      	movs	r2, #33	; 0x21
 8006b5c:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006b60:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006b62:	4810      	ldr	r0, [pc, #64]	; (8006ba4 <HAL_UART_Transmit_DMA+0x82>)
 8006b64:	6290      	str	r0, [r2, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006b66:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006b68:	480f      	ldr	r0, [pc, #60]	; (8006ba8 <HAL_UART_Transmit_DMA+0x86>)
 8006b6a:	62d0      	str	r0, [r2, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006b6c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006b6e:	480f      	ldr	r0, [pc, #60]	; (8006bac <HAL_UART_Transmit_DMA+0x8a>)
 8006b70:	6310      	str	r0, [r2, #48]	; 0x30
    huart->hdmatx->XferAbortCallback = NULL;
 8006b72:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006b74:	6355      	str	r5, [r2, #52]	; 0x34
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006b76:	6822      	ldr	r2, [r4, #0]
 8006b78:	3204      	adds	r2, #4
 8006b7a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006b7c:	f7fa fe9c 	bl	80018b8 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006b80:	6823      	ldr	r3, [r4, #0]
 8006b82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006b86:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 8006b88:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b8c:	6822      	ldr	r2, [r4, #0]
 8006b8e:	6953      	ldr	r3, [r2, #20]
 8006b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b94:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 8006b96:	4628      	mov	r0, r5
 8006b98:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8006b9a:	2001      	movs	r0, #1
 8006b9c:	bd38      	pop	{r3, r4, r5, pc}
 8006b9e:	2001      	movs	r0, #1
 8006ba0:	bd38      	pop	{r3, r4, r5, pc}
 8006ba2:	bf00      	nop
 8006ba4:	08006e8f 	.word	0x08006e8f
 8006ba8:	08006edb 	.word	0x08006edb
 8006bac:	08006fd1 	.word	0x08006fd1

08006bb0 <HAL_UART_Receive_DMA>:
{
 8006bb0:	b530      	push	{r4, r5, lr}
 8006bb2:	b083      	sub	sp, #12
  if(huart->RxState == HAL_UART_STATE_READY) 
 8006bb4:	f890 403a 	ldrb.w	r4, [r0, #58]	; 0x3a
 8006bb8:	b2e4      	uxtb	r4, r4
 8006bba:	2c20      	cmp	r4, #32
 8006bbc:	d002      	beq.n	8006bc4 <HAL_UART_Receive_DMA+0x14>
    return HAL_BUSY;
 8006bbe:	2002      	movs	r0, #2
}
 8006bc0:	b003      	add	sp, #12
 8006bc2:	bd30      	pop	{r4, r5, pc}
    if((pData == NULL) || (Size == 0U))
 8006bc4:	2900      	cmp	r1, #0
 8006bc6:	d03d      	beq.n	8006c44 <HAL_UART_Receive_DMA+0x94>
 8006bc8:	2a00      	cmp	r2, #0
 8006bca:	d03d      	beq.n	8006c48 <HAL_UART_Receive_DMA+0x98>
    __HAL_LOCK(huart);
 8006bcc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d101      	bne.n	8006bd8 <HAL_UART_Receive_DMA+0x28>
 8006bd4:	2002      	movs	r0, #2
 8006bd6:	e7f3      	b.n	8006bc0 <HAL_UART_Receive_DMA+0x10>
 8006bd8:	4613      	mov	r3, r2
 8006bda:	460a      	mov	r2, r1
 8006bdc:	4604      	mov	r4, r0
 8006bde:	2101      	movs	r1, #1
 8006be0:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->pRxBuffPtr = pData;
 8006be4:	6282      	str	r2, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8006be6:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006be8:	2500      	movs	r5, #0
 8006bea:	63c5      	str	r5, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bec:	2122      	movs	r1, #34	; 0x22
 8006bee:	f880 103a 	strb.w	r1, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006bf2:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8006bf4:	4815      	ldr	r0, [pc, #84]	; (8006c4c <HAL_UART_Receive_DMA+0x9c>)
 8006bf6:	6288      	str	r0, [r1, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006bf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bfa:	4815      	ldr	r0, [pc, #84]	; (8006c50 <HAL_UART_Receive_DMA+0xa0>)
 8006bfc:	62c8      	str	r0, [r1, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006bfe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c00:	4814      	ldr	r0, [pc, #80]	; (8006c54 <HAL_UART_Receive_DMA+0xa4>)
 8006c02:	6308      	str	r0, [r1, #48]	; 0x30
    huart->hdmarx->XferAbortCallback = NULL;
 8006c04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c06:	634d      	str	r5, [r1, #52]	; 0x34
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8006c08:	6821      	ldr	r1, [r4, #0]
 8006c0a:	3104      	adds	r1, #4
 8006c0c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006c0e:	f7fa fe53 	bl	80018b8 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006c12:	9501      	str	r5, [sp, #4]
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	9201      	str	r2, [sp, #4]
 8006c1a:	685a      	ldr	r2, [r3, #4]
 8006c1c:	9201      	str	r2, [sp, #4]
 8006c1e:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(huart);
 8006c20:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c24:	68da      	ldr	r2, [r3, #12]
 8006c26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c2a:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c2c:	6822      	ldr	r2, [r4, #0]
 8006c2e:	6953      	ldr	r3, [r2, #20]
 8006c30:	f043 0301 	orr.w	r3, r3, #1
 8006c34:	6153      	str	r3, [r2, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c36:	6822      	ldr	r2, [r4, #0]
 8006c38:	6953      	ldr	r3, [r2, #20]
 8006c3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c3e:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 8006c40:	4628      	mov	r0, r5
 8006c42:	e7bd      	b.n	8006bc0 <HAL_UART_Receive_DMA+0x10>
      return HAL_ERROR;
 8006c44:	2001      	movs	r0, #1
 8006c46:	e7bb      	b.n	8006bc0 <HAL_UART_Receive_DMA+0x10>
 8006c48:	2001      	movs	r0, #1
 8006c4a:	e7b9      	b.n	8006bc0 <HAL_UART_Receive_DMA+0x10>
 8006c4c:	08006ee7 	.word	0x08006ee7
 8006c50:	08006fc5 	.word	0x08006fc5
 8006c54:	08006fd1 	.word	0x08006fd1

08006c58 <HAL_UART_DMAPause>:
  __HAL_LOCK(huart);
 8006c58:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d031      	beq.n	8006cc4 <HAL_UART_DMAPause+0x6c>
 8006c60:	2301      	movs	r3, #1
 8006c62:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c66:	6801      	ldr	r1, [r0, #0]
 8006c68:	694a      	ldr	r2, [r1, #20]
 8006c6a:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c6e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	2b21      	cmp	r3, #33	; 0x21
 8006c76:	d00d      	beq.n	8006c94 <HAL_UART_DMAPause+0x3c>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c78:	6801      	ldr	r1, [r0, #0]
 8006c7a:	694a      	ldr	r2, [r1, #20]
 8006c7c:	f002 0240 	and.w	r2, r2, #64	; 0x40
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006c80:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b22      	cmp	r3, #34	; 0x22
 8006c88:	d00b      	beq.n	8006ca2 <HAL_UART_DMAPause+0x4a>
  __HAL_UNLOCK(huart);
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8006c90:	4618      	mov	r0, r3
 8006c92:	4770      	bx	lr
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c94:	2a00      	cmp	r2, #0
 8006c96:	d0ef      	beq.n	8006c78 <HAL_UART_DMAPause+0x20>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006c98:	694b      	ldr	r3, [r1, #20]
 8006c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c9e:	614b      	str	r3, [r1, #20]
 8006ca0:	e7ea      	b.n	8006c78 <HAL_UART_DMAPause+0x20>
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006ca2:	2a00      	cmp	r2, #0
 8006ca4:	d0f1      	beq.n	8006c8a <HAL_UART_DMAPause+0x32>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ca6:	68cb      	ldr	r3, [r1, #12]
 8006ca8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cac:	60cb      	str	r3, [r1, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cae:	6802      	ldr	r2, [r0, #0]
 8006cb0:	6953      	ldr	r3, [r2, #20]
 8006cb2:	f023 0301 	bic.w	r3, r3, #1
 8006cb6:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cb8:	6802      	ldr	r2, [r0, #0]
 8006cba:	6953      	ldr	r3, [r2, #20]
 8006cbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cc0:	6153      	str	r3, [r2, #20]
 8006cc2:	e7e2      	b.n	8006c8a <HAL_UART_DMAPause+0x32>
  __HAL_LOCK(huart);
 8006cc4:	2002      	movs	r0, #2
}
 8006cc6:	4770      	bx	lr

08006cc8 <HAL_UART_DMAResume>:
  __HAL_LOCK(huart);
 8006cc8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d034      	beq.n	8006d3a <HAL_UART_DMAResume+0x72>
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006cd6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b21      	cmp	r3, #33	; 0x21
 8006cde:	d009      	beq.n	8006cf4 <HAL_UART_DMAResume+0x2c>
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ce0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	2b22      	cmp	r3, #34	; 0x22
 8006ce8:	d00a      	beq.n	8006d00 <HAL_UART_DMAResume+0x38>
  __HAL_UNLOCK(huart);
 8006cea:	2300      	movs	r3, #0
 8006cec:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8006cf0:	4618      	mov	r0, r3
}
 8006cf2:	4770      	bx	lr
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006cf4:	6802      	ldr	r2, [r0, #0]
 8006cf6:	6953      	ldr	r3, [r2, #20]
 8006cf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cfc:	6153      	str	r3, [r2, #20]
 8006cfe:	e7ef      	b.n	8006ce0 <HAL_UART_DMAResume+0x18>
{
 8006d00:	b082      	sub	sp, #8
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006d02:	2300      	movs	r3, #0
 8006d04:	9301      	str	r3, [sp, #4]
 8006d06:	6803      	ldr	r3, [r0, #0]
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	9201      	str	r2, [sp, #4]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	9201      	str	r2, [sp, #4]
 8006d10:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d12:	68da      	ldr	r2, [r3, #12]
 8006d14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d18:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d1a:	6802      	ldr	r2, [r0, #0]
 8006d1c:	6953      	ldr	r3, [r2, #20]
 8006d1e:	f043 0301 	orr.w	r3, r3, #1
 8006d22:	6153      	str	r3, [r2, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d24:	6802      	ldr	r2, [r0, #0]
 8006d26:	6953      	ldr	r3, [r2, #20]
 8006d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d2c:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(huart);
 8006d2e:	2300      	movs	r3, #0
 8006d30:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8006d34:	4618      	mov	r0, r3
}
 8006d36:	b002      	add	sp, #8
 8006d38:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006d3a:	2002      	movs	r0, #2
 8006d3c:	4770      	bx	lr

08006d3e <HAL_UART_DMAStop>:
{
 8006d3e:	b510      	push	{r4, lr}
 8006d40:	4604      	mov	r4, r0
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006d42:	6801      	ldr	r1, [r0, #0]
 8006d44:	694a      	ldr	r2, [r1, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006d46:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	2b21      	cmp	r3, #33	; 0x21
 8006d4e:	d00a      	beq.n	8006d66 <HAL_UART_DMAStop+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006d50:	6821      	ldr	r1, [r4, #0]
 8006d52:	694a      	ldr	r2, [r1, #20]
 8006d54:	f002 0240 	and.w	r2, r2, #64	; 0x40
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006d58:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b22      	cmp	r3, #34	; 0x22
 8006d60:	d011      	beq.n	8006d86 <HAL_UART_DMAStop+0x48>
}
 8006d62:	2000      	movs	r0, #0
 8006d64:	bd10      	pop	{r4, pc}
 8006d66:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006d6a:	2a00      	cmp	r2, #0
 8006d6c:	d0f0      	beq.n	8006d50 <HAL_UART_DMAStop+0x12>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d6e:	694b      	ldr	r3, [r1, #20]
 8006d70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d74:	614b      	str	r3, [r1, #20]
    if(huart->hdmatx != NULL)
 8006d76:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8006d78:	b108      	cbz	r0, 8006d7e <HAL_UART_DMAStop+0x40>
      HAL_DMA_Abort(huart->hdmatx);
 8006d7a:	f7fa fdd7 	bl	800192c <HAL_DMA_Abort>
    UART_EndTxTransfer(huart);
 8006d7e:	4620      	mov	r0, r4
 8006d80:	f7ff fb4e 	bl	8006420 <UART_EndTxTransfer>
 8006d84:	e7e4      	b.n	8006d50 <HAL_UART_DMAStop+0x12>
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006d86:	2a00      	cmp	r2, #0
 8006d88:	d0eb      	beq.n	8006d62 <HAL_UART_DMAStop+0x24>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d8a:	694b      	ldr	r3, [r1, #20]
 8006d8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d90:	614b      	str	r3, [r1, #20]
    if(huart->hdmarx != NULL)
 8006d92:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006d94:	b108      	cbz	r0, 8006d9a <HAL_UART_DMAStop+0x5c>
      HAL_DMA_Abort(huart->hdmarx);
 8006d96:	f7fa fdc9 	bl	800192c <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 8006d9a:	4620      	mov	r0, r4
 8006d9c:	f7ff fb49 	bl	8006432 <UART_EndRxTransfer>
 8006da0:	e7df      	b.n	8006d62 <HAL_UART_DMAStop+0x24>

08006da2 <HAL_UART_Abort>:
{
 8006da2:	b510      	push	{r4, lr}
 8006da4:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8006da6:	6802      	ldr	r2, [r0, #0]
 8006da8:	68d3      	ldr	r3, [r2, #12]
 8006daa:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8006dae:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006db0:	6802      	ldr	r2, [r0, #0]
 8006db2:	6953      	ldr	r3, [r2, #20]
 8006db4:	f023 0301 	bic.w	r3, r3, #1
 8006db8:	6153      	str	r3, [r2, #20]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006dba:	6803      	ldr	r3, [r0, #0]
 8006dbc:	695a      	ldr	r2, [r3, #20]
 8006dbe:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006dc2:	d00a      	beq.n	8006dda <HAL_UART_Abort+0x38>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006dc4:	695a      	ldr	r2, [r3, #20]
 8006dc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006dca:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006dcc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006dce:	b123      	cbz	r3, 8006dda <HAL_UART_Abort+0x38>
      huart->hdmatx->XferAbortCallback = NULL;
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	635a      	str	r2, [r3, #52]	; 0x34
      HAL_DMA_Abort(huart->hdmatx);
 8006dd4:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8006dd6:	f7fa fda9 	bl	800192c <HAL_DMA_Abort>
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dda:	6823      	ldr	r3, [r4, #0]
 8006ddc:	695a      	ldr	r2, [r3, #20]
 8006dde:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006de2:	d00a      	beq.n	8006dfa <HAL_UART_Abort+0x58>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006de4:	695a      	ldr	r2, [r3, #20]
 8006de6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dea:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8006dec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006dee:	b123      	cbz	r3, 8006dfa <HAL_UART_Abort+0x58>
      huart->hdmarx->XferAbortCallback = NULL;
 8006df0:	2200      	movs	r2, #0
 8006df2:	635a      	str	r2, [r3, #52]	; 0x34
      HAL_DMA_Abort(huart->hdmarx);
 8006df4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006df6:	f7fa fd99 	bl	800192c <HAL_DMA_Abort>
  huart->TxXferCount = 0x00U;
 8006dfa:	2000      	movs	r0, #0
 8006dfc:	84e0      	strh	r0, [r4, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8006dfe:	85e0      	strh	r0, [r4, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e00:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->RxState = HAL_UART_STATE_READY;
 8006e02:	2320      	movs	r3, #32
 8006e04:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 8006e08:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 8006e0c:	bd10      	pop	{r4, pc}

08006e0e <HAL_UART_AbortTransmit>:
{
 8006e0e:	b510      	push	{r4, lr}
 8006e10:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006e12:	6802      	ldr	r2, [r0, #0]
 8006e14:	68d3      	ldr	r3, [r2, #12]
 8006e16:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006e1a:	60d3      	str	r3, [r2, #12]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006e1c:	6803      	ldr	r3, [r0, #0]
 8006e1e:	695a      	ldr	r2, [r3, #20]
 8006e20:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006e24:	d00a      	beq.n	8006e3c <HAL_UART_AbortTransmit+0x2e>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e26:	695a      	ldr	r2, [r3, #20]
 8006e28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e2c:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 8006e2e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006e30:	b123      	cbz	r3, 8006e3c <HAL_UART_AbortTransmit+0x2e>
      huart->hdmatx->XferAbortCallback = NULL;
 8006e32:	2200      	movs	r2, #0
 8006e34:	635a      	str	r2, [r3, #52]	; 0x34
      HAL_DMA_Abort(huart->hdmatx);
 8006e36:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8006e38:	f7fa fd78 	bl	800192c <HAL_DMA_Abort>
  huart->TxXferCount = 0x00U;
 8006e3c:	2000      	movs	r0, #0
 8006e3e:	84e0      	strh	r0, [r4, #38]	; 0x26
  huart->gState = HAL_UART_STATE_READY;
 8006e40:	2320      	movs	r3, #32
 8006e42:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 8006e46:	bd10      	pop	{r4, pc}

08006e48 <HAL_UART_AbortReceive>:
{
 8006e48:	b510      	push	{r4, lr}
 8006e4a:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e4c:	6802      	ldr	r2, [r0, #0]
 8006e4e:	68d3      	ldr	r3, [r2, #12]
 8006e50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e54:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e56:	6802      	ldr	r2, [r0, #0]
 8006e58:	6953      	ldr	r3, [r2, #20]
 8006e5a:	f023 0301 	bic.w	r3, r3, #1
 8006e5e:	6153      	str	r3, [r2, #20]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e60:	6803      	ldr	r3, [r0, #0]
 8006e62:	695a      	ldr	r2, [r3, #20]
 8006e64:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006e68:	d00a      	beq.n	8006e80 <HAL_UART_AbortReceive+0x38>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e6a:	695a      	ldr	r2, [r3, #20]
 8006e6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e70:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8006e72:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006e74:	b123      	cbz	r3, 8006e80 <HAL_UART_AbortReceive+0x38>
      huart->hdmarx->XferAbortCallback = NULL;
 8006e76:	2200      	movs	r2, #0
 8006e78:	635a      	str	r2, [r3, #52]	; 0x34
      HAL_DMA_Abort(huart->hdmarx);
 8006e7a:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8006e7c:	f7fa fd56 	bl	800192c <HAL_DMA_Abort>
  huart->RxXferCount = 0x00U;
 8006e80:	2000      	movs	r0, #0
 8006e82:	85e0      	strh	r0, [r4, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 8006e84:	2320      	movs	r3, #32
 8006e86:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8006e8a:	bd10      	pop	{r4, pc}
{
 8006e8c:	4770      	bx	lr

08006e8e <UART_DMATransmitCplt>:
{
 8006e8e:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006e90:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e92:	6802      	ldr	r2, [r0, #0]
 8006e94:	6812      	ldr	r2, [r2, #0]
 8006e96:	f012 0f20 	tst.w	r2, #32
 8006e9a:	d10c      	bne.n	8006eb6 <UART_DMATransmitCplt+0x28>
    huart->TxXferCount = 0U;
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	84da      	strh	r2, [r3, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ea0:	6819      	ldr	r1, [r3, #0]
 8006ea2:	694a      	ldr	r2, [r1, #20]
 8006ea4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ea8:	614a      	str	r2, [r1, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	68d3      	ldr	r3, [r2, #12]
 8006eae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eb2:	60d3      	str	r3, [r2, #12]
 8006eb4:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f7f9 facc 	bl	8000454 <HAL_UART_TxCpltCallback>
 8006ebc:	bd08      	pop	{r3, pc}

08006ebe <UART_EndTransmit_IT>:
{
 8006ebe:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ec0:	6801      	ldr	r1, [r0, #0]
 8006ec2:	68cb      	ldr	r3, [r1, #12]
 8006ec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ec8:	60cb      	str	r3, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006eca:	2320      	movs	r3, #32
 8006ecc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006ed0:	f7f9 fac0 	bl	8000454 <HAL_UART_TxCpltCallback>
}
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	bd08      	pop	{r3, pc}

08006ed8 <HAL_UART_TxHalfCpltCallback>:
{
 8006ed8:	4770      	bx	lr

08006eda <UART_DMATxHalfCplt>:
{
 8006eda:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8006edc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006ede:	f7ff fffb 	bl	8006ed8 <HAL_UART_TxHalfCpltCallback>
 8006ee2:	bd08      	pop	{r3, pc}

08006ee4 <HAL_UART_RxCpltCallback>:
{
 8006ee4:	4770      	bx	lr

08006ee6 <UART_DMAReceiveCplt>:
{
 8006ee6:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006ee8:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006eea:	6802      	ldr	r2, [r0, #0]
 8006eec:	6812      	ldr	r2, [r2, #0]
 8006eee:	f012 0f20 	tst.w	r2, #32
 8006ef2:	d113      	bne.n	8006f1c <UART_DMAReceiveCplt+0x36>
    huart->RxXferCount = 0U;
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	85da      	strh	r2, [r3, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ef8:	6819      	ldr	r1, [r3, #0]
 8006efa:	68ca      	ldr	r2, [r1, #12]
 8006efc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f00:	60ca      	str	r2, [r1, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f02:	6819      	ldr	r1, [r3, #0]
 8006f04:	694a      	ldr	r2, [r1, #20]
 8006f06:	f022 0201 	bic.w	r2, r2, #1
 8006f0a:	614a      	str	r2, [r1, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f0c:	6819      	ldr	r1, [r3, #0]
 8006f0e:	694a      	ldr	r2, [r1, #20]
 8006f10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f14:	614a      	str	r2, [r1, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8006f16:	2220      	movs	r2, #32
 8006f18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f7ff ffe1 	bl	8006ee4 <HAL_UART_RxCpltCallback>
 8006f22:	bd08      	pop	{r3, pc}

08006f24 <UART_Receive_IT>:
{
 8006f24:	b508      	push	{r3, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006f26:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	2b22      	cmp	r3, #34	; 0x22
 8006f2e:	d001      	beq.n	8006f34 <UART_Receive_IT+0x10>
    return HAL_BUSY;
 8006f30:	2002      	movs	r0, #2
 8006f32:	bd08      	pop	{r3, pc}
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006f34:	6883      	ldr	r3, [r0, #8]
 8006f36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f3a:	d00f      	beq.n	8006f5c <UART_Receive_IT+0x38>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006f3c:	6903      	ldr	r3, [r0, #16]
 8006f3e:	bb0b      	cbnz	r3, 8006f84 <UART_Receive_IT+0x60>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f40:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006f42:	1c5a      	adds	r2, r3, #1
 8006f44:	6282      	str	r2, [r0, #40]	; 0x28
 8006f46:	6802      	ldr	r2, [r0, #0]
 8006f48:	6852      	ldr	r2, [r2, #4]
 8006f4a:	701a      	strb	r2, [r3, #0]
    if(--huart->RxXferCount == 0U)
 8006f4c:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	3b01      	subs	r3, #1
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8006f56:	b1f3      	cbz	r3, 8006f96 <UART_Receive_IT+0x72>
    return HAL_OK;
 8006f58:	2000      	movs	r0, #0
}
 8006f5a:	bd08      	pop	{r3, pc}
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006f5c:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006f5e:	6903      	ldr	r3, [r0, #16]
 8006f60:	b943      	cbnz	r3, 8006f74 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f62:	6803      	ldr	r3, [r0, #0]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f6a:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 2U;
 8006f6c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006f6e:	3302      	adds	r3, #2
 8006f70:	6283      	str	r3, [r0, #40]	; 0x28
 8006f72:	e7eb      	b.n	8006f4c <UART_Receive_IT+0x28>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006f74:	6803      	ldr	r3, [r0, #0]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 1U;
 8006f7c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006f7e:	3301      	adds	r3, #1
 8006f80:	6283      	str	r3, [r0, #40]	; 0x28
 8006f82:	e7e3      	b.n	8006f4c <UART_Receive_IT+0x28>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f84:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8006f86:	1c53      	adds	r3, r2, #1
 8006f88:	6283      	str	r3, [r0, #40]	; 0x28
 8006f8a:	6803      	ldr	r3, [r0, #0]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f92:	7013      	strb	r3, [r2, #0]
 8006f94:	e7da      	b.n	8006f4c <UART_Receive_IT+0x28>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f96:	6802      	ldr	r2, [r0, #0]
 8006f98:	68d3      	ldr	r3, [r2, #12]
 8006f9a:	f023 0320 	bic.w	r3, r3, #32
 8006f9e:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006fa0:	6802      	ldr	r2, [r0, #0]
 8006fa2:	68d3      	ldr	r3, [r2, #12]
 8006fa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fa8:	60d3      	str	r3, [r2, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006faa:	6802      	ldr	r2, [r0, #0]
 8006fac:	6953      	ldr	r3, [r2, #20]
 8006fae:	f023 0301 	bic.w	r3, r3, #1
 8006fb2:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8006fb4:	2320      	movs	r3, #32
 8006fb6:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8006fba:	f7ff ff93 	bl	8006ee4 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8006fbe:	2000      	movs	r0, #0
 8006fc0:	bd08      	pop	{r3, pc}

08006fc2 <HAL_UART_RxHalfCpltCallback>:
{
 8006fc2:	4770      	bx	lr

08006fc4 <UART_DMARxHalfCplt>:
{
 8006fc4:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8006fc6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006fc8:	f7ff fffb 	bl	8006fc2 <HAL_UART_RxHalfCpltCallback>
 8006fcc:	bd08      	pop	{r3, pc}

08006fce <HAL_UART_ErrorCallback>:
{
 8006fce:	4770      	bx	lr

08006fd0 <UART_DMAError>:
{
 8006fd0:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006fd2:	6a44      	ldr	r4, [r0, #36]	; 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006fd4:	6823      	ldr	r3, [r4, #0]
 8006fd6:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006fd8:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	2b21      	cmp	r3, #33	; 0x21
 8006fe0:	d010      	beq.n	8007004 <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	695a      	ldr	r2, [r3, #20]
 8006fe6:	f002 0240 	and.w	r2, r2, #64	; 0x40
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006fea:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	2b22      	cmp	r3, #34	; 0x22
 8006ff2:	d011      	beq.n	8007018 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006ff4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006ff6:	f043 0310 	orr.w	r3, r3, #16
 8006ffa:	63e3      	str	r3, [r4, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8006ffc:	4620      	mov	r0, r4
 8006ffe:	f7ff ffe6 	bl	8006fce <HAL_UART_ErrorCallback>
 8007002:	bd10      	pop	{r4, pc}
 8007004:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007008:	2a00      	cmp	r2, #0
 800700a:	d0ea      	beq.n	8006fe2 <UART_DMAError+0x12>
    huart->TxXferCount = 0U;
 800700c:	2300      	movs	r3, #0
 800700e:	84e3      	strh	r3, [r4, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007010:	4620      	mov	r0, r4
 8007012:	f7ff fa05 	bl	8006420 <UART_EndTxTransfer>
 8007016:	e7e4      	b.n	8006fe2 <UART_DMAError+0x12>
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007018:	2a00      	cmp	r2, #0
 800701a:	d0eb      	beq.n	8006ff4 <UART_DMAError+0x24>
    huart->RxXferCount = 0U;
 800701c:	2300      	movs	r3, #0
 800701e:	85e3      	strh	r3, [r4, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007020:	4620      	mov	r0, r4
 8007022:	f7ff fa06 	bl	8006432 <UART_EndRxTransfer>
 8007026:	e7e5      	b.n	8006ff4 <UART_DMAError+0x24>

08007028 <HAL_UART_IRQHandler>:
{
 8007028:	b510      	push	{r4, lr}
 800702a:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800702c:	6802      	ldr	r2, [r0, #0]
 800702e:	6813      	ldr	r3, [r2, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007030:	68d1      	ldr	r1, [r2, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007032:	6952      	ldr	r2, [r2, #20]
  if(errorflags == RESET)
 8007034:	f013 000f 	ands.w	r0, r3, #15
 8007038:	d105      	bne.n	8007046 <HAL_UART_IRQHandler+0x1e>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800703a:	f013 0f20 	tst.w	r3, #32
 800703e:	d002      	beq.n	8007046 <HAL_UART_IRQHandler+0x1e>
 8007040:	f011 0f20 	tst.w	r1, #32
 8007044:	d153      	bne.n	80070ee <HAL_UART_IRQHandler+0xc6>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007046:	2800      	cmp	r0, #0
 8007048:	d067      	beq.n	800711a <HAL_UART_IRQHandler+0xf2>
 800704a:	f012 0201 	ands.w	r2, r2, #1
 800704e:	d102      	bne.n	8007056 <HAL_UART_IRQHandler+0x2e>
 8007050:	f411 7f90 	tst.w	r1, #288	; 0x120
 8007054:	d061      	beq.n	800711a <HAL_UART_IRQHandler+0xf2>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007056:	f013 0f01 	tst.w	r3, #1
 800705a:	d006      	beq.n	800706a <HAL_UART_IRQHandler+0x42>
 800705c:	f411 7f80 	tst.w	r1, #256	; 0x100
 8007060:	d003      	beq.n	800706a <HAL_UART_IRQHandler+0x42>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007062:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007064:	f040 0001 	orr.w	r0, r0, #1
 8007068:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800706a:	f013 0f04 	tst.w	r3, #4
 800706e:	d004      	beq.n	800707a <HAL_UART_IRQHandler+0x52>
 8007070:	b11a      	cbz	r2, 800707a <HAL_UART_IRQHandler+0x52>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007072:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007074:	f040 0002 	orr.w	r0, r0, #2
 8007078:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800707a:	f013 0f02 	tst.w	r3, #2
 800707e:	d004      	beq.n	800708a <HAL_UART_IRQHandler+0x62>
 8007080:	b11a      	cbz	r2, 800708a <HAL_UART_IRQHandler+0x62>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007082:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007084:	f040 0004 	orr.w	r0, r0, #4
 8007088:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800708a:	f013 0f08 	tst.w	r3, #8
 800708e:	d004      	beq.n	800709a <HAL_UART_IRQHandler+0x72>
 8007090:	b11a      	cbz	r2, 800709a <HAL_UART_IRQHandler+0x72>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007092:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007094:	f042 0208 	orr.w	r2, r2, #8
 8007098:	63e2      	str	r2, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800709a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800709c:	2a00      	cmp	r2, #0
 800709e:	d048      	beq.n	8007132 <HAL_UART_IRQHandler+0x10a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070a0:	f013 0f20 	tst.w	r3, #32
 80070a4:	d002      	beq.n	80070ac <HAL_UART_IRQHandler+0x84>
 80070a6:	f011 0f20 	tst.w	r1, #32
 80070aa:	d124      	bne.n	80070f6 <HAL_UART_IRQHandler+0xce>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80070ac:	6823      	ldr	r3, [r4, #0]
 80070ae:	695b      	ldr	r3, [r3, #20]
 80070b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80070b4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80070b6:	f012 0f08 	tst.w	r2, #8
 80070ba:	d100      	bne.n	80070be <HAL_UART_IRQHandler+0x96>
 80070bc:	b33b      	cbz	r3, 800710e <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 80070be:	4620      	mov	r0, r4
 80070c0:	f7ff f9b7 	bl	8006432 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	695a      	ldr	r2, [r3, #20]
 80070c8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80070cc:	d01b      	beq.n	8007106 <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070ce:	695a      	ldr	r2, [r3, #20]
 80070d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070d4:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80070d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80070d8:	b18b      	cbz	r3, 80070fe <HAL_UART_IRQHandler+0xd6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070da:	4a1a      	ldr	r2, [pc, #104]	; (8007144 <HAL_UART_IRQHandler+0x11c>)
 80070dc:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070de:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80070e0:	f7fa fc3b 	bl	800195a <HAL_DMA_Abort_IT>
 80070e4:	b328      	cbz	r0, 8007132 <HAL_UART_IRQHandler+0x10a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070e6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80070e8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80070ea:	4798      	blx	r3
 80070ec:	bd10      	pop	{r4, pc}
      UART_Receive_IT(huart);
 80070ee:	4620      	mov	r0, r4
 80070f0:	f7ff ff18 	bl	8006f24 <UART_Receive_IT>
      return;
 80070f4:	bd10      	pop	{r4, pc}
        UART_Receive_IT(huart);
 80070f6:	4620      	mov	r0, r4
 80070f8:	f7ff ff14 	bl	8006f24 <UART_Receive_IT>
 80070fc:	e7d6      	b.n	80070ac <HAL_UART_IRQHandler+0x84>
            HAL_UART_ErrorCallback(huart);
 80070fe:	4620      	mov	r0, r4
 8007100:	f7ff ff65 	bl	8006fce <HAL_UART_ErrorCallback>
 8007104:	bd10      	pop	{r4, pc}
          HAL_UART_ErrorCallback(huart);
 8007106:	4620      	mov	r0, r4
 8007108:	f7ff ff61 	bl	8006fce <HAL_UART_ErrorCallback>
 800710c:	bd10      	pop	{r4, pc}
        HAL_UART_ErrorCallback(huart);
 800710e:	4620      	mov	r0, r4
 8007110:	f7ff ff5d 	bl	8006fce <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007114:	2300      	movs	r3, #0
 8007116:	63e3      	str	r3, [r4, #60]	; 0x3c
 8007118:	bd10      	pop	{r4, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800711a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800711e:	d002      	beq.n	8007126 <HAL_UART_IRQHandler+0xfe>
 8007120:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007124:	d106      	bne.n	8007134 <HAL_UART_IRQHandler+0x10c>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007126:	f013 0f40 	tst.w	r3, #64	; 0x40
 800712a:	d002      	beq.n	8007132 <HAL_UART_IRQHandler+0x10a>
 800712c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007130:	d104      	bne.n	800713c <HAL_UART_IRQHandler+0x114>
 8007132:	bd10      	pop	{r4, pc}
    UART_Transmit_IT(huart);
 8007134:	4620      	mov	r0, r4
 8007136:	f7ff f98a 	bl	800644e <UART_Transmit_IT>
    return;
 800713a:	bd10      	pop	{r4, pc}
    UART_EndTransmit_IT(huart);
 800713c:	4620      	mov	r0, r4
 800713e:	f7ff febe 	bl	8006ebe <UART_EndTransmit_IT>
    return;
 8007142:	e7f6      	b.n	8007132 <HAL_UART_IRQHandler+0x10a>
 8007144:	08007149 	.word	0x08007149

08007148 <UART_DMAAbortOnError>:
{
 8007148:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800714a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800714c:	2300      	movs	r3, #0
 800714e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007150:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8007152:	f7ff ff3c 	bl	8006fce <HAL_UART_ErrorCallback>
 8007156:	bd08      	pop	{r3, pc}

08007158 <HAL_UART_AbortCpltCallback>:
{
 8007158:	4770      	bx	lr

0800715a <HAL_UART_Abort_IT>:
{
 800715a:	b510      	push	{r4, lr}
 800715c:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800715e:	6802      	ldr	r2, [r0, #0]
 8007160:	68d3      	ldr	r3, [r2, #12]
 8007162:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8007166:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007168:	6802      	ldr	r2, [r0, #0]
 800716a:	6953      	ldr	r3, [r2, #20]
 800716c:	f023 0301 	bic.w	r3, r3, #1
 8007170:	6153      	str	r3, [r2, #20]
  if(huart->hdmatx != NULL)
 8007172:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8007174:	b133      	cbz	r3, 8007184 <HAL_UART_Abort_IT+0x2a>
    if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007176:	6802      	ldr	r2, [r0, #0]
 8007178:	6952      	ldr	r2, [r2, #20]
 800717a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800717e:	d01d      	beq.n	80071bc <HAL_UART_Abort_IT+0x62>
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8007180:	4a26      	ldr	r2, [pc, #152]	; (800721c <HAL_UART_Abort_IT+0xc2>)
 8007182:	635a      	str	r2, [r3, #52]	; 0x34
  if(huart->hdmarx != NULL)
 8007184:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007186:	b133      	cbz	r3, 8007196 <HAL_UART_Abort_IT+0x3c>
    if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007188:	6822      	ldr	r2, [r4, #0]
 800718a:	6952      	ldr	r2, [r2, #20]
 800718c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8007190:	d017      	beq.n	80071c2 <HAL_UART_Abort_IT+0x68>
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8007192:	4a23      	ldr	r2, [pc, #140]	; (8007220 <HAL_UART_Abort_IT+0xc6>)
 8007194:	635a      	str	r2, [r3, #52]	; 0x34
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007196:	6823      	ldr	r3, [r4, #0]
 8007198:	695a      	ldr	r2, [r3, #20]
 800719a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800719e:	d013      	beq.n	80071c8 <HAL_UART_Abort_IT+0x6e>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80071a0:	695a      	ldr	r2, [r3, #20]
 80071a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80071a6:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 80071a8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80071aa:	b318      	cbz	r0, 80071f4 <HAL_UART_Abort_IT+0x9a>
      if(HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80071ac:	f7fa fbd5 	bl	800195a <HAL_DMA_Abort_IT>
 80071b0:	b310      	cbz	r0, 80071f8 <HAL_UART_Abort_IT+0x9e>
        huart->hdmatx->XferAbortCallback = NULL;
 80071b2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80071b4:	2200      	movs	r2, #0
 80071b6:	635a      	str	r2, [r3, #52]	; 0x34
  uint32_t AbortCplt = 0x01U;
 80071b8:	2201      	movs	r2, #1
 80071ba:	e006      	b.n	80071ca <HAL_UART_Abort_IT+0x70>
      huart->hdmatx->XferAbortCallback = NULL;
 80071bc:	2200      	movs	r2, #0
 80071be:	635a      	str	r2, [r3, #52]	; 0x34
 80071c0:	e7e0      	b.n	8007184 <HAL_UART_Abort_IT+0x2a>
      huart->hdmarx->XferAbortCallback = NULL;
 80071c2:	2200      	movs	r2, #0
 80071c4:	635a      	str	r2, [r3, #52]	; 0x34
 80071c6:	e7e6      	b.n	8007196 <HAL_UART_Abort_IT+0x3c>
  uint32_t AbortCplt = 0x01U;
 80071c8:	2201      	movs	r2, #1
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	6959      	ldr	r1, [r3, #20]
 80071ce:	f011 0f40 	tst.w	r1, #64	; 0x40
 80071d2:	d00c      	beq.n	80071ee <HAL_UART_Abort_IT+0x94>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071d4:	6959      	ldr	r1, [r3, #20]
 80071d6:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 80071da:	6159      	str	r1, [r3, #20]
    if(huart->hdmarx != NULL)
 80071dc:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80071de:	b130      	cbz	r0, 80071ee <HAL_UART_Abort_IT+0x94>
      if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071e0:	f7fa fbbb 	bl	800195a <HAL_DMA_Abort_IT>
 80071e4:	b150      	cbz	r0, 80071fc <HAL_UART_Abort_IT+0xa2>
        huart->hdmarx->XferAbortCallback = NULL;
 80071e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80071e8:	2200      	movs	r2, #0
 80071ea:	635a      	str	r2, [r3, #52]	; 0x34
        AbortCplt = 0x01U;
 80071ec:	2201      	movs	r2, #1
  if(AbortCplt == 0x01U)
 80071ee:	b93a      	cbnz	r2, 8007200 <HAL_UART_Abort_IT+0xa6>
}
 80071f0:	2000      	movs	r0, #0
 80071f2:	bd10      	pop	{r4, pc}
  uint32_t AbortCplt = 0x01U;
 80071f4:	2201      	movs	r2, #1
 80071f6:	e7e8      	b.n	80071ca <HAL_UART_Abort_IT+0x70>
        AbortCplt = 0x00U;
 80071f8:	2200      	movs	r2, #0
 80071fa:	e7e6      	b.n	80071ca <HAL_UART_Abort_IT+0x70>
        AbortCplt = 0x00U;
 80071fc:	2200      	movs	r2, #0
 80071fe:	e7f6      	b.n	80071ee <HAL_UART_Abort_IT+0x94>
    huart->TxXferCount = 0x00U; 
 8007200:	2300      	movs	r3, #0
 8007202:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8007204:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007206:	63e3      	str	r3, [r4, #60]	; 0x3c
    huart->gState  = HAL_UART_STATE_READY;
 8007208:	2320      	movs	r3, #32
 800720a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    huart->RxState = HAL_UART_STATE_READY;
 800720e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortCpltCallback(huart);
 8007212:	4620      	mov	r0, r4
 8007214:	f7ff ffa0 	bl	8007158 <HAL_UART_AbortCpltCallback>
 8007218:	e7ea      	b.n	80071f0 <HAL_UART_Abort_IT+0x96>
 800721a:	bf00      	nop
 800721c:	08007251 	.word	0x08007251
 8007220:	08007225 	.word	0x08007225

08007224 <UART_DMARxAbortCallback>:
{
 8007224:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007226:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->hdmarx->XferAbortCallback = NULL;
 8007228:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800722a:	2200      	movs	r2, #0
 800722c:	635a      	str	r2, [r3, #52]	; 0x34
  if(huart->hdmatx != NULL)
 800722e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8007230:	b113      	cbz	r3, 8007238 <UART_DMARxAbortCallback+0x14>
    if(huart->hdmatx->XferAbortCallback != NULL)
 8007232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007234:	b103      	cbz	r3, 8007238 <UART_DMARxAbortCallback+0x14>
 8007236:	bd08      	pop	{r3, pc}
  huart->TxXferCount = 0x00U;
 8007238:	2300      	movs	r3, #0
 800723a:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800723c:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800723e:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 8007240:	2320      	movs	r3, #32
 8007242:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007246:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 800724a:	f7ff ff85 	bl	8007158 <HAL_UART_AbortCpltCallback>
 800724e:	e7f2      	b.n	8007236 <UART_DMARxAbortCallback+0x12>

08007250 <UART_DMATxAbortCallback>:
{
 8007250:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007252:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->hdmatx->XferAbortCallback = NULL;
 8007254:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8007256:	2200      	movs	r2, #0
 8007258:	635a      	str	r2, [r3, #52]	; 0x34
  if(huart->hdmarx != NULL)
 800725a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800725c:	b113      	cbz	r3, 8007264 <UART_DMATxAbortCallback+0x14>
    if(huart->hdmarx->XferAbortCallback != NULL)
 800725e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007260:	b103      	cbz	r3, 8007264 <UART_DMATxAbortCallback+0x14>
 8007262:	bd08      	pop	{r3, pc}
  huart->TxXferCount = 0x00U;
 8007264:	2300      	movs	r3, #0
 8007266:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8007268:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800726a:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 800726c:	2320      	movs	r3, #32
 800726e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007272:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 8007276:	f7ff ff6f 	bl	8007158 <HAL_UART_AbortCpltCallback>
 800727a:	e7f2      	b.n	8007262 <UART_DMATxAbortCallback+0x12>

0800727c <HAL_UART_AbortTransmitCpltCallback>:
{
 800727c:	4770      	bx	lr

0800727e <HAL_UART_AbortTransmit_IT>:
{
 800727e:	b510      	push	{r4, lr}
 8007280:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007282:	6802      	ldr	r2, [r0, #0]
 8007284:	68d3      	ldr	r3, [r2, #12]
 8007286:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800728a:	60d3      	str	r3, [r2, #12]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800728c:	6803      	ldr	r3, [r0, #0]
 800728e:	695a      	ldr	r2, [r3, #20]
 8007290:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007294:	d019      	beq.n	80072ca <HAL_UART_AbortTransmit_IT+0x4c>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007296:	695a      	ldr	r2, [r3, #20]
 8007298:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800729c:	615a      	str	r2, [r3, #20]
    if(huart->hdmatx != NULL)
 800729e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80072a0:	b15b      	cbz	r3, 80072ba <HAL_UART_AbortTransmit_IT+0x3c>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 80072a2:	4a0e      	ldr	r2, [pc, #56]	; (80072dc <HAL_UART_AbortTransmit_IT+0x5e>)
 80072a4:	635a      	str	r2, [r3, #52]	; 0x34
      if(HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80072a6:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80072a8:	f7fa fb57 	bl	800195a <HAL_DMA_Abort_IT>
 80072ac:	b908      	cbnz	r0, 80072b2 <HAL_UART_AbortTransmit_IT+0x34>
}
 80072ae:	2000      	movs	r0, #0
 80072b0:	bd10      	pop	{r4, pc}
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 80072b2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80072b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80072b6:	4798      	blx	r3
 80072b8:	e7f9      	b.n	80072ae <HAL_UART_AbortTransmit_IT+0x30>
      huart->TxXferCount = 0x00U;
 80072ba:	2300      	movs	r3, #0
 80072bc:	84c3      	strh	r3, [r0, #38]	; 0x26
      huart->gState = HAL_UART_STATE_READY;
 80072be:	2320      	movs	r3, #32
 80072c0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
      HAL_UART_AbortTransmitCpltCallback(huart);
 80072c4:	f7ff ffda 	bl	800727c <HAL_UART_AbortTransmitCpltCallback>
 80072c8:	e7f1      	b.n	80072ae <HAL_UART_AbortTransmit_IT+0x30>
    huart->TxXferCount = 0x00U;
 80072ca:	2300      	movs	r3, #0
 80072cc:	84c3      	strh	r3, [r0, #38]	; 0x26
    huart->gState = HAL_UART_STATE_READY;
 80072ce:	2320      	movs	r3, #32
 80072d0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    HAL_UART_AbortTransmitCpltCallback(huart);
 80072d4:	f7ff ffd2 	bl	800727c <HAL_UART_AbortTransmitCpltCallback>
 80072d8:	e7e9      	b.n	80072ae <HAL_UART_AbortTransmit_IT+0x30>
 80072da:	bf00      	nop
 80072dc:	080072e1 	.word	0x080072e1

080072e0 <UART_DMATxOnlyAbortCallback>:
{
 80072e0:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80072e2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->TxXferCount = 0x00U;
 80072e4:	2300      	movs	r3, #0
 80072e6:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->gState = HAL_UART_STATE_READY;
 80072e8:	2320      	movs	r3, #32
 80072ea:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_AbortTransmitCpltCallback(huart);
 80072ee:	f7ff ffc5 	bl	800727c <HAL_UART_AbortTransmitCpltCallback>
 80072f2:	bd08      	pop	{r3, pc}

080072f4 <HAL_UART_AbortReceiveCpltCallback>:
{
 80072f4:	4770      	bx	lr

080072f6 <HAL_UART_AbortReceive_IT>:
{
 80072f6:	b510      	push	{r4, lr}
 80072f8:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072fa:	6802      	ldr	r2, [r0, #0]
 80072fc:	68d3      	ldr	r3, [r2, #12]
 80072fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007302:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007304:	6802      	ldr	r2, [r0, #0]
 8007306:	6953      	ldr	r3, [r2, #20]
 8007308:	f023 0301 	bic.w	r3, r3, #1
 800730c:	6153      	str	r3, [r2, #20]
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800730e:	6803      	ldr	r3, [r0, #0]
 8007310:	695a      	ldr	r2, [r3, #20]
 8007312:	f012 0f40 	tst.w	r2, #64	; 0x40
 8007316:	d019      	beq.n	800734c <HAL_UART_AbortReceive_IT+0x56>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007318:	695a      	ldr	r2, [r3, #20]
 800731a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800731e:	615a      	str	r2, [r3, #20]
    if(huart->hdmarx != NULL)
 8007320:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007322:	b15b      	cbz	r3, 800733c <HAL_UART_AbortReceive_IT+0x46>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8007324:	4a0d      	ldr	r2, [pc, #52]	; (800735c <HAL_UART_AbortReceive_IT+0x66>)
 8007326:	635a      	str	r2, [r3, #52]	; 0x34
      if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007328:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800732a:	f7fa fb16 	bl	800195a <HAL_DMA_Abort_IT>
 800732e:	b908      	cbnz	r0, 8007334 <HAL_UART_AbortReceive_IT+0x3e>
}
 8007330:	2000      	movs	r0, #0
 8007332:	bd10      	pop	{r4, pc}
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007334:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8007336:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007338:	4798      	blx	r3
 800733a:	e7f9      	b.n	8007330 <HAL_UART_AbortReceive_IT+0x3a>
      huart->RxXferCount = 0x00U;
 800733c:	2300      	movs	r3, #0
 800733e:	85c3      	strh	r3, [r0, #46]	; 0x2e
      huart->RxState = HAL_UART_STATE_READY;
 8007340:	2320      	movs	r3, #32
 8007342:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_AbortReceiveCpltCallback(huart);
 8007346:	f7ff ffd5 	bl	80072f4 <HAL_UART_AbortReceiveCpltCallback>
 800734a:	e7f1      	b.n	8007330 <HAL_UART_AbortReceive_IT+0x3a>
    huart->RxXferCount = 0x00U;
 800734c:	2300      	movs	r3, #0
 800734e:	85c3      	strh	r3, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 8007350:	2320      	movs	r3, #32
 8007352:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    HAL_UART_AbortReceiveCpltCallback(huart);
 8007356:	f7ff ffcd 	bl	80072f4 <HAL_UART_AbortReceiveCpltCallback>
 800735a:	e7e9      	b.n	8007330 <HAL_UART_AbortReceive_IT+0x3a>
 800735c:	08007361 	.word	0x08007361

08007360 <UART_DMARxOnlyAbortCallback>:
{
 8007360:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007362:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8007364:	2300      	movs	r3, #0
 8007366:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 8007368:	2320      	movs	r3, #32
 800736a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortReceiveCpltCallback(huart);
 800736e:	f7ff ffc1 	bl	80072f4 <HAL_UART_AbortReceiveCpltCallback>
 8007372:	bd08      	pop	{r3, pc}

08007374 <HAL_LIN_SendBreak>:
  __HAL_LOCK(huart);
 8007374:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8007378:	2b01      	cmp	r3, #1
 800737a:	d012      	beq.n	80073a2 <HAL_LIN_SendBreak+0x2e>
 800737c:	2301      	movs	r3, #1
 800737e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  huart->gState = HAL_UART_STATE_BUSY;
 8007382:	2324      	movs	r3, #36	; 0x24
 8007384:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 8007388:	6802      	ldr	r2, [r0, #0]
 800738a:	68d3      	ldr	r3, [r2, #12]
 800738c:	f043 0301 	orr.w	r3, r3, #1
 8007390:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8007392:	2320      	movs	r3, #32
 8007394:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 8007398:	2300      	movs	r3, #0
 800739a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 800739e:	4618      	mov	r0, r3
 80073a0:	4770      	bx	lr
  __HAL_LOCK(huart);
 80073a2:	2002      	movs	r0, #2
}
 80073a4:	4770      	bx	lr

080073a6 <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_LOCK(huart);
 80073a6:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d012      	beq.n	80073d4 <HAL_MultiProcessor_EnterMuteMode+0x2e>
 80073ae:	2301      	movs	r3, #1
 80073b0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  huart->gState = HAL_UART_STATE_BUSY;
 80073b4:	2324      	movs	r3, #36	; 0x24
 80073b6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 80073ba:	6802      	ldr	r2, [r0, #0]
 80073bc:	68d3      	ldr	r3, [r2, #12]
 80073be:	f043 0302 	orr.w	r3, r3, #2
 80073c2:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 80073c4:	2320      	movs	r3, #32
 80073c6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 80073ca:	2300      	movs	r3, #0
 80073cc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 80073d0:	4618      	mov	r0, r3
 80073d2:	4770      	bx	lr
  __HAL_LOCK(huart);
 80073d4:	2002      	movs	r0, #2
}
 80073d6:	4770      	bx	lr

080073d8 <HAL_MultiProcessor_ExitMuteMode>:
  __HAL_LOCK(huart);
 80073d8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d012      	beq.n	8007406 <HAL_MultiProcessor_ExitMuteMode+0x2e>
 80073e0:	2301      	movs	r3, #1
 80073e2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  huart->gState = HAL_UART_STATE_BUSY;
 80073e6:	2324      	movs	r3, #36	; 0x24
 80073e8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 80073ec:	6802      	ldr	r2, [r0, #0]
 80073ee:	68d3      	ldr	r3, [r2, #12]
 80073f0:	f023 0302 	bic.w	r3, r3, #2
 80073f4:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 80073f6:	2320      	movs	r3, #32
 80073f8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 80073fc:	2300      	movs	r3, #0
 80073fe:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 8007402:	4618      	mov	r0, r3
 8007404:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007406:	2002      	movs	r0, #2
}
 8007408:	4770      	bx	lr

0800740a <HAL_HalfDuplex_EnableTransmitter>:
  __HAL_LOCK(huart);
 800740a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800740e:	2b01      	cmp	r3, #1
 8007410:	d014      	beq.n	800743c <HAL_HalfDuplex_EnableTransmitter+0x32>
 8007412:	2301      	movs	r3, #1
 8007414:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  huart->gState = HAL_UART_STATE_BUSY;
 8007418:	2324      	movs	r3, #36	; 0x24
 800741a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpreg = huart->Instance->CR1;
 800741e:	6802      	ldr	r2, [r0, #0]
 8007420:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8007422:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_TE;
 8007426:	f043 0308 	orr.w	r3, r3, #8
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800742a:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800742c:	2320      	movs	r3, #32
 800742e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 8007432:	2300      	movs	r3, #0
 8007434:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 8007438:	4618      	mov	r0, r3
 800743a:	4770      	bx	lr
  __HAL_LOCK(huart);
 800743c:	2002      	movs	r0, #2
}
 800743e:	4770      	bx	lr

08007440 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 8007440:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8007444:	2b01      	cmp	r3, #1
 8007446:	d014      	beq.n	8007472 <HAL_HalfDuplex_EnableReceiver+0x32>
 8007448:	2301      	movs	r3, #1
 800744a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  huart->gState = HAL_UART_STATE_BUSY;
 800744e:	2324      	movs	r3, #36	; 0x24
 8007450:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpreg = huart->Instance->CR1;
 8007454:	6802      	ldr	r2, [r0, #0]
 8007456:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8007458:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 800745c:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8007460:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8007462:	2320      	movs	r3, #32
 8007464:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 8007468:	2300      	movs	r3, #0
 800746a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK; 
 800746e:	4618      	mov	r0, r3
 8007470:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007472:	2002      	movs	r0, #2
}
 8007474:	4770      	bx	lr

08007476 <HAL_UART_GetState>:
  temp1 = huart->gState;
 8007476:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
  temp2 = huart->RxState;
 800747a:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
}
 800747e:	4318      	orrs	r0, r3
 8007480:	4770      	bx	lr

08007482 <HAL_UART_GetError>:
  return huart->ErrorCode;
 8007482:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 8007484:	4770      	bx	lr
 8007486:	bf00      	nop

08007488 <_ZN3ros22normalizeSecNSecSignedERlS0_>:
#include "ros/duration.h"

namespace ros
{
void normalizeSecNSecSigned(int32_t &sec, int32_t &nsec)
{
 8007488:	b410      	push	{r4}
  int32_t nsec_part = nsec;
 800748a:	680b      	ldr	r3, [r1, #0]
  int32_t sec_part = sec;
 800748c:	6802      	ldr	r2, [r0, #0]

  while (nsec_part > 1000000000L)
 800748e:	4c0c      	ldr	r4, [pc, #48]	; (80074c0 <_ZN3ros22normalizeSecNSecSignedERlS0_+0x38>)
 8007490:	42a3      	cmp	r3, r4
 8007492:	dd07      	ble.n	80074a4 <_ZN3ros22normalizeSecNSecSignedERlS0_+0x1c>
  {
    nsec_part -= 1000000000L;
 8007494:	f103 4344 	add.w	r3, r3, #3288334336	; 0xc4000000
 8007498:	f503 03ca 	add.w	r3, r3, #6619136	; 0x650000
 800749c:	f503 5358 	add.w	r3, r3, #13824	; 0x3600
    ++sec_part;
 80074a0:	3201      	adds	r2, #1
  while (nsec_part > 1000000000L)
 80074a2:	e7f4      	b.n	800748e <_ZN3ros22normalizeSecNSecSignedERlS0_+0x6>
  }
  while (nsec_part < 0)
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	da07      	bge.n	80074b8 <_ZN3ros22normalizeSecNSecSignedERlS0_+0x30>
  {
    nsec_part += 1000000000L;
 80074a8:	f103 536e 	add.w	r3, r3, #998244352	; 0x3b800000
 80074ac:	f503 13d6 	add.w	r3, r3, #1753088	; 0x1ac000
 80074b0:	f503 6320 	add.w	r3, r3, #2560	; 0xa00
    --sec_part;
 80074b4:	3a01      	subs	r2, #1
  while (nsec_part < 0)
 80074b6:	e7f5      	b.n	80074a4 <_ZN3ros22normalizeSecNSecSignedERlS0_+0x1c>
  }
  sec = sec_part;
 80074b8:	6002      	str	r2, [r0, #0]
  nsec = nsec_part;
 80074ba:	600b      	str	r3, [r1, #0]
}
 80074bc:	bc10      	pop	{r4}
 80074be:	4770      	bx	lr
 80074c0:	3b9aca00 	.word	0x3b9aca00

080074c4 <_ZN3ros8DurationpLERKS0_>:

Duration& Duration::operator+=(const Duration &rhs)
{
 80074c4:	b510      	push	{r4, lr}
 80074c6:	4604      	mov	r4, r0
  sec += rhs.sec;
 80074c8:	6803      	ldr	r3, [r0, #0]
 80074ca:	680a      	ldr	r2, [r1, #0]
 80074cc:	4413      	add	r3, r2
 80074ce:	6003      	str	r3, [r0, #0]
  nsec += rhs.nsec;
 80074d0:	6843      	ldr	r3, [r0, #4]
 80074d2:	684a      	ldr	r2, [r1, #4]
 80074d4:	4413      	add	r3, r2
 80074d6:	4601      	mov	r1, r0
 80074d8:	f841 3f04 	str.w	r3, [r1, #4]!
  normalizeSecNSecSigned(sec, nsec);
 80074dc:	f7ff ffd4 	bl	8007488 <_ZN3ros22normalizeSecNSecSignedERlS0_>
  return *this;
}
 80074e0:	4620      	mov	r0, r4
 80074e2:	bd10      	pop	{r4, pc}

080074e4 <_ZN3ros8DurationmIERKS0_>:

Duration& Duration::operator-=(const Duration &rhs)
{
 80074e4:	b510      	push	{r4, lr}
 80074e6:	4604      	mov	r4, r0
  sec += -rhs.sec;
 80074e8:	6803      	ldr	r3, [r0, #0]
 80074ea:	680a      	ldr	r2, [r1, #0]
 80074ec:	1a9b      	subs	r3, r3, r2
 80074ee:	6003      	str	r3, [r0, #0]
  nsec += -rhs.nsec;
 80074f0:	6843      	ldr	r3, [r0, #4]
 80074f2:	684a      	ldr	r2, [r1, #4]
 80074f4:	1a9b      	subs	r3, r3, r2
 80074f6:	4601      	mov	r1, r0
 80074f8:	f841 3f04 	str.w	r3, [r1, #4]!
  normalizeSecNSecSigned(sec, nsec);
 80074fc:	f7ff ffc4 	bl	8007488 <_ZN3ros22normalizeSecNSecSignedERlS0_>
  return *this;
}
 8007500:	4620      	mov	r0, r4
 8007502:	bd10      	pop	{r4, pc}

08007504 <_ZN3ros8DurationmLEd>:

Duration& Duration::operator*=(double scale)
{
 8007504:	b5d0      	push	{r4, r6, r7, lr}
 8007506:	4604      	mov	r4, r0
 8007508:	4616      	mov	r6, r2
 800750a:	461f      	mov	r7, r3
  sec *= scale;
 800750c:	6800      	ldr	r0, [r0, #0]
 800750e:	f000 f9d5 	bl	80078bc <__aeabi_i2d>
 8007512:	4632      	mov	r2, r6
 8007514:	463b      	mov	r3, r7
 8007516:	f000 fa37 	bl	8007988 <__aeabi_dmul>
 800751a:	f000 fce5 	bl	8007ee8 <__aeabi_d2iz>
 800751e:	6020      	str	r0, [r4, #0]
  nsec *= scale;
 8007520:	6860      	ldr	r0, [r4, #4]
 8007522:	f000 f9cb 	bl	80078bc <__aeabi_i2d>
 8007526:	4632      	mov	r2, r6
 8007528:	463b      	mov	r3, r7
 800752a:	f000 fa2d 	bl	8007988 <__aeabi_dmul>
 800752e:	f000 fcdb 	bl	8007ee8 <__aeabi_d2iz>
 8007532:	4621      	mov	r1, r4
 8007534:	f841 0f04 	str.w	r0, [r1, #4]!
  normalizeSecNSecSigned(sec, nsec);
 8007538:	4620      	mov	r0, r4
 800753a:	f7ff ffa5 	bl	8007488 <_ZN3ros22normalizeSecNSecSignedERlS0_>
  return *this;
}
 800753e:	4620      	mov	r0, r4
 8007540:	bdd0      	pop	{r4, r6, r7, pc}
 8007542:	bf00      	nop

08007544 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8007544:	b430      	push	{r4, r5}
  uint32_t nsec_part = nsec % 1000000000UL;
 8007546:	680c      	ldr	r4, [r1, #0]
 8007548:	0a63      	lsrs	r3, r4, #9
 800754a:	4a07      	ldr	r2, [pc, #28]	; (8007568 <_ZN3ros16normalizeSecNSecERmS0_+0x24>)
 800754c:	fba2 2303 	umull	r2, r3, r2, r3
 8007550:	09da      	lsrs	r2, r3, #7
 8007552:	4d06      	ldr	r5, [pc, #24]	; (800756c <_ZN3ros16normalizeSecNSecERmS0_+0x28>)
 8007554:	fb05 4212 	mls	r2, r5, r2, r4
  uint32_t sec_part = nsec / 1000000000UL;
  sec += sec_part;
 8007558:	6804      	ldr	r4, [r0, #0]
 800755a:	eb04 13d3 	add.w	r3, r4, r3, lsr #7
 800755e:	6003      	str	r3, [r0, #0]
  nsec = nsec_part;
 8007560:	600a      	str	r2, [r1, #0]
}
 8007562:	bc30      	pop	{r4, r5}
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	00044b83 	.word	0x00044b83
 800756c:	3b9aca00 	.word	0x3b9aca00

08007570 <_ZN3ros4Time8fromNSecEl>:

Time& Time::fromNSec(int32_t t)
{
 8007570:	b510      	push	{r4, lr}
 8007572:	4604      	mov	r4, r0
  sec = t / 1000000000;
 8007574:	4a08      	ldr	r2, [pc, #32]	; (8007598 <_ZN3ros4Time8fromNSecEl+0x28>)
 8007576:	fb82 3201 	smull	r3, r2, r2, r1
 800757a:	17cb      	asrs	r3, r1, #31
 800757c:	ebc3 7322 	rsb	r3, r3, r2, asr #28
 8007580:	6003      	str	r3, [r0, #0]
  nsec = t % 1000000000;
 8007582:	4a06      	ldr	r2, [pc, #24]	; (800759c <_ZN3ros4Time8fromNSecEl+0x2c>)
 8007584:	fb02 1213 	mls	r2, r2, r3, r1
 8007588:	4601      	mov	r1, r0
 800758a:	f841 2f04 	str.w	r2, [r1, #4]!
  normalizeSecNSec(sec, nsec);
 800758e:	f7ff ffd9 	bl	8007544 <_ZN3ros16normalizeSecNSecERmS0_>
  return *this;
}
 8007592:	4620      	mov	r0, r4
 8007594:	bd10      	pop	{r4, pc}
 8007596:	bf00      	nop
 8007598:	44b82fa1 	.word	0x44b82fa1
 800759c:	3b9aca00 	.word	0x3b9aca00

080075a0 <_ZN3ros4TimepLERKNS_8DurationE>:

Time& Time::operator +=(const Duration &rhs)
{
 80075a0:	b510      	push	{r4, lr}
 80075a2:	4604      	mov	r4, r0
  sec += rhs.sec;
 80075a4:	6803      	ldr	r3, [r0, #0]
 80075a6:	680a      	ldr	r2, [r1, #0]
 80075a8:	4413      	add	r3, r2
 80075aa:	6003      	str	r3, [r0, #0]
  nsec += rhs.nsec;
 80075ac:	6843      	ldr	r3, [r0, #4]
 80075ae:	684a      	ldr	r2, [r1, #4]
 80075b0:	4413      	add	r3, r2
 80075b2:	4601      	mov	r1, r0
 80075b4:	f841 3f04 	str.w	r3, [r1, #4]!
  normalizeSecNSec(sec, nsec);
 80075b8:	f7ff ffc4 	bl	8007544 <_ZN3ros16normalizeSecNSecERmS0_>
  return *this;
}
 80075bc:	4620      	mov	r0, r4
 80075be:	bd10      	pop	{r4, pc}

080075c0 <_ZN3ros4TimemIERKNS_8DurationE>:

Time& Time::operator -=(const Duration &rhs)
{
 80075c0:	b510      	push	{r4, lr}
 80075c2:	4604      	mov	r4, r0
  sec += -rhs.sec;
 80075c4:	6803      	ldr	r3, [r0, #0]
 80075c6:	680a      	ldr	r2, [r1, #0]
 80075c8:	1a9b      	subs	r3, r3, r2
 80075ca:	6003      	str	r3, [r0, #0]
  nsec += -rhs.nsec;
 80075cc:	6843      	ldr	r3, [r0, #4]
 80075ce:	684a      	ldr	r2, [r1, #4]
 80075d0:	1a9b      	subs	r3, r3, r2
 80075d2:	4601      	mov	r1, r0
 80075d4:	f841 3f04 	str.w	r3, [r1, #4]!
  normalizeSecNSec(sec, nsec);
 80075d8:	f7ff ffb4 	bl	8007544 <_ZN3ros16normalizeSecNSecERmS0_>
  return *this;
}
 80075dc:	4620      	mov	r0, r4
 80075de:	bd10      	pop	{r4, pc}
 80075e0:	0800bcf4 	.word	0x0800bcf4
 80075e4:	20000000 	.word	0x20000000
 80075e8:	20000518 	.word	0x20000518
 80075ec:	20000518 	.word	0x20000518
 80075f0:	20001bc8 	.word	0x20001bc8

080075f4 <strcmp>:
 80075f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075fc:	2a01      	cmp	r2, #1
 80075fe:	bf28      	it	cs
 8007600:	429a      	cmpcs	r2, r3
 8007602:	d0f7      	beq.n	80075f4 <strcmp>
 8007604:	1ad0      	subs	r0, r2, r3
 8007606:	4770      	bx	lr

08007608 <strlen>:
 8007608:	4603      	mov	r3, r0
 800760a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800760e:	2a00      	cmp	r2, #0
 8007610:	d1fb      	bne.n	800760a <strlen+0x2>
 8007612:	1a18      	subs	r0, r3, r0
 8007614:	3801      	subs	r0, #1
 8007616:	4770      	bx	lr

08007618 <__aeabi_drsub>:
 8007618:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800761c:	e002      	b.n	8007624 <__adddf3>
 800761e:	bf00      	nop

08007620 <__aeabi_dsub>:
 8007620:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08007624 <__adddf3>:
 8007624:	b530      	push	{r4, r5, lr}
 8007626:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800762a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800762e:	ea94 0f05 	teq	r4, r5
 8007632:	bf08      	it	eq
 8007634:	ea90 0f02 	teqeq	r0, r2
 8007638:	bf1f      	itttt	ne
 800763a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800763e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8007642:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8007646:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800764a:	f000 80e2 	beq.w	8007812 <__adddf3+0x1ee>
 800764e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8007652:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8007656:	bfb8      	it	lt
 8007658:	426d      	neglt	r5, r5
 800765a:	dd0c      	ble.n	8007676 <__adddf3+0x52>
 800765c:	442c      	add	r4, r5
 800765e:	ea80 0202 	eor.w	r2, r0, r2
 8007662:	ea81 0303 	eor.w	r3, r1, r3
 8007666:	ea82 0000 	eor.w	r0, r2, r0
 800766a:	ea83 0101 	eor.w	r1, r3, r1
 800766e:	ea80 0202 	eor.w	r2, r0, r2
 8007672:	ea81 0303 	eor.w	r3, r1, r3
 8007676:	2d36      	cmp	r5, #54	; 0x36
 8007678:	bf88      	it	hi
 800767a:	bd30      	pophi	{r4, r5, pc}
 800767c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007680:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007684:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8007688:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800768c:	d002      	beq.n	8007694 <__adddf3+0x70>
 800768e:	4240      	negs	r0, r0
 8007690:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007694:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8007698:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800769c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80076a0:	d002      	beq.n	80076a8 <__adddf3+0x84>
 80076a2:	4252      	negs	r2, r2
 80076a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80076a8:	ea94 0f05 	teq	r4, r5
 80076ac:	f000 80a7 	beq.w	80077fe <__adddf3+0x1da>
 80076b0:	f1a4 0401 	sub.w	r4, r4, #1
 80076b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80076b8:	db0d      	blt.n	80076d6 <__adddf3+0xb2>
 80076ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80076be:	fa22 f205 	lsr.w	r2, r2, r5
 80076c2:	1880      	adds	r0, r0, r2
 80076c4:	f141 0100 	adc.w	r1, r1, #0
 80076c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80076cc:	1880      	adds	r0, r0, r2
 80076ce:	fa43 f305 	asr.w	r3, r3, r5
 80076d2:	4159      	adcs	r1, r3
 80076d4:	e00e      	b.n	80076f4 <__adddf3+0xd0>
 80076d6:	f1a5 0520 	sub.w	r5, r5, #32
 80076da:	f10e 0e20 	add.w	lr, lr, #32
 80076de:	2a01      	cmp	r2, #1
 80076e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80076e4:	bf28      	it	cs
 80076e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80076ea:	fa43 f305 	asr.w	r3, r3, r5
 80076ee:	18c0      	adds	r0, r0, r3
 80076f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80076f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80076f8:	d507      	bpl.n	800770a <__adddf3+0xe6>
 80076fa:	f04f 0e00 	mov.w	lr, #0
 80076fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8007702:	eb7e 0000 	sbcs.w	r0, lr, r0
 8007706:	eb6e 0101 	sbc.w	r1, lr, r1
 800770a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800770e:	d31b      	bcc.n	8007748 <__adddf3+0x124>
 8007710:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8007714:	d30c      	bcc.n	8007730 <__adddf3+0x10c>
 8007716:	0849      	lsrs	r1, r1, #1
 8007718:	ea5f 0030 	movs.w	r0, r0, rrx
 800771c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8007720:	f104 0401 	add.w	r4, r4, #1
 8007724:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8007728:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800772c:	f080 809a 	bcs.w	8007864 <__adddf3+0x240>
 8007730:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8007734:	bf08      	it	eq
 8007736:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800773a:	f150 0000 	adcs.w	r0, r0, #0
 800773e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007742:	ea41 0105 	orr.w	r1, r1, r5
 8007746:	bd30      	pop	{r4, r5, pc}
 8007748:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800774c:	4140      	adcs	r0, r0
 800774e:	eb41 0101 	adc.w	r1, r1, r1
 8007752:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007756:	f1a4 0401 	sub.w	r4, r4, #1
 800775a:	d1e9      	bne.n	8007730 <__adddf3+0x10c>
 800775c:	f091 0f00 	teq	r1, #0
 8007760:	bf04      	itt	eq
 8007762:	4601      	moveq	r1, r0
 8007764:	2000      	moveq	r0, #0
 8007766:	fab1 f381 	clz	r3, r1
 800776a:	bf08      	it	eq
 800776c:	3320      	addeq	r3, #32
 800776e:	f1a3 030b 	sub.w	r3, r3, #11
 8007772:	f1b3 0220 	subs.w	r2, r3, #32
 8007776:	da0c      	bge.n	8007792 <__adddf3+0x16e>
 8007778:	320c      	adds	r2, #12
 800777a:	dd08      	ble.n	800778e <__adddf3+0x16a>
 800777c:	f102 0c14 	add.w	ip, r2, #20
 8007780:	f1c2 020c 	rsb	r2, r2, #12
 8007784:	fa01 f00c 	lsl.w	r0, r1, ip
 8007788:	fa21 f102 	lsr.w	r1, r1, r2
 800778c:	e00c      	b.n	80077a8 <__adddf3+0x184>
 800778e:	f102 0214 	add.w	r2, r2, #20
 8007792:	bfd8      	it	le
 8007794:	f1c2 0c20 	rsble	ip, r2, #32
 8007798:	fa01 f102 	lsl.w	r1, r1, r2
 800779c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80077a0:	bfdc      	itt	le
 80077a2:	ea41 010c 	orrle.w	r1, r1, ip
 80077a6:	4090      	lslle	r0, r2
 80077a8:	1ae4      	subs	r4, r4, r3
 80077aa:	bfa2      	ittt	ge
 80077ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80077b0:	4329      	orrge	r1, r5
 80077b2:	bd30      	popge	{r4, r5, pc}
 80077b4:	ea6f 0404 	mvn.w	r4, r4
 80077b8:	3c1f      	subs	r4, #31
 80077ba:	da1c      	bge.n	80077f6 <__adddf3+0x1d2>
 80077bc:	340c      	adds	r4, #12
 80077be:	dc0e      	bgt.n	80077de <__adddf3+0x1ba>
 80077c0:	f104 0414 	add.w	r4, r4, #20
 80077c4:	f1c4 0220 	rsb	r2, r4, #32
 80077c8:	fa20 f004 	lsr.w	r0, r0, r4
 80077cc:	fa01 f302 	lsl.w	r3, r1, r2
 80077d0:	ea40 0003 	orr.w	r0, r0, r3
 80077d4:	fa21 f304 	lsr.w	r3, r1, r4
 80077d8:	ea45 0103 	orr.w	r1, r5, r3
 80077dc:	bd30      	pop	{r4, r5, pc}
 80077de:	f1c4 040c 	rsb	r4, r4, #12
 80077e2:	f1c4 0220 	rsb	r2, r4, #32
 80077e6:	fa20 f002 	lsr.w	r0, r0, r2
 80077ea:	fa01 f304 	lsl.w	r3, r1, r4
 80077ee:	ea40 0003 	orr.w	r0, r0, r3
 80077f2:	4629      	mov	r1, r5
 80077f4:	bd30      	pop	{r4, r5, pc}
 80077f6:	fa21 f004 	lsr.w	r0, r1, r4
 80077fa:	4629      	mov	r1, r5
 80077fc:	bd30      	pop	{r4, r5, pc}
 80077fe:	f094 0f00 	teq	r4, #0
 8007802:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8007806:	bf06      	itte	eq
 8007808:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800780c:	3401      	addeq	r4, #1
 800780e:	3d01      	subne	r5, #1
 8007810:	e74e      	b.n	80076b0 <__adddf3+0x8c>
 8007812:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8007816:	bf18      	it	ne
 8007818:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800781c:	d029      	beq.n	8007872 <__adddf3+0x24e>
 800781e:	ea94 0f05 	teq	r4, r5
 8007822:	bf08      	it	eq
 8007824:	ea90 0f02 	teqeq	r0, r2
 8007828:	d005      	beq.n	8007836 <__adddf3+0x212>
 800782a:	ea54 0c00 	orrs.w	ip, r4, r0
 800782e:	bf04      	itt	eq
 8007830:	4619      	moveq	r1, r3
 8007832:	4610      	moveq	r0, r2
 8007834:	bd30      	pop	{r4, r5, pc}
 8007836:	ea91 0f03 	teq	r1, r3
 800783a:	bf1e      	ittt	ne
 800783c:	2100      	movne	r1, #0
 800783e:	2000      	movne	r0, #0
 8007840:	bd30      	popne	{r4, r5, pc}
 8007842:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8007846:	d105      	bne.n	8007854 <__adddf3+0x230>
 8007848:	0040      	lsls	r0, r0, #1
 800784a:	4149      	adcs	r1, r1
 800784c:	bf28      	it	cs
 800784e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8007852:	bd30      	pop	{r4, r5, pc}
 8007854:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8007858:	bf3c      	itt	cc
 800785a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800785e:	bd30      	popcc	{r4, r5, pc}
 8007860:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007864:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8007868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800786c:	f04f 0000 	mov.w	r0, #0
 8007870:	bd30      	pop	{r4, r5, pc}
 8007872:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8007876:	bf1a      	itte	ne
 8007878:	4619      	movne	r1, r3
 800787a:	4610      	movne	r0, r2
 800787c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8007880:	bf1c      	itt	ne
 8007882:	460b      	movne	r3, r1
 8007884:	4602      	movne	r2, r0
 8007886:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800788a:	bf06      	itte	eq
 800788c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8007890:	ea91 0f03 	teqeq	r1, r3
 8007894:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8007898:	bd30      	pop	{r4, r5, pc}
 800789a:	bf00      	nop

0800789c <__aeabi_ui2d>:
 800789c:	f090 0f00 	teq	r0, #0
 80078a0:	bf04      	itt	eq
 80078a2:	2100      	moveq	r1, #0
 80078a4:	4770      	bxeq	lr
 80078a6:	b530      	push	{r4, r5, lr}
 80078a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80078ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80078b0:	f04f 0500 	mov.w	r5, #0
 80078b4:	f04f 0100 	mov.w	r1, #0
 80078b8:	e750      	b.n	800775c <__adddf3+0x138>
 80078ba:	bf00      	nop

080078bc <__aeabi_i2d>:
 80078bc:	f090 0f00 	teq	r0, #0
 80078c0:	bf04      	itt	eq
 80078c2:	2100      	moveq	r1, #0
 80078c4:	4770      	bxeq	lr
 80078c6:	b530      	push	{r4, r5, lr}
 80078c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80078cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80078d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80078d4:	bf48      	it	mi
 80078d6:	4240      	negmi	r0, r0
 80078d8:	f04f 0100 	mov.w	r1, #0
 80078dc:	e73e      	b.n	800775c <__adddf3+0x138>
 80078de:	bf00      	nop

080078e0 <__aeabi_f2d>:
 80078e0:	0042      	lsls	r2, r0, #1
 80078e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80078e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80078ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80078ee:	bf1f      	itttt	ne
 80078f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80078f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80078f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80078fc:	4770      	bxne	lr
 80078fe:	f092 0f00 	teq	r2, #0
 8007902:	bf14      	ite	ne
 8007904:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007908:	4770      	bxeq	lr
 800790a:	b530      	push	{r4, r5, lr}
 800790c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8007910:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007914:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007918:	e720      	b.n	800775c <__adddf3+0x138>
 800791a:	bf00      	nop

0800791c <__aeabi_ul2d>:
 800791c:	ea50 0201 	orrs.w	r2, r0, r1
 8007920:	bf08      	it	eq
 8007922:	4770      	bxeq	lr
 8007924:	b530      	push	{r4, r5, lr}
 8007926:	f04f 0500 	mov.w	r5, #0
 800792a:	e00a      	b.n	8007942 <__aeabi_l2d+0x16>

0800792c <__aeabi_l2d>:
 800792c:	ea50 0201 	orrs.w	r2, r0, r1
 8007930:	bf08      	it	eq
 8007932:	4770      	bxeq	lr
 8007934:	b530      	push	{r4, r5, lr}
 8007936:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800793a:	d502      	bpl.n	8007942 <__aeabi_l2d+0x16>
 800793c:	4240      	negs	r0, r0
 800793e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007942:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007946:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800794a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800794e:	f43f aedc 	beq.w	800770a <__adddf3+0xe6>
 8007952:	f04f 0203 	mov.w	r2, #3
 8007956:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800795a:	bf18      	it	ne
 800795c:	3203      	addne	r2, #3
 800795e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007962:	bf18      	it	ne
 8007964:	3203      	addne	r2, #3
 8007966:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800796a:	f1c2 0320 	rsb	r3, r2, #32
 800796e:	fa00 fc03 	lsl.w	ip, r0, r3
 8007972:	fa20 f002 	lsr.w	r0, r0, r2
 8007976:	fa01 fe03 	lsl.w	lr, r1, r3
 800797a:	ea40 000e 	orr.w	r0, r0, lr
 800797e:	fa21 f102 	lsr.w	r1, r1, r2
 8007982:	4414      	add	r4, r2
 8007984:	e6c1      	b.n	800770a <__adddf3+0xe6>
 8007986:	bf00      	nop

08007988 <__aeabi_dmul>:
 8007988:	b570      	push	{r4, r5, r6, lr}
 800798a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800798e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8007992:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8007996:	bf1d      	ittte	ne
 8007998:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800799c:	ea94 0f0c 	teqne	r4, ip
 80079a0:	ea95 0f0c 	teqne	r5, ip
 80079a4:	f000 f8de 	bleq	8007b64 <__aeabi_dmul+0x1dc>
 80079a8:	442c      	add	r4, r5
 80079aa:	ea81 0603 	eor.w	r6, r1, r3
 80079ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80079b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80079b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80079ba:	bf18      	it	ne
 80079bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80079c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80079c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079c8:	d038      	beq.n	8007a3c <__aeabi_dmul+0xb4>
 80079ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80079ce:	f04f 0500 	mov.w	r5, #0
 80079d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80079d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80079da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80079de:	f04f 0600 	mov.w	r6, #0
 80079e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80079e6:	f09c 0f00 	teq	ip, #0
 80079ea:	bf18      	it	ne
 80079ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80079f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80079f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80079f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80079fc:	d204      	bcs.n	8007a08 <__aeabi_dmul+0x80>
 80079fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8007a02:	416d      	adcs	r5, r5
 8007a04:	eb46 0606 	adc.w	r6, r6, r6
 8007a08:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8007a0c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8007a10:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8007a14:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8007a18:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8007a1c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007a20:	bf88      	it	hi
 8007a22:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8007a26:	d81e      	bhi.n	8007a66 <__aeabi_dmul+0xde>
 8007a28:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8007a2c:	bf08      	it	eq
 8007a2e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8007a32:	f150 0000 	adcs.w	r0, r0, #0
 8007a36:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007a3a:	bd70      	pop	{r4, r5, r6, pc}
 8007a3c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8007a40:	ea46 0101 	orr.w	r1, r6, r1
 8007a44:	ea40 0002 	orr.w	r0, r0, r2
 8007a48:	ea81 0103 	eor.w	r1, r1, r3
 8007a4c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8007a50:	bfc2      	ittt	gt
 8007a52:	ebd4 050c 	rsbsgt	r5, r4, ip
 8007a56:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8007a5a:	bd70      	popgt	{r4, r5, r6, pc}
 8007a5c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007a60:	f04f 0e00 	mov.w	lr, #0
 8007a64:	3c01      	subs	r4, #1
 8007a66:	f300 80ab 	bgt.w	8007bc0 <__aeabi_dmul+0x238>
 8007a6a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8007a6e:	bfde      	ittt	le
 8007a70:	2000      	movle	r0, #0
 8007a72:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8007a76:	bd70      	pople	{r4, r5, r6, pc}
 8007a78:	f1c4 0400 	rsb	r4, r4, #0
 8007a7c:	3c20      	subs	r4, #32
 8007a7e:	da35      	bge.n	8007aec <__aeabi_dmul+0x164>
 8007a80:	340c      	adds	r4, #12
 8007a82:	dc1b      	bgt.n	8007abc <__aeabi_dmul+0x134>
 8007a84:	f104 0414 	add.w	r4, r4, #20
 8007a88:	f1c4 0520 	rsb	r5, r4, #32
 8007a8c:	fa00 f305 	lsl.w	r3, r0, r5
 8007a90:	fa20 f004 	lsr.w	r0, r0, r4
 8007a94:	fa01 f205 	lsl.w	r2, r1, r5
 8007a98:	ea40 0002 	orr.w	r0, r0, r2
 8007a9c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8007aa0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007aa4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007aa8:	fa21 f604 	lsr.w	r6, r1, r4
 8007aac:	eb42 0106 	adc.w	r1, r2, r6
 8007ab0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007ab4:	bf08      	it	eq
 8007ab6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007aba:	bd70      	pop	{r4, r5, r6, pc}
 8007abc:	f1c4 040c 	rsb	r4, r4, #12
 8007ac0:	f1c4 0520 	rsb	r5, r4, #32
 8007ac4:	fa00 f304 	lsl.w	r3, r0, r4
 8007ac8:	fa20 f005 	lsr.w	r0, r0, r5
 8007acc:	fa01 f204 	lsl.w	r2, r1, r4
 8007ad0:	ea40 0002 	orr.w	r0, r0, r2
 8007ad4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007ad8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007adc:	f141 0100 	adc.w	r1, r1, #0
 8007ae0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007ae4:	bf08      	it	eq
 8007ae6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007aea:	bd70      	pop	{r4, r5, r6, pc}
 8007aec:	f1c4 0520 	rsb	r5, r4, #32
 8007af0:	fa00 f205 	lsl.w	r2, r0, r5
 8007af4:	ea4e 0e02 	orr.w	lr, lr, r2
 8007af8:	fa20 f304 	lsr.w	r3, r0, r4
 8007afc:	fa01 f205 	lsl.w	r2, r1, r5
 8007b00:	ea43 0302 	orr.w	r3, r3, r2
 8007b04:	fa21 f004 	lsr.w	r0, r1, r4
 8007b08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007b0c:	fa21 f204 	lsr.w	r2, r1, r4
 8007b10:	ea20 0002 	bic.w	r0, r0, r2
 8007b14:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8007b18:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007b1c:	bf08      	it	eq
 8007b1e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007b22:	bd70      	pop	{r4, r5, r6, pc}
 8007b24:	f094 0f00 	teq	r4, #0
 8007b28:	d10f      	bne.n	8007b4a <__aeabi_dmul+0x1c2>
 8007b2a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8007b2e:	0040      	lsls	r0, r0, #1
 8007b30:	eb41 0101 	adc.w	r1, r1, r1
 8007b34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007b38:	bf08      	it	eq
 8007b3a:	3c01      	subeq	r4, #1
 8007b3c:	d0f7      	beq.n	8007b2e <__aeabi_dmul+0x1a6>
 8007b3e:	ea41 0106 	orr.w	r1, r1, r6
 8007b42:	f095 0f00 	teq	r5, #0
 8007b46:	bf18      	it	ne
 8007b48:	4770      	bxne	lr
 8007b4a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8007b4e:	0052      	lsls	r2, r2, #1
 8007b50:	eb43 0303 	adc.w	r3, r3, r3
 8007b54:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8007b58:	bf08      	it	eq
 8007b5a:	3d01      	subeq	r5, #1
 8007b5c:	d0f7      	beq.n	8007b4e <__aeabi_dmul+0x1c6>
 8007b5e:	ea43 0306 	orr.w	r3, r3, r6
 8007b62:	4770      	bx	lr
 8007b64:	ea94 0f0c 	teq	r4, ip
 8007b68:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8007b6c:	bf18      	it	ne
 8007b6e:	ea95 0f0c 	teqne	r5, ip
 8007b72:	d00c      	beq.n	8007b8e <__aeabi_dmul+0x206>
 8007b74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007b78:	bf18      	it	ne
 8007b7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007b7e:	d1d1      	bne.n	8007b24 <__aeabi_dmul+0x19c>
 8007b80:	ea81 0103 	eor.w	r1, r1, r3
 8007b84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007b88:	f04f 0000 	mov.w	r0, #0
 8007b8c:	bd70      	pop	{r4, r5, r6, pc}
 8007b8e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007b92:	bf06      	itte	eq
 8007b94:	4610      	moveq	r0, r2
 8007b96:	4619      	moveq	r1, r3
 8007b98:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007b9c:	d019      	beq.n	8007bd2 <__aeabi_dmul+0x24a>
 8007b9e:	ea94 0f0c 	teq	r4, ip
 8007ba2:	d102      	bne.n	8007baa <__aeabi_dmul+0x222>
 8007ba4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8007ba8:	d113      	bne.n	8007bd2 <__aeabi_dmul+0x24a>
 8007baa:	ea95 0f0c 	teq	r5, ip
 8007bae:	d105      	bne.n	8007bbc <__aeabi_dmul+0x234>
 8007bb0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8007bb4:	bf1c      	itt	ne
 8007bb6:	4610      	movne	r0, r2
 8007bb8:	4619      	movne	r1, r3
 8007bba:	d10a      	bne.n	8007bd2 <__aeabi_dmul+0x24a>
 8007bbc:	ea81 0103 	eor.w	r1, r1, r3
 8007bc0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007bc4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8007bc8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007bcc:	f04f 0000 	mov.w	r0, #0
 8007bd0:	bd70      	pop	{r4, r5, r6, pc}
 8007bd2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8007bd6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8007bda:	bd70      	pop	{r4, r5, r6, pc}

08007bdc <__aeabi_ddiv>:
 8007bdc:	b570      	push	{r4, r5, r6, lr}
 8007bde:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8007be2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8007be6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8007bea:	bf1d      	ittte	ne
 8007bec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007bf0:	ea94 0f0c 	teqne	r4, ip
 8007bf4:	ea95 0f0c 	teqne	r5, ip
 8007bf8:	f000 f8a7 	bleq	8007d4a <__aeabi_ddiv+0x16e>
 8007bfc:	eba4 0405 	sub.w	r4, r4, r5
 8007c00:	ea81 0e03 	eor.w	lr, r1, r3
 8007c04:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007c08:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007c0c:	f000 8088 	beq.w	8007d20 <__aeabi_ddiv+0x144>
 8007c10:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007c14:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8007c18:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8007c1c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8007c20:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8007c24:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8007c28:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8007c2c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8007c30:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8007c34:	429d      	cmp	r5, r3
 8007c36:	bf08      	it	eq
 8007c38:	4296      	cmpeq	r6, r2
 8007c3a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8007c3e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8007c42:	d202      	bcs.n	8007c4a <__aeabi_ddiv+0x6e>
 8007c44:	085b      	lsrs	r3, r3, #1
 8007c46:	ea4f 0232 	mov.w	r2, r2, rrx
 8007c4a:	1ab6      	subs	r6, r6, r2
 8007c4c:	eb65 0503 	sbc.w	r5, r5, r3
 8007c50:	085b      	lsrs	r3, r3, #1
 8007c52:	ea4f 0232 	mov.w	r2, r2, rrx
 8007c56:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007c5a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8007c5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8007c62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007c66:	bf22      	ittt	cs
 8007c68:	1ab6      	subcs	r6, r6, r2
 8007c6a:	4675      	movcs	r5, lr
 8007c6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8007c70:	085b      	lsrs	r3, r3, #1
 8007c72:	ea4f 0232 	mov.w	r2, r2, rrx
 8007c76:	ebb6 0e02 	subs.w	lr, r6, r2
 8007c7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007c7e:	bf22      	ittt	cs
 8007c80:	1ab6      	subcs	r6, r6, r2
 8007c82:	4675      	movcs	r5, lr
 8007c84:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8007c88:	085b      	lsrs	r3, r3, #1
 8007c8a:	ea4f 0232 	mov.w	r2, r2, rrx
 8007c8e:	ebb6 0e02 	subs.w	lr, r6, r2
 8007c92:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007c96:	bf22      	ittt	cs
 8007c98:	1ab6      	subcs	r6, r6, r2
 8007c9a:	4675      	movcs	r5, lr
 8007c9c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8007ca0:	085b      	lsrs	r3, r3, #1
 8007ca2:	ea4f 0232 	mov.w	r2, r2, rrx
 8007ca6:	ebb6 0e02 	subs.w	lr, r6, r2
 8007caa:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007cae:	bf22      	ittt	cs
 8007cb0:	1ab6      	subcs	r6, r6, r2
 8007cb2:	4675      	movcs	r5, lr
 8007cb4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8007cb8:	ea55 0e06 	orrs.w	lr, r5, r6
 8007cbc:	d018      	beq.n	8007cf0 <__aeabi_ddiv+0x114>
 8007cbe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8007cc2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8007cc6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8007cca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8007cce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8007cd2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007cd6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8007cda:	d1c0      	bne.n	8007c5e <__aeabi_ddiv+0x82>
 8007cdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007ce0:	d10b      	bne.n	8007cfa <__aeabi_ddiv+0x11e>
 8007ce2:	ea41 0100 	orr.w	r1, r1, r0
 8007ce6:	f04f 0000 	mov.w	r0, #0
 8007cea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8007cee:	e7b6      	b.n	8007c5e <__aeabi_ddiv+0x82>
 8007cf0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007cf4:	bf04      	itt	eq
 8007cf6:	4301      	orreq	r1, r0
 8007cf8:	2000      	moveq	r0, #0
 8007cfa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007cfe:	bf88      	it	hi
 8007d00:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8007d04:	f63f aeaf 	bhi.w	8007a66 <__aeabi_dmul+0xde>
 8007d08:	ebb5 0c03 	subs.w	ip, r5, r3
 8007d0c:	bf04      	itt	eq
 8007d0e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8007d12:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007d16:	f150 0000 	adcs.w	r0, r0, #0
 8007d1a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007d1e:	bd70      	pop	{r4, r5, r6, pc}
 8007d20:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8007d24:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8007d28:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8007d2c:	bfc2      	ittt	gt
 8007d2e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8007d32:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8007d36:	bd70      	popgt	{r4, r5, r6, pc}
 8007d38:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007d3c:	f04f 0e00 	mov.w	lr, #0
 8007d40:	3c01      	subs	r4, #1
 8007d42:	e690      	b.n	8007a66 <__aeabi_dmul+0xde>
 8007d44:	ea45 0e06 	orr.w	lr, r5, r6
 8007d48:	e68d      	b.n	8007a66 <__aeabi_dmul+0xde>
 8007d4a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8007d4e:	ea94 0f0c 	teq	r4, ip
 8007d52:	bf08      	it	eq
 8007d54:	ea95 0f0c 	teqeq	r5, ip
 8007d58:	f43f af3b 	beq.w	8007bd2 <__aeabi_dmul+0x24a>
 8007d5c:	ea94 0f0c 	teq	r4, ip
 8007d60:	d10a      	bne.n	8007d78 <__aeabi_ddiv+0x19c>
 8007d62:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8007d66:	f47f af34 	bne.w	8007bd2 <__aeabi_dmul+0x24a>
 8007d6a:	ea95 0f0c 	teq	r5, ip
 8007d6e:	f47f af25 	bne.w	8007bbc <__aeabi_dmul+0x234>
 8007d72:	4610      	mov	r0, r2
 8007d74:	4619      	mov	r1, r3
 8007d76:	e72c      	b.n	8007bd2 <__aeabi_dmul+0x24a>
 8007d78:	ea95 0f0c 	teq	r5, ip
 8007d7c:	d106      	bne.n	8007d8c <__aeabi_ddiv+0x1b0>
 8007d7e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007d82:	f43f aefd 	beq.w	8007b80 <__aeabi_dmul+0x1f8>
 8007d86:	4610      	mov	r0, r2
 8007d88:	4619      	mov	r1, r3
 8007d8a:	e722      	b.n	8007bd2 <__aeabi_dmul+0x24a>
 8007d8c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007d90:	bf18      	it	ne
 8007d92:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007d96:	f47f aec5 	bne.w	8007b24 <__aeabi_dmul+0x19c>
 8007d9a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8007d9e:	f47f af0d 	bne.w	8007bbc <__aeabi_dmul+0x234>
 8007da2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8007da6:	f47f aeeb 	bne.w	8007b80 <__aeabi_dmul+0x1f8>
 8007daa:	e712      	b.n	8007bd2 <__aeabi_dmul+0x24a>

08007dac <__gedf2>:
 8007dac:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8007db0:	e006      	b.n	8007dc0 <__cmpdf2+0x4>
 8007db2:	bf00      	nop

08007db4 <__ledf2>:
 8007db4:	f04f 0c01 	mov.w	ip, #1
 8007db8:	e002      	b.n	8007dc0 <__cmpdf2+0x4>
 8007dba:	bf00      	nop

08007dbc <__cmpdf2>:
 8007dbc:	f04f 0c01 	mov.w	ip, #1
 8007dc0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8007dc4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007dc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007dcc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007dd0:	bf18      	it	ne
 8007dd2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8007dd6:	d01b      	beq.n	8007e10 <__cmpdf2+0x54>
 8007dd8:	b001      	add	sp, #4
 8007dda:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8007dde:	bf0c      	ite	eq
 8007de0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8007de4:	ea91 0f03 	teqne	r1, r3
 8007de8:	bf02      	ittt	eq
 8007dea:	ea90 0f02 	teqeq	r0, r2
 8007dee:	2000      	moveq	r0, #0
 8007df0:	4770      	bxeq	lr
 8007df2:	f110 0f00 	cmn.w	r0, #0
 8007df6:	ea91 0f03 	teq	r1, r3
 8007dfa:	bf58      	it	pl
 8007dfc:	4299      	cmppl	r1, r3
 8007dfe:	bf08      	it	eq
 8007e00:	4290      	cmpeq	r0, r2
 8007e02:	bf2c      	ite	cs
 8007e04:	17d8      	asrcs	r0, r3, #31
 8007e06:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8007e0a:	f040 0001 	orr.w	r0, r0, #1
 8007e0e:	4770      	bx	lr
 8007e10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007e14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007e18:	d102      	bne.n	8007e20 <__cmpdf2+0x64>
 8007e1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8007e1e:	d107      	bne.n	8007e30 <__cmpdf2+0x74>
 8007e20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007e24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007e28:	d1d6      	bne.n	8007dd8 <__cmpdf2+0x1c>
 8007e2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8007e2e:	d0d3      	beq.n	8007dd8 <__cmpdf2+0x1c>
 8007e30:	f85d 0b04 	ldr.w	r0, [sp], #4
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop

08007e38 <__aeabi_cdrcmple>:
 8007e38:	4684      	mov	ip, r0
 8007e3a:	4610      	mov	r0, r2
 8007e3c:	4662      	mov	r2, ip
 8007e3e:	468c      	mov	ip, r1
 8007e40:	4619      	mov	r1, r3
 8007e42:	4663      	mov	r3, ip
 8007e44:	e000      	b.n	8007e48 <__aeabi_cdcmpeq>
 8007e46:	bf00      	nop

08007e48 <__aeabi_cdcmpeq>:
 8007e48:	b501      	push	{r0, lr}
 8007e4a:	f7ff ffb7 	bl	8007dbc <__cmpdf2>
 8007e4e:	2800      	cmp	r0, #0
 8007e50:	bf48      	it	mi
 8007e52:	f110 0f00 	cmnmi.w	r0, #0
 8007e56:	bd01      	pop	{r0, pc}

08007e58 <__aeabi_dcmpeq>:
 8007e58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007e5c:	f7ff fff4 	bl	8007e48 <__aeabi_cdcmpeq>
 8007e60:	bf0c      	ite	eq
 8007e62:	2001      	moveq	r0, #1
 8007e64:	2000      	movne	r0, #0
 8007e66:	f85d fb08 	ldr.w	pc, [sp], #8
 8007e6a:	bf00      	nop

08007e6c <__aeabi_dcmplt>:
 8007e6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007e70:	f7ff ffea 	bl	8007e48 <__aeabi_cdcmpeq>
 8007e74:	bf34      	ite	cc
 8007e76:	2001      	movcc	r0, #1
 8007e78:	2000      	movcs	r0, #0
 8007e7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8007e7e:	bf00      	nop

08007e80 <__aeabi_dcmple>:
 8007e80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007e84:	f7ff ffe0 	bl	8007e48 <__aeabi_cdcmpeq>
 8007e88:	bf94      	ite	ls
 8007e8a:	2001      	movls	r0, #1
 8007e8c:	2000      	movhi	r0, #0
 8007e8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8007e92:	bf00      	nop

08007e94 <__aeabi_dcmpge>:
 8007e94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007e98:	f7ff ffce 	bl	8007e38 <__aeabi_cdrcmple>
 8007e9c:	bf94      	ite	ls
 8007e9e:	2001      	movls	r0, #1
 8007ea0:	2000      	movhi	r0, #0
 8007ea2:	f85d fb08 	ldr.w	pc, [sp], #8
 8007ea6:	bf00      	nop

08007ea8 <__aeabi_dcmpgt>:
 8007ea8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007eac:	f7ff ffc4 	bl	8007e38 <__aeabi_cdrcmple>
 8007eb0:	bf34      	ite	cc
 8007eb2:	2001      	movcc	r0, #1
 8007eb4:	2000      	movcs	r0, #0
 8007eb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8007eba:	bf00      	nop

08007ebc <__aeabi_dcmpun>:
 8007ebc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007ec0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007ec4:	d102      	bne.n	8007ecc <__aeabi_dcmpun+0x10>
 8007ec6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8007eca:	d10a      	bne.n	8007ee2 <__aeabi_dcmpun+0x26>
 8007ecc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007ed0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007ed4:	d102      	bne.n	8007edc <__aeabi_dcmpun+0x20>
 8007ed6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8007eda:	d102      	bne.n	8007ee2 <__aeabi_dcmpun+0x26>
 8007edc:	f04f 0000 	mov.w	r0, #0
 8007ee0:	4770      	bx	lr
 8007ee2:	f04f 0001 	mov.w	r0, #1
 8007ee6:	4770      	bx	lr

08007ee8 <__aeabi_d2iz>:
 8007ee8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007eec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007ef0:	d215      	bcs.n	8007f1e <__aeabi_d2iz+0x36>
 8007ef2:	d511      	bpl.n	8007f18 <__aeabi_d2iz+0x30>
 8007ef4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8007ef8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8007efc:	d912      	bls.n	8007f24 <__aeabi_d2iz+0x3c>
 8007efe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007f02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007f06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8007f0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007f0e:	fa23 f002 	lsr.w	r0, r3, r2
 8007f12:	bf18      	it	ne
 8007f14:	4240      	negne	r0, r0
 8007f16:	4770      	bx	lr
 8007f18:	f04f 0000 	mov.w	r0, #0
 8007f1c:	4770      	bx	lr
 8007f1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8007f22:	d105      	bne.n	8007f30 <__aeabi_d2iz+0x48>
 8007f24:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8007f28:	bf08      	it	eq
 8007f2a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8007f2e:	4770      	bx	lr
 8007f30:	f04f 0000 	mov.w	r0, #0
 8007f34:	4770      	bx	lr
 8007f36:	bf00      	nop

08007f38 <selfrel_offset31>:
 8007f38:	6803      	ldr	r3, [r0, #0]
 8007f3a:	005a      	lsls	r2, r3, #1
 8007f3c:	bf4c      	ite	mi
 8007f3e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007f42:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8007f46:	4418      	add	r0, r3
 8007f48:	4770      	bx	lr
 8007f4a:	bf00      	nop

08007f4c <search_EIT_table>:
 8007f4c:	b361      	cbz	r1, 8007fa8 <search_EIT_table+0x5c>
 8007f4e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f52:	f101 3aff 	add.w	sl, r1, #4294967295	; 0xffffffff
 8007f56:	4690      	mov	r8, r2
 8007f58:	4606      	mov	r6, r0
 8007f5a:	46d1      	mov	r9, sl
 8007f5c:	2700      	movs	r7, #0
 8007f5e:	eb07 0409 	add.w	r4, r7, r9
 8007f62:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8007f66:	1064      	asrs	r4, r4, #1
 8007f68:	00e5      	lsls	r5, r4, #3
 8007f6a:	1971      	adds	r1, r6, r5
 8007f6c:	4608      	mov	r0, r1
 8007f6e:	f7ff ffe3 	bl	8007f38 <selfrel_offset31>
 8007f72:	45a2      	cmp	sl, r4
 8007f74:	4683      	mov	fp, r0
 8007f76:	f105 0008 	add.w	r0, r5, #8
 8007f7a:	4430      	add	r0, r6
 8007f7c:	d009      	beq.n	8007f92 <search_EIT_table+0x46>
 8007f7e:	f7ff ffdb 	bl	8007f38 <selfrel_offset31>
 8007f82:	45c3      	cmp	fp, r8
 8007f84:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8007f88:	d805      	bhi.n	8007f96 <search_EIT_table+0x4a>
 8007f8a:	4540      	cmp	r0, r8
 8007f8c:	d209      	bcs.n	8007fa2 <search_EIT_table+0x56>
 8007f8e:	1c67      	adds	r7, r4, #1
 8007f90:	e7e5      	b.n	8007f5e <search_EIT_table+0x12>
 8007f92:	45c3      	cmp	fp, r8
 8007f94:	d905      	bls.n	8007fa2 <search_EIT_table+0x56>
 8007f96:	42a7      	cmp	r7, r4
 8007f98:	d002      	beq.n	8007fa0 <search_EIT_table+0x54>
 8007f9a:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
 8007f9e:	e7de      	b.n	8007f5e <search_EIT_table+0x12>
 8007fa0:	2100      	movs	r1, #0
 8007fa2:	4608      	mov	r0, r1
 8007fa4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fa8:	4608      	mov	r0, r1
 8007faa:	4770      	bx	lr

08007fac <__gnu_unwind_get_pr_addr>:
 8007fac:	2801      	cmp	r0, #1
 8007fae:	d007      	beq.n	8007fc0 <__gnu_unwind_get_pr_addr+0x14>
 8007fb0:	2802      	cmp	r0, #2
 8007fb2:	d007      	beq.n	8007fc4 <__gnu_unwind_get_pr_addr+0x18>
 8007fb4:	4b04      	ldr	r3, [pc, #16]	; (8007fc8 <__gnu_unwind_get_pr_addr+0x1c>)
 8007fb6:	2800      	cmp	r0, #0
 8007fb8:	bf0c      	ite	eq
 8007fba:	4618      	moveq	r0, r3
 8007fbc:	2000      	movne	r0, #0
 8007fbe:	4770      	bx	lr
 8007fc0:	4802      	ldr	r0, [pc, #8]	; (8007fcc <__gnu_unwind_get_pr_addr+0x20>)
 8007fc2:	4770      	bx	lr
 8007fc4:	4802      	ldr	r0, [pc, #8]	; (8007fd0 <__gnu_unwind_get_pr_addr+0x24>)
 8007fc6:	4770      	bx	lr
 8007fc8:	080086bd 	.word	0x080086bd
 8007fcc:	080086c1 	.word	0x080086c1
 8007fd0:	080086c5 	.word	0x080086c5

08007fd4 <get_eit_entry>:
 8007fd4:	b530      	push	{r4, r5, lr}
 8007fd6:	4b25      	ldr	r3, [pc, #148]	; (800806c <get_eit_entry+0x98>)
 8007fd8:	b083      	sub	sp, #12
 8007fda:	4604      	mov	r4, r0
 8007fdc:	1e8d      	subs	r5, r1, #2
 8007fde:	b373      	cbz	r3, 800803e <get_eit_entry+0x6a>
 8007fe0:	a901      	add	r1, sp, #4
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	f3af 8000 	nop.w
 8007fe8:	b318      	cbz	r0, 8008032 <get_eit_entry+0x5e>
 8007fea:	9901      	ldr	r1, [sp, #4]
 8007fec:	462a      	mov	r2, r5
 8007fee:	f7ff ffad 	bl	8007f4c <search_EIT_table>
 8007ff2:	4601      	mov	r1, r0
 8007ff4:	b1e8      	cbz	r0, 8008032 <get_eit_entry+0x5e>
 8007ff6:	f7ff ff9f 	bl	8007f38 <selfrel_offset31>
 8007ffa:	684b      	ldr	r3, [r1, #4]
 8007ffc:	64a0      	str	r0, [r4, #72]	; 0x48
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d011      	beq.n	8008026 <get_eit_entry+0x52>
 8008002:	2b00      	cmp	r3, #0
 8008004:	db22      	blt.n	800804c <get_eit_entry+0x78>
 8008006:	1d08      	adds	r0, r1, #4
 8008008:	f7ff ff96 	bl	8007f38 <selfrel_offset31>
 800800c:	2300      	movs	r3, #0
 800800e:	64e0      	str	r0, [r4, #76]	; 0x4c
 8008010:	6523      	str	r3, [r4, #80]	; 0x50
 8008012:	6803      	ldr	r3, [r0, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	db1e      	blt.n	8008056 <get_eit_entry+0x82>
 8008018:	f7ff ff8e 	bl	8007f38 <selfrel_offset31>
 800801c:	2300      	movs	r3, #0
 800801e:	6120      	str	r0, [r4, #16]
 8008020:	4618      	mov	r0, r3
 8008022:	b003      	add	sp, #12
 8008024:	bd30      	pop	{r4, r5, pc}
 8008026:	2305      	movs	r3, #5
 8008028:	2200      	movs	r2, #0
 800802a:	4618      	mov	r0, r3
 800802c:	6122      	str	r2, [r4, #16]
 800802e:	b003      	add	sp, #12
 8008030:	bd30      	pop	{r4, r5, pc}
 8008032:	2309      	movs	r3, #9
 8008034:	2200      	movs	r2, #0
 8008036:	4618      	mov	r0, r3
 8008038:	6122      	str	r2, [r4, #16]
 800803a:	b003      	add	sp, #12
 800803c:	bd30      	pop	{r4, r5, pc}
 800803e:	4b0c      	ldr	r3, [pc, #48]	; (8008070 <get_eit_entry+0x9c>)
 8008040:	490c      	ldr	r1, [pc, #48]	; (8008074 <get_eit_entry+0xa0>)
 8008042:	4618      	mov	r0, r3
 8008044:	1ac9      	subs	r1, r1, r3
 8008046:	10c9      	asrs	r1, r1, #3
 8008048:	9101      	str	r1, [sp, #4]
 800804a:	e7cf      	b.n	8007fec <get_eit_entry+0x18>
 800804c:	2301      	movs	r3, #1
 800804e:	1d08      	adds	r0, r1, #4
 8008050:	64e0      	str	r0, [r4, #76]	; 0x4c
 8008052:	6523      	str	r3, [r4, #80]	; 0x50
 8008054:	e7dd      	b.n	8008012 <get_eit_entry+0x3e>
 8008056:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800805a:	f7ff ffa7 	bl	8007fac <__gnu_unwind_get_pr_addr>
 800805e:	2800      	cmp	r0, #0
 8008060:	6120      	str	r0, [r4, #16]
 8008062:	bf14      	ite	ne
 8008064:	2300      	movne	r3, #0
 8008066:	2309      	moveq	r3, #9
 8008068:	e7da      	b.n	8008020 <get_eit_entry+0x4c>
 800806a:	bf00      	nop
 800806c:	00000000 	.word	0x00000000
 8008070:	0800bb08 	.word	0x0800bb08
 8008074:	0800bce8 	.word	0x0800bce8

08008078 <restore_non_core_regs>:
 8008078:	6803      	ldr	r3, [r0, #0]
 800807a:	b510      	push	{r4, lr}
 800807c:	07da      	lsls	r2, r3, #31
 800807e:	4604      	mov	r4, r0
 8008080:	d406      	bmi.n	8008090 <restore_non_core_regs+0x18>
 8008082:	079b      	lsls	r3, r3, #30
 8008084:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8008088:	d509      	bpl.n	800809e <restore_non_core_regs+0x26>
 800808a:	f000 fc57 	bl	800893c <__gnu_Unwind_Restore_VFP_D>
 800808e:	6823      	ldr	r3, [r4, #0]
 8008090:	0759      	lsls	r1, r3, #29
 8008092:	d509      	bpl.n	80080a8 <restore_non_core_regs+0x30>
 8008094:	071a      	lsls	r2, r3, #28
 8008096:	d50e      	bpl.n	80080b6 <restore_non_core_regs+0x3e>
 8008098:	06db      	lsls	r3, r3, #27
 800809a:	d513      	bpl.n	80080c4 <restore_non_core_regs+0x4c>
 800809c:	bd10      	pop	{r4, pc}
 800809e:	f000 fc45 	bl	800892c <__gnu_Unwind_Restore_VFP>
 80080a2:	6823      	ldr	r3, [r4, #0]
 80080a4:	0759      	lsls	r1, r3, #29
 80080a6:	d4f5      	bmi.n	8008094 <restore_non_core_regs+0x1c>
 80080a8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80080ac:	f000 fc4e 	bl	800894c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80080b0:	6823      	ldr	r3, [r4, #0]
 80080b2:	071a      	lsls	r2, r3, #28
 80080b4:	d4f0      	bmi.n	8008098 <restore_non_core_regs+0x20>
 80080b6:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80080ba:	f000 fc4f 	bl	800895c <__gnu_Unwind_Restore_WMMXD>
 80080be:	6823      	ldr	r3, [r4, #0]
 80080c0:	06db      	lsls	r3, r3, #27
 80080c2:	d4eb      	bmi.n	800809c <restore_non_core_regs+0x24>
 80080c4:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80080c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080cc:	f000 bc8a 	b.w	80089e4 <__gnu_Unwind_Restore_WMMXC>

080080d0 <_Unwind_decode_typeinfo_ptr.isra.0>:
 80080d0:	6803      	ldr	r3, [r0, #0]
 80080d2:	b103      	cbz	r3, 80080d6 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 80080d4:	4403      	add	r3, r0
 80080d6:	4618      	mov	r0, r3
 80080d8:	4770      	bx	lr
 80080da:	bf00      	nop

080080dc <__gnu_unwind_24bit.isra.1>:
 80080dc:	2009      	movs	r0, #9
 80080de:	4770      	bx	lr

080080e0 <_Unwind_DebugHook>:
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop

080080e4 <unwind_phase2>:
 80080e4:	b570      	push	{r4, r5, r6, lr}
 80080e6:	4604      	mov	r4, r0
 80080e8:	460d      	mov	r5, r1
 80080ea:	e008      	b.n	80080fe <unwind_phase2+0x1a>
 80080ec:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80080ee:	6923      	ldr	r3, [r4, #16]
 80080f0:	6162      	str	r2, [r4, #20]
 80080f2:	4621      	mov	r1, r4
 80080f4:	462a      	mov	r2, r5
 80080f6:	2001      	movs	r0, #1
 80080f8:	4798      	blx	r3
 80080fa:	2808      	cmp	r0, #8
 80080fc:	d108      	bne.n	8008110 <unwind_phase2+0x2c>
 80080fe:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8008100:	4620      	mov	r0, r4
 8008102:	f7ff ff67 	bl	8007fd4 <get_eit_entry>
 8008106:	4606      	mov	r6, r0
 8008108:	2800      	cmp	r0, #0
 800810a:	d0ef      	beq.n	80080ec <unwind_phase2+0x8>
 800810c:	f003 f816 	bl	800b13c <abort>
 8008110:	2807      	cmp	r0, #7
 8008112:	d1fb      	bne.n	800810c <unwind_phase2+0x28>
 8008114:	4630      	mov	r0, r6
 8008116:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8008118:	f7ff ffe2 	bl	80080e0 <_Unwind_DebugHook>
 800811c:	1d28      	adds	r0, r5, #4
 800811e:	f000 fbf9 	bl	8008914 <__restore_core_regs>
 8008122:	bf00      	nop

08008124 <unwind_phase2_forced>:
 8008124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008128:	4605      	mov	r5, r0
 800812a:	2700      	movs	r7, #0
 800812c:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8008130:	ac03      	add	r4, sp, #12
 8008132:	1d0e      	adds	r6, r1, #4
 8008134:	4692      	mov	sl, r2
 8008136:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8008138:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800813a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800813c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800813e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8008140:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008142:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8008146:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800814a:	f8d5 9018 	ldr.w	r9, [r5, #24]
 800814e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8008152:	ac02      	add	r4, sp, #8
 8008154:	4628      	mov	r0, r5
 8008156:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008158:	6027      	str	r7, [r4, #0]
 800815a:	f7ff ff3b 	bl	8007fd4 <get_eit_entry>
 800815e:	f1ba 0f00 	cmp.w	sl, #0
 8008162:	4607      	mov	r7, r0
 8008164:	bf14      	ite	ne
 8008166:	260a      	movne	r6, #10
 8008168:	2609      	moveq	r6, #9
 800816a:	b17f      	cbz	r7, 800818c <unwind_phase2_forced+0x68>
 800816c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800816e:	f046 0110 	orr.w	r1, r6, #16
 8008172:	e88d 0210 	stmia.w	sp, {r4, r9}
 8008176:	462a      	mov	r2, r5
 8008178:	6463      	str	r3, [r4, #68]	; 0x44
 800817a:	2001      	movs	r0, #1
 800817c:	462b      	mov	r3, r5
 800817e:	47c0      	blx	r8
 8008180:	bb78      	cbnz	r0, 80081e2 <unwind_phase2_forced+0xbe>
 8008182:	4638      	mov	r0, r7
 8008184:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8008188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800818c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800818e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8008192:	616b      	str	r3, [r5, #20]
 8008194:	4621      	mov	r1, r4
 8008196:	a87a      	add	r0, sp, #488	; 0x1e8
 8008198:	f002 fc6a 	bl	800aa70 <memcpy>
 800819c:	692b      	ldr	r3, [r5, #16]
 800819e:	aa7a      	add	r2, sp, #488	; 0x1e8
 80081a0:	4629      	mov	r1, r5
 80081a2:	4630      	mov	r0, r6
 80081a4:	4798      	blx	r3
 80081a6:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80081a8:	4682      	mov	sl, r0
 80081aa:	e88d 0210 	stmia.w	sp, {r4, r9}
 80081ae:	4631      	mov	r1, r6
 80081b0:	6463      	str	r3, [r4, #68]	; 0x44
 80081b2:	462a      	mov	r2, r5
 80081b4:	462b      	mov	r3, r5
 80081b6:	2001      	movs	r0, #1
 80081b8:	47c0      	blx	r8
 80081ba:	b990      	cbnz	r0, 80081e2 <unwind_phase2_forced+0xbe>
 80081bc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80081c0:	a97a      	add	r1, sp, #488	; 0x1e8
 80081c2:	4620      	mov	r0, r4
 80081c4:	f002 fc54 	bl	800aa70 <memcpy>
 80081c8:	f1ba 0f08 	cmp.w	sl, #8
 80081cc:	d106      	bne.n	80081dc <unwind_phase2_forced+0xb8>
 80081ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80081d0:	4628      	mov	r0, r5
 80081d2:	f7ff feff 	bl	8007fd4 <get_eit_entry>
 80081d6:	2609      	movs	r6, #9
 80081d8:	4607      	mov	r7, r0
 80081da:	e7c6      	b.n	800816a <unwind_phase2_forced+0x46>
 80081dc:	f1ba 0f07 	cmp.w	sl, #7
 80081e0:	d005      	beq.n	80081ee <unwind_phase2_forced+0xca>
 80081e2:	2709      	movs	r7, #9
 80081e4:	4638      	mov	r0, r7
 80081e6:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80081ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ee:	4638      	mov	r0, r7
 80081f0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80081f2:	f7ff ff75 	bl	80080e0 <_Unwind_DebugHook>
 80081f6:	a803      	add	r0, sp, #12
 80081f8:	f000 fb8c 	bl	8008914 <__restore_core_regs>

080081fc <_Unwind_GetCFA>:
 80081fc:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80081fe:	4770      	bx	lr

08008200 <__gnu_Unwind_RaiseException>:
 8008200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008202:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8008206:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8008208:	b0f9      	sub	sp, #484	; 0x1e4
 800820a:	640b      	str	r3, [r1, #64]	; 0x40
 800820c:	1d0e      	adds	r6, r1, #4
 800820e:	ad01      	add	r5, sp, #4
 8008210:	460f      	mov	r7, r1
 8008212:	4604      	mov	r4, r0
 8008214:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8008216:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008218:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800821a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800821c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800821e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008220:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8008224:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8008228:	f8cd e000 	str.w	lr, [sp]
 800822c:	e006      	b.n	800823c <__gnu_Unwind_RaiseException+0x3c>
 800822e:	6923      	ldr	r3, [r4, #16]
 8008230:	466a      	mov	r2, sp
 8008232:	4621      	mov	r1, r4
 8008234:	4798      	blx	r3
 8008236:	2808      	cmp	r0, #8
 8008238:	4605      	mov	r5, r0
 800823a:	d108      	bne.n	800824e <__gnu_Unwind_RaiseException+0x4e>
 800823c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800823e:	4620      	mov	r0, r4
 8008240:	f7ff fec8 	bl	8007fd4 <get_eit_entry>
 8008244:	2800      	cmp	r0, #0
 8008246:	d0f2      	beq.n	800822e <__gnu_Unwind_RaiseException+0x2e>
 8008248:	2009      	movs	r0, #9
 800824a:	b079      	add	sp, #484	; 0x1e4
 800824c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800824e:	4668      	mov	r0, sp
 8008250:	f7ff ff12 	bl	8008078 <restore_non_core_regs>
 8008254:	2d06      	cmp	r5, #6
 8008256:	d1f7      	bne.n	8008248 <__gnu_Unwind_RaiseException+0x48>
 8008258:	4639      	mov	r1, r7
 800825a:	4620      	mov	r0, r4
 800825c:	f7ff ff42 	bl	80080e4 <unwind_phase2>

08008260 <__gnu_Unwind_ForcedUnwind>:
 8008260:	b430      	push	{r4, r5}
 8008262:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8008264:	60c1      	str	r1, [r0, #12]
 8008266:	6182      	str	r2, [r0, #24]
 8008268:	4619      	mov	r1, r3
 800826a:	641d      	str	r5, [r3, #64]	; 0x40
 800826c:	2200      	movs	r2, #0
 800826e:	bc30      	pop	{r4, r5}
 8008270:	e758      	b.n	8008124 <unwind_phase2_forced>
 8008272:	bf00      	nop

08008274 <__gnu_Unwind_Resume>:
 8008274:	b570      	push	{r4, r5, r6, lr}
 8008276:	6943      	ldr	r3, [r0, #20]
 8008278:	68c6      	ldr	r6, [r0, #12]
 800827a:	640b      	str	r3, [r1, #64]	; 0x40
 800827c:	b126      	cbz	r6, 8008288 <__gnu_Unwind_Resume+0x14>
 800827e:	2201      	movs	r2, #1
 8008280:	f7ff ff50 	bl	8008124 <unwind_phase2_forced>
 8008284:	f002 ff5a 	bl	800b13c <abort>
 8008288:	6903      	ldr	r3, [r0, #16]
 800828a:	460a      	mov	r2, r1
 800828c:	4604      	mov	r4, r0
 800828e:	460d      	mov	r5, r1
 8008290:	4601      	mov	r1, r0
 8008292:	2002      	movs	r0, #2
 8008294:	4798      	blx	r3
 8008296:	2807      	cmp	r0, #7
 8008298:	d007      	beq.n	80082aa <__gnu_Unwind_Resume+0x36>
 800829a:	2808      	cmp	r0, #8
 800829c:	d103      	bne.n	80082a6 <__gnu_Unwind_Resume+0x32>
 800829e:	4629      	mov	r1, r5
 80082a0:	4620      	mov	r0, r4
 80082a2:	f7ff ff1f 	bl	80080e4 <unwind_phase2>
 80082a6:	f002 ff49 	bl	800b13c <abort>
 80082aa:	4630      	mov	r0, r6
 80082ac:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80082ae:	f7ff ff17 	bl	80080e0 <_Unwind_DebugHook>
 80082b2:	1d28      	adds	r0, r5, #4
 80082b4:	f000 fb2e 	bl	8008914 <__restore_core_regs>

080082b8 <__gnu_Unwind_Resume_or_Rethrow>:
 80082b8:	68c2      	ldr	r2, [r0, #12]
 80082ba:	b12a      	cbz	r2, 80082c8 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 80082bc:	b410      	push	{r4}
 80082be:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 80082c0:	2200      	movs	r2, #0
 80082c2:	640c      	str	r4, [r1, #64]	; 0x40
 80082c4:	bc10      	pop	{r4}
 80082c6:	e72d      	b.n	8008124 <unwind_phase2_forced>
 80082c8:	e79a      	b.n	8008200 <__gnu_Unwind_RaiseException>
 80082ca:	bf00      	nop

080082cc <_Unwind_Complete>:
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop

080082d0 <_Unwind_DeleteException>:
 80082d0:	6883      	ldr	r3, [r0, #8]
 80082d2:	b113      	cbz	r3, 80082da <_Unwind_DeleteException+0xa>
 80082d4:	4601      	mov	r1, r0
 80082d6:	2001      	movs	r0, #1
 80082d8:	4718      	bx	r3
 80082da:	4770      	bx	lr

080082dc <_Unwind_VRS_Get>:
 80082dc:	b500      	push	{lr}
 80082de:	2904      	cmp	r1, #4
 80082e0:	d807      	bhi.n	80082f2 <_Unwind_VRS_Get+0x16>
 80082e2:	e8df f001 	tbb	[pc, r1]
 80082e6:	0903      	.short	0x0903
 80082e8:	0906      	.short	0x0906
 80082ea:	09          	.byte	0x09
 80082eb:	00          	.byte	0x00
 80082ec:	b90b      	cbnz	r3, 80082f2 <_Unwind_VRS_Get+0x16>
 80082ee:	2a0f      	cmp	r2, #15
 80082f0:	d905      	bls.n	80082fe <_Unwind_VRS_Get+0x22>
 80082f2:	2002      	movs	r0, #2
 80082f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80082f8:	2001      	movs	r0, #1
 80082fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80082fe:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008302:	6852      	ldr	r2, [r2, #4]
 8008304:	4618      	mov	r0, r3
 8008306:	9b01      	ldr	r3, [sp, #4]
 8008308:	601a      	str	r2, [r3, #0]
 800830a:	f85d fb04 	ldr.w	pc, [sp], #4
 800830e:	bf00      	nop

08008310 <_Unwind_GetGR>:
 8008310:	2300      	movs	r3, #0
 8008312:	b510      	push	{r4, lr}
 8008314:	b084      	sub	sp, #16
 8008316:	ac03      	add	r4, sp, #12
 8008318:	460a      	mov	r2, r1
 800831a:	9400      	str	r4, [sp, #0]
 800831c:	4619      	mov	r1, r3
 800831e:	f7ff ffdd 	bl	80082dc <_Unwind_VRS_Get>
 8008322:	9803      	ldr	r0, [sp, #12]
 8008324:	b004      	add	sp, #16
 8008326:	bd10      	pop	{r4, pc}

08008328 <_Unwind_VRS_Set>:
 8008328:	b500      	push	{lr}
 800832a:	2904      	cmp	r1, #4
 800832c:	d807      	bhi.n	800833e <_Unwind_VRS_Set+0x16>
 800832e:	e8df f001 	tbb	[pc, r1]
 8008332:	0903      	.short	0x0903
 8008334:	0906      	.short	0x0906
 8008336:	09          	.byte	0x09
 8008337:	00          	.byte	0x00
 8008338:	b90b      	cbnz	r3, 800833e <_Unwind_VRS_Set+0x16>
 800833a:	2a0f      	cmp	r2, #15
 800833c:	d905      	bls.n	800834a <_Unwind_VRS_Set+0x22>
 800833e:	2002      	movs	r0, #2
 8008340:	f85d fb04 	ldr.w	pc, [sp], #4
 8008344:	2001      	movs	r0, #1
 8008346:	f85d fb04 	ldr.w	pc, [sp], #4
 800834a:	9901      	ldr	r1, [sp, #4]
 800834c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008350:	6809      	ldr	r1, [r1, #0]
 8008352:	4618      	mov	r0, r3
 8008354:	6051      	str	r1, [r2, #4]
 8008356:	f85d fb04 	ldr.w	pc, [sp], #4
 800835a:	bf00      	nop

0800835c <_Unwind_SetGR>:
 800835c:	2300      	movs	r3, #0
 800835e:	b510      	push	{r4, lr}
 8008360:	b084      	sub	sp, #16
 8008362:	ac04      	add	r4, sp, #16
 8008364:	f844 2d04 	str.w	r2, [r4, #-4]!
 8008368:	9400      	str	r4, [sp, #0]
 800836a:	460a      	mov	r2, r1
 800836c:	4619      	mov	r1, r3
 800836e:	f7ff ffdb 	bl	8008328 <_Unwind_VRS_Set>
 8008372:	b004      	add	sp, #16
 8008374:	bd10      	pop	{r4, pc}
 8008376:	bf00      	nop

08008378 <__gnu_Unwind_Backtrace>:
 8008378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800837a:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800837e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8008380:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8008384:	6413      	str	r3, [r2, #64]	; 0x40
 8008386:	1d15      	adds	r5, r2, #4
 8008388:	ac17      	add	r4, sp, #92	; 0x5c
 800838a:	4607      	mov	r7, r0
 800838c:	460e      	mov	r6, r1
 800838e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008392:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008394:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008396:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008398:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800839a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800839e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80083a2:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 80083a6:	e012      	b.n	80083ce <__gnu_Unwind_Backtrace+0x56>
 80083a8:	210c      	movs	r1, #12
 80083aa:	a816      	add	r0, sp, #88	; 0x58
 80083ac:	466a      	mov	r2, sp
 80083ae:	f7ff ffd5 	bl	800835c <_Unwind_SetGR>
 80083b2:	4631      	mov	r1, r6
 80083b4:	a816      	add	r0, sp, #88	; 0x58
 80083b6:	47b8      	blx	r7
 80083b8:	b978      	cbnz	r0, 80083da <__gnu_Unwind_Backtrace+0x62>
 80083ba:	9b04      	ldr	r3, [sp, #16]
 80083bc:	aa16      	add	r2, sp, #88	; 0x58
 80083be:	4669      	mov	r1, sp
 80083c0:	2008      	movs	r0, #8
 80083c2:	4798      	blx	r3
 80083c4:	2805      	cmp	r0, #5
 80083c6:	4604      	mov	r4, r0
 80083c8:	d008      	beq.n	80083dc <__gnu_Unwind_Backtrace+0x64>
 80083ca:	2809      	cmp	r0, #9
 80083cc:	d005      	beq.n	80083da <__gnu_Unwind_Backtrace+0x62>
 80083ce:	9926      	ldr	r1, [sp, #152]	; 0x98
 80083d0:	4668      	mov	r0, sp
 80083d2:	f7ff fdff 	bl	8007fd4 <get_eit_entry>
 80083d6:	2800      	cmp	r0, #0
 80083d8:	d0e6      	beq.n	80083a8 <__gnu_Unwind_Backtrace+0x30>
 80083da:	2409      	movs	r4, #9
 80083dc:	a816      	add	r0, sp, #88	; 0x58
 80083de:	f7ff fe4b 	bl	8008078 <restore_non_core_regs>
 80083e2:	4620      	mov	r0, r4
 80083e4:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 80083e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083ea:	bf00      	nop

080083ec <__gnu_unwind_pr_common>:
 80083ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083f0:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 80083f2:	4691      	mov	r9, r2
 80083f4:	6822      	ldr	r2, [r4, #0]
 80083f6:	b08b      	sub	sp, #44	; 0x2c
 80083f8:	3404      	adds	r4, #4
 80083fa:	460d      	mov	r5, r1
 80083fc:	9207      	str	r2, [sp, #28]
 80083fe:	9408      	str	r4, [sp, #32]
 8008400:	f000 0b03 	and.w	fp, r0, #3
 8008404:	461e      	mov	r6, r3
 8008406:	2b00      	cmp	r3, #0
 8008408:	d160      	bne.n	80084cc <__gnu_unwind_pr_common+0xe0>
 800840a:	2303      	movs	r3, #3
 800840c:	0212      	lsls	r2, r2, #8
 800840e:	9207      	str	r2, [sp, #28]
 8008410:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8008414:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8008418:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800841a:	f1bb 0f02 	cmp.w	fp, #2
 800841e:	bf08      	it	eq
 8008420:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8008422:	f013 0301 	ands.w	r3, r3, #1
 8008426:	d140      	bne.n	80084aa <__gnu_unwind_pr_common+0xbe>
 8008428:	9301      	str	r3, [sp, #4]
 800842a:	f000 0308 	and.w	r3, r0, #8
 800842e:	9303      	str	r3, [sp, #12]
 8008430:	f8d4 8000 	ldr.w	r8, [r4]
 8008434:	f1b8 0f00 	cmp.w	r8, #0
 8008438:	d039      	beq.n	80084ae <__gnu_unwind_pr_common+0xc2>
 800843a:	2e02      	cmp	r6, #2
 800843c:	d043      	beq.n	80084c6 <__gnu_unwind_pr_common+0xda>
 800843e:	f8b4 8000 	ldrh.w	r8, [r4]
 8008442:	8867      	ldrh	r7, [r4, #2]
 8008444:	3404      	adds	r4, #4
 8008446:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8008448:	f027 0a01 	bic.w	sl, r7, #1
 800844c:	210f      	movs	r1, #15
 800844e:	4648      	mov	r0, r9
 8008450:	449a      	add	sl, r3
 8008452:	f7ff ff5d 	bl	8008310 <_Unwind_GetGR>
 8008456:	4582      	cmp	sl, r0
 8008458:	d833      	bhi.n	80084c2 <__gnu_unwind_pr_common+0xd6>
 800845a:	f028 0301 	bic.w	r3, r8, #1
 800845e:	449a      	add	sl, r3
 8008460:	4550      	cmp	r0, sl
 8008462:	bf2c      	ite	cs
 8008464:	2000      	movcs	r0, #0
 8008466:	2001      	movcc	r0, #1
 8008468:	007f      	lsls	r7, r7, #1
 800846a:	f007 0702 	and.w	r7, r7, #2
 800846e:	f008 0801 	and.w	r8, r8, #1
 8008472:	ea47 0708 	orr.w	r7, r7, r8
 8008476:	2f01      	cmp	r7, #1
 8008478:	d03e      	beq.n	80084f8 <__gnu_unwind_pr_common+0x10c>
 800847a:	d335      	bcc.n	80084e8 <__gnu_unwind_pr_common+0xfc>
 800847c:	2f02      	cmp	r7, #2
 800847e:	d11c      	bne.n	80084ba <__gnu_unwind_pr_common+0xce>
 8008480:	6823      	ldr	r3, [r4, #0]
 8008482:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008486:	9202      	str	r2, [sp, #8]
 8008488:	f1bb 0f00 	cmp.w	fp, #0
 800848c:	d176      	bne.n	800857c <__gnu_unwind_pr_common+0x190>
 800848e:	b128      	cbz	r0, 800849c <__gnu_unwind_pr_common+0xb0>
 8008490:	9903      	ldr	r1, [sp, #12]
 8008492:	2900      	cmp	r1, #0
 8008494:	d07e      	beq.n	8008594 <__gnu_unwind_pr_common+0x1a8>
 8008496:	2a00      	cmp	r2, #0
 8008498:	f000 80a6 	beq.w	80085e8 <__gnu_unwind_pr_common+0x1fc>
 800849c:	2b00      	cmp	r3, #0
 800849e:	db77      	blt.n	8008590 <__gnu_unwind_pr_common+0x1a4>
 80084a0:	9b02      	ldr	r3, [sp, #8]
 80084a2:	3301      	adds	r3, #1
 80084a4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80084a8:	e7c2      	b.n	8008430 <__gnu_unwind_pr_common+0x44>
 80084aa:	2300      	movs	r3, #0
 80084ac:	9301      	str	r3, [sp, #4]
 80084ae:	2e02      	cmp	r6, #2
 80084b0:	dd3e      	ble.n	8008530 <__gnu_unwind_pr_common+0x144>
 80084b2:	f7ff fe13 	bl	80080dc <__gnu_unwind_24bit.isra.1>
 80084b6:	2800      	cmp	r0, #0
 80084b8:	d040      	beq.n	800853c <__gnu_unwind_pr_common+0x150>
 80084ba:	2009      	movs	r0, #9
 80084bc:	b00b      	add	sp, #44	; 0x2c
 80084be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c2:	2000      	movs	r0, #0
 80084c4:	e7d0      	b.n	8008468 <__gnu_unwind_pr_common+0x7c>
 80084c6:	6867      	ldr	r7, [r4, #4]
 80084c8:	3408      	adds	r4, #8
 80084ca:	e7bc      	b.n	8008446 <__gnu_unwind_pr_common+0x5a>
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	dca3      	bgt.n	8008418 <__gnu_unwind_pr_common+0x2c>
 80084d0:	2102      	movs	r1, #2
 80084d2:	0c13      	lsrs	r3, r2, #16
 80084d4:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 80084d8:	0412      	lsls	r2, r2, #16
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80084e0:	9207      	str	r2, [sp, #28]
 80084e2:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 80084e6:	e797      	b.n	8008418 <__gnu_unwind_pr_common+0x2c>
 80084e8:	f1bb 0f00 	cmp.w	fp, #0
 80084ec:	d002      	beq.n	80084f4 <__gnu_unwind_pr_common+0x108>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	f040 80bd 	bne.w	800866e <__gnu_unwind_pr_common+0x282>
 80084f4:	3404      	adds	r4, #4
 80084f6:	e79b      	b.n	8008430 <__gnu_unwind_pr_common+0x44>
 80084f8:	f1bb 0f00 	cmp.w	fp, #0
 80084fc:	d125      	bne.n	800854a <__gnu_unwind_pr_common+0x15e>
 80084fe:	b1a8      	cbz	r0, 800852c <__gnu_unwind_pr_common+0x140>
 8008500:	e894 000c 	ldmia.w	r4, {r2, r3}
 8008504:	1c99      	adds	r1, r3, #2
 8008506:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 800850a:	d0d6      	beq.n	80084ba <__gnu_unwind_pr_common+0xce>
 800850c:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8008510:	3301      	adds	r3, #1
 8008512:	9106      	str	r1, [sp, #24]
 8008514:	f000 80a3 	beq.w	800865e <__gnu_unwind_pr_common+0x272>
 8008518:	1d20      	adds	r0, r4, #4
 800851a:	f7ff fdd9 	bl	80080d0 <_Unwind_decode_typeinfo_ptr.isra.0>
 800851e:	ab06      	add	r3, sp, #24
 8008520:	4601      	mov	r1, r0
 8008522:	4628      	mov	r0, r5
 8008524:	f3af 8000 	nop.w
 8008528:	2800      	cmp	r0, #0
 800852a:	d177      	bne.n	800861c <__gnu_unwind_pr_common+0x230>
 800852c:	3408      	adds	r4, #8
 800852e:	e77f      	b.n	8008430 <__gnu_unwind_pr_common+0x44>
 8008530:	a907      	add	r1, sp, #28
 8008532:	4648      	mov	r0, r9
 8008534:	f000 faf0 	bl	8008b18 <__gnu_unwind_execute>
 8008538:	2800      	cmp	r0, #0
 800853a:	d1be      	bne.n	80084ba <__gnu_unwind_pr_common+0xce>
 800853c:	9b01      	ldr	r3, [sp, #4]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d15c      	bne.n	80085fc <__gnu_unwind_pr_common+0x210>
 8008542:	2008      	movs	r0, #8
 8008544:	b00b      	add	sp, #44	; 0x2c
 8008546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800854a:	210d      	movs	r1, #13
 800854c:	4648      	mov	r0, r9
 800854e:	6a2f      	ldr	r7, [r5, #32]
 8008550:	f7ff fede 	bl	8008310 <_Unwind_GetGR>
 8008554:	4287      	cmp	r7, r0
 8008556:	d1e9      	bne.n	800852c <__gnu_unwind_pr_common+0x140>
 8008558:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800855a:	429c      	cmp	r4, r3
 800855c:	d1e6      	bne.n	800852c <__gnu_unwind_pr_common+0x140>
 800855e:	4620      	mov	r0, r4
 8008560:	f7ff fcea 	bl	8007f38 <selfrel_offset31>
 8008564:	210f      	movs	r1, #15
 8008566:	4602      	mov	r2, r0
 8008568:	4648      	mov	r0, r9
 800856a:	f7ff fef7 	bl	800835c <_Unwind_SetGR>
 800856e:	4648      	mov	r0, r9
 8008570:	462a      	mov	r2, r5
 8008572:	2100      	movs	r1, #0
 8008574:	f7ff fef2 	bl	800835c <_Unwind_SetGR>
 8008578:	2007      	movs	r0, #7
 800857a:	e79f      	b.n	80084bc <__gnu_unwind_pr_common+0xd0>
 800857c:	210d      	movs	r1, #13
 800857e:	4648      	mov	r0, r9
 8008580:	6a2f      	ldr	r7, [r5, #32]
 8008582:	f7ff fec5 	bl	8008310 <_Unwind_GetGR>
 8008586:	4287      	cmp	r7, r0
 8008588:	d058      	beq.n	800863c <__gnu_unwind_pr_common+0x250>
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	2b00      	cmp	r3, #0
 800858e:	da87      	bge.n	80084a0 <__gnu_unwind_pr_common+0xb4>
 8008590:	3404      	adds	r4, #4
 8008592:	e785      	b.n	80084a0 <__gnu_unwind_pr_common+0xb4>
 8008594:	9b02      	ldr	r3, [sp, #8]
 8008596:	b33b      	cbz	r3, 80085e8 <__gnu_unwind_pr_common+0x1fc>
 8008598:	f105 0358 	add.w	r3, r5, #88	; 0x58
 800859c:	1d27      	adds	r7, r4, #4
 800859e:	f8cd b010 	str.w	fp, [sp, #16]
 80085a2:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80085a6:	46a3      	mov	fp, r4
 80085a8:	f8dd a008 	ldr.w	sl, [sp, #8]
 80085ac:	461c      	mov	r4, r3
 80085ae:	9605      	str	r6, [sp, #20]
 80085b0:	e002      	b.n	80085b8 <__gnu_unwind_pr_common+0x1cc>
 80085b2:	45b2      	cmp	sl, r6
 80085b4:	46b0      	mov	r8, r6
 80085b6:	d016      	beq.n	80085e6 <__gnu_unwind_pr_common+0x1fa>
 80085b8:	4638      	mov	r0, r7
 80085ba:	9406      	str	r4, [sp, #24]
 80085bc:	f7ff fd88 	bl	80080d0 <_Unwind_decode_typeinfo_ptr.isra.0>
 80085c0:	ab06      	add	r3, sp, #24
 80085c2:	4601      	mov	r1, r0
 80085c4:	2200      	movs	r2, #0
 80085c6:	4628      	mov	r0, r5
 80085c8:	f3af 8000 	nop.w
 80085cc:	f108 0601 	add.w	r6, r8, #1
 80085d0:	3704      	adds	r7, #4
 80085d2:	2800      	cmp	r0, #0
 80085d4:	d0ed      	beq.n	80085b2 <__gnu_unwind_pr_common+0x1c6>
 80085d6:	9b02      	ldr	r3, [sp, #8]
 80085d8:	465c      	mov	r4, fp
 80085da:	4543      	cmp	r3, r8
 80085dc:	f8dd b010 	ldr.w	fp, [sp, #16]
 80085e0:	9e05      	ldr	r6, [sp, #20]
 80085e2:	d1d2      	bne.n	800858a <__gnu_unwind_pr_common+0x19e>
 80085e4:	e000      	b.n	80085e8 <__gnu_unwind_pr_common+0x1fc>
 80085e6:	465c      	mov	r4, fp
 80085e8:	4648      	mov	r0, r9
 80085ea:	210d      	movs	r1, #13
 80085ec:	f7ff fe90 	bl	8008310 <_Unwind_GetGR>
 80085f0:	9b06      	ldr	r3, [sp, #24]
 80085f2:	6228      	str	r0, [r5, #32]
 80085f4:	62ac      	str	r4, [r5, #40]	; 0x28
 80085f6:	626b      	str	r3, [r5, #36]	; 0x24
 80085f8:	2006      	movs	r0, #6
 80085fa:	e75f      	b.n	80084bc <__gnu_unwind_pr_common+0xd0>
 80085fc:	210f      	movs	r1, #15
 80085fe:	4648      	mov	r0, r9
 8008600:	f7ff fe86 	bl	8008310 <_Unwind_GetGR>
 8008604:	210e      	movs	r1, #14
 8008606:	4602      	mov	r2, r0
 8008608:	4648      	mov	r0, r9
 800860a:	f7ff fea7 	bl	800835c <_Unwind_SetGR>
 800860e:	4648      	mov	r0, r9
 8008610:	4a29      	ldr	r2, [pc, #164]	; (80086b8 <__gnu_unwind_pr_common+0x2cc>)
 8008612:	210f      	movs	r1, #15
 8008614:	f7ff fea2 	bl	800835c <_Unwind_SetGR>
 8008618:	2007      	movs	r0, #7
 800861a:	e74f      	b.n	80084bc <__gnu_unwind_pr_common+0xd0>
 800861c:	4607      	mov	r7, r0
 800861e:	210d      	movs	r1, #13
 8008620:	4648      	mov	r0, r9
 8008622:	f7ff fe75 	bl	8008310 <_Unwind_GetGR>
 8008626:	2f02      	cmp	r7, #2
 8008628:	6228      	str	r0, [r5, #32]
 800862a:	d11d      	bne.n	8008668 <__gnu_unwind_pr_common+0x27c>
 800862c:	462b      	mov	r3, r5
 800862e:	9a06      	ldr	r2, [sp, #24]
 8008630:	f843 2f2c 	str.w	r2, [r3, #44]!
 8008634:	626b      	str	r3, [r5, #36]	; 0x24
 8008636:	62ac      	str	r4, [r5, #40]	; 0x28
 8008638:	2006      	movs	r0, #6
 800863a:	e73f      	b.n	80084bc <__gnu_unwind_pr_common+0xd0>
 800863c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800863e:	429c      	cmp	r4, r3
 8008640:	d1a3      	bne.n	800858a <__gnu_unwind_pr_common+0x19e>
 8008642:	2204      	movs	r2, #4
 8008644:	2700      	movs	r7, #0
 8008646:	9902      	ldr	r1, [sp, #8]
 8008648:	18a3      	adds	r3, r4, r2
 800864a:	62a9      	str	r1, [r5, #40]	; 0x28
 800864c:	62ef      	str	r7, [r5, #44]	; 0x2c
 800864e:	632a      	str	r2, [r5, #48]	; 0x30
 8008650:	636b      	str	r3, [r5, #52]	; 0x34
 8008652:	6823      	ldr	r3, [r4, #0]
 8008654:	42bb      	cmp	r3, r7
 8008656:	db1d      	blt.n	8008694 <__gnu_unwind_pr_common+0x2a8>
 8008658:	2301      	movs	r3, #1
 800865a:	9301      	str	r3, [sp, #4]
 800865c:	e720      	b.n	80084a0 <__gnu_unwind_pr_common+0xb4>
 800865e:	4648      	mov	r0, r9
 8008660:	210d      	movs	r1, #13
 8008662:	f7ff fe55 	bl	8008310 <_Unwind_GetGR>
 8008666:	6228      	str	r0, [r5, #32]
 8008668:	9b06      	ldr	r3, [sp, #24]
 800866a:	626b      	str	r3, [r5, #36]	; 0x24
 800866c:	e7e3      	b.n	8008636 <__gnu_unwind_pr_common+0x24a>
 800866e:	4620      	mov	r0, r4
 8008670:	f7ff fc62 	bl	8007f38 <selfrel_offset31>
 8008674:	3404      	adds	r4, #4
 8008676:	4606      	mov	r6, r0
 8008678:	63ac      	str	r4, [r5, #56]	; 0x38
 800867a:	4628      	mov	r0, r5
 800867c:	f3af 8000 	nop.w
 8008680:	2800      	cmp	r0, #0
 8008682:	f43f af1a 	beq.w	80084ba <__gnu_unwind_pr_common+0xce>
 8008686:	4648      	mov	r0, r9
 8008688:	4632      	mov	r2, r6
 800868a:	210f      	movs	r1, #15
 800868c:	f7ff fe66 	bl	800835c <_Unwind_SetGR>
 8008690:	2007      	movs	r0, #7
 8008692:	e713      	b.n	80084bc <__gnu_unwind_pr_common+0xd0>
 8008694:	4608      	mov	r0, r1
 8008696:	3001      	adds	r0, #1
 8008698:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800869c:	f7ff fc4c 	bl	8007f38 <selfrel_offset31>
 80086a0:	210f      	movs	r1, #15
 80086a2:	4602      	mov	r2, r0
 80086a4:	4648      	mov	r0, r9
 80086a6:	f7ff fe59 	bl	800835c <_Unwind_SetGR>
 80086aa:	4648      	mov	r0, r9
 80086ac:	462a      	mov	r2, r5
 80086ae:	4639      	mov	r1, r7
 80086b0:	f7ff fe54 	bl	800835c <_Unwind_SetGR>
 80086b4:	2007      	movs	r0, #7
 80086b6:	e701      	b.n	80084bc <__gnu_unwind_pr_common+0xd0>
 80086b8:	00000000 	.word	0x00000000

080086bc <__aeabi_unwind_cpp_pr0>:
 80086bc:	2300      	movs	r3, #0
 80086be:	e695      	b.n	80083ec <__gnu_unwind_pr_common>

080086c0 <__aeabi_unwind_cpp_pr1>:
 80086c0:	2301      	movs	r3, #1
 80086c2:	e693      	b.n	80083ec <__gnu_unwind_pr_common>

080086c4 <__aeabi_unwind_cpp_pr2>:
 80086c4:	2302      	movs	r3, #2
 80086c6:	e691      	b.n	80083ec <__gnu_unwind_pr_common>

080086c8 <_Unwind_VRS_Pop>:
 80086c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086ca:	4604      	mov	r4, r0
 80086cc:	b0c5      	sub	sp, #276	; 0x114
 80086ce:	2904      	cmp	r1, #4
 80086d0:	d80d      	bhi.n	80086ee <_Unwind_VRS_Pop+0x26>
 80086d2:	e8df f001 	tbb	[pc, r1]
 80086d6:	0355      	.short	0x0355
 80086d8:	310c      	.short	0x310c
 80086da:	0f          	.byte	0x0f
 80086db:	00          	.byte	0x00
 80086dc:	2b01      	cmp	r3, #1
 80086de:	ea4f 4612 	mov.w	r6, r2, lsr #16
 80086e2:	b295      	uxth	r5, r2
 80086e4:	d164      	bne.n	80087b0 <_Unwind_VRS_Pop+0xe8>
 80086e6:	1972      	adds	r2, r6, r5
 80086e8:	2a10      	cmp	r2, #16
 80086ea:	f240 809d 	bls.w	8008828 <_Unwind_VRS_Pop+0x160>
 80086ee:	2002      	movs	r0, #2
 80086f0:	b045      	add	sp, #276	; 0x114
 80086f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d1fa      	bne.n	80086ee <_Unwind_VRS_Pop+0x26>
 80086f8:	2a10      	cmp	r2, #16
 80086fa:	d8f8      	bhi.n	80086ee <_Unwind_VRS_Pop+0x26>
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	06d8      	lsls	r0, r3, #27
 8008700:	f100 80c8 	bmi.w	8008894 <_Unwind_VRS_Pop+0x1cc>
 8008704:	ae22      	add	r6, sp, #136	; 0x88
 8008706:	4630      	mov	r0, r6
 8008708:	9201      	str	r2, [sp, #4]
 800870a:	2501      	movs	r5, #1
 800870c:	f000 f974 	bl	80089f8 <__gnu_Unwind_Save_WMMXC>
 8008710:	2300      	movs	r3, #0
 8008712:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8008714:	9a01      	ldr	r2, [sp, #4]
 8008716:	fa05 f103 	lsl.w	r1, r5, r3
 800871a:	4211      	tst	r1, r2
 800871c:	d003      	beq.n	8008726 <_Unwind_VRS_Pop+0x5e>
 800871e:	6801      	ldr	r1, [r0, #0]
 8008720:	3004      	adds	r0, #4
 8008722:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8008726:	3301      	adds	r3, #1
 8008728:	2b04      	cmp	r3, #4
 800872a:	d1f4      	bne.n	8008716 <_Unwind_VRS_Pop+0x4e>
 800872c:	63a0      	str	r0, [r4, #56]	; 0x38
 800872e:	4630      	mov	r0, r6
 8008730:	f000 f958 	bl	80089e4 <__gnu_Unwind_Restore_WMMXC>
 8008734:	2000      	movs	r0, #0
 8008736:	e7db      	b.n	80086f0 <_Unwind_VRS_Pop+0x28>
 8008738:	2b03      	cmp	r3, #3
 800873a:	d1d8      	bne.n	80086ee <_Unwind_VRS_Pop+0x26>
 800873c:	0c15      	lsrs	r5, r2, #16
 800873e:	b297      	uxth	r7, r2
 8008740:	19eb      	adds	r3, r5, r7
 8008742:	2b10      	cmp	r3, #16
 8008744:	d8d3      	bhi.n	80086ee <_Unwind_VRS_Pop+0x26>
 8008746:	6823      	ldr	r3, [r4, #0]
 8008748:	071e      	lsls	r6, r3, #28
 800874a:	f100 80b7 	bmi.w	80088bc <_Unwind_VRS_Pop+0x1f4>
 800874e:	ae22      	add	r6, sp, #136	; 0x88
 8008750:	4630      	mov	r0, r6
 8008752:	f000 f925 	bl	80089a0 <__gnu_Unwind_Save_WMMXD>
 8008756:	00ed      	lsls	r5, r5, #3
 8008758:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800875a:	b15f      	cbz	r7, 8008774 <_Unwind_VRS_Pop+0xac>
 800875c:	3d04      	subs	r5, #4
 800875e:	4603      	mov	r3, r0
 8008760:	1971      	adds	r1, r6, r5
 8008762:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 8008766:	f853 2b04 	ldr.w	r2, [r3], #4
 800876a:	4283      	cmp	r3, r0
 800876c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008770:	d1f9      	bne.n	8008766 <_Unwind_VRS_Pop+0x9e>
 8008772:	4618      	mov	r0, r3
 8008774:	63a0      	str	r0, [r4, #56]	; 0x38
 8008776:	4630      	mov	r0, r6
 8008778:	f000 f8f0 	bl	800895c <__gnu_Unwind_Restore_WMMXD>
 800877c:	2000      	movs	r0, #0
 800877e:	e7b7      	b.n	80086f0 <_Unwind_VRS_Pop+0x28>
 8008780:	2b00      	cmp	r3, #0
 8008782:	d1b4      	bne.n	80086ee <_Unwind_VRS_Pop+0x26>
 8008784:	2701      	movs	r7, #1
 8008786:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8008788:	b296      	uxth	r6, r2
 800878a:	1d20      	adds	r0, r4, #4
 800878c:	fa07 f103 	lsl.w	r1, r7, r3
 8008790:	4231      	tst	r1, r6
 8008792:	f103 0301 	add.w	r3, r3, #1
 8008796:	d002      	beq.n	800879e <_Unwind_VRS_Pop+0xd6>
 8008798:	6829      	ldr	r1, [r5, #0]
 800879a:	3504      	adds	r5, #4
 800879c:	6001      	str	r1, [r0, #0]
 800879e:	2b10      	cmp	r3, #16
 80087a0:	f100 0004 	add.w	r0, r0, #4
 80087a4:	d1f2      	bne.n	800878c <_Unwind_VRS_Pop+0xc4>
 80087a6:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 80087aa:	d13b      	bne.n	8008824 <_Unwind_VRS_Pop+0x15c>
 80087ac:	63a5      	str	r5, [r4, #56]	; 0x38
 80087ae:	e79f      	b.n	80086f0 <_Unwind_VRS_Pop+0x28>
 80087b0:	2b05      	cmp	r3, #5
 80087b2:	d19c      	bne.n	80086ee <_Unwind_VRS_Pop+0x26>
 80087b4:	1977      	adds	r7, r6, r5
 80087b6:	2f20      	cmp	r7, #32
 80087b8:	d899      	bhi.n	80086ee <_Unwind_VRS_Pop+0x26>
 80087ba:	2e0f      	cmp	r6, #15
 80087bc:	d966      	bls.n	800888c <_Unwind_VRS_Pop+0x1c4>
 80087be:	462f      	mov	r7, r5
 80087c0:	2d00      	cmp	r5, #0
 80087c2:	d13a      	bne.n	800883a <_Unwind_VRS_Pop+0x172>
 80087c4:	462a      	mov	r2, r5
 80087c6:	2700      	movs	r7, #0
 80087c8:	2a00      	cmp	r2, #0
 80087ca:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80087cc:	dd72      	ble.n	80088b4 <_Unwind_VRS_Pop+0x1ec>
 80087ce:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80087d2:	4601      	mov	r1, r0
 80087d4:	a844      	add	r0, sp, #272	; 0x110
 80087d6:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 80087da:	388c      	subs	r0, #140	; 0x8c
 80087dc:	f851 5b04 	ldr.w	r5, [r1], #4
 80087e0:	4291      	cmp	r1, r2
 80087e2:	f840 5f04 	str.w	r5, [r0, #4]!
 80087e6:	d1f9      	bne.n	80087dc <_Unwind_VRS_Pop+0x114>
 80087e8:	4608      	mov	r0, r1
 80087ea:	b197      	cbz	r7, 8008812 <_Unwind_VRS_Pop+0x14a>
 80087ec:	2e10      	cmp	r6, #16
 80087ee:	4632      	mov	r2, r6
 80087f0:	bf38      	it	cc
 80087f2:	2210      	movcc	r2, #16
 80087f4:	a944      	add	r1, sp, #272	; 0x110
 80087f6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80087fa:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 80087fe:	0079      	lsls	r1, r7, #1
 8008800:	3a04      	subs	r2, #4
 8008802:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008806:	f850 5b04 	ldr.w	r5, [r0], #4
 800880a:	4288      	cmp	r0, r1
 800880c:	f842 5f04 	str.w	r5, [r2, #4]!
 8008810:	d1f9      	bne.n	8008806 <_Unwind_VRS_Pop+0x13e>
 8008812:	2b01      	cmp	r3, #1
 8008814:	d048      	beq.n	80088a8 <_Unwind_VRS_Pop+0x1e0>
 8008816:	2e0f      	cmp	r6, #15
 8008818:	63a1      	str	r1, [r4, #56]	; 0x38
 800881a:	d933      	bls.n	8008884 <_Unwind_VRS_Pop+0x1bc>
 800881c:	b117      	cbz	r7, 8008824 <_Unwind_VRS_Pop+0x15c>
 800881e:	a802      	add	r0, sp, #8
 8008820:	f000 f894 	bl	800894c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8008824:	2000      	movs	r0, #0
 8008826:	e763      	b.n	80086f0 <_Unwind_VRS_Pop+0x28>
 8008828:	2e0f      	cmp	r6, #15
 800882a:	f63f af60 	bhi.w	80086ee <_Unwind_VRS_Pop+0x26>
 800882e:	2700      	movs	r7, #0
 8008830:	6822      	ldr	r2, [r4, #0]
 8008832:	07d1      	lsls	r1, r2, #31
 8008834:	d417      	bmi.n	8008866 <_Unwind_VRS_Pop+0x19e>
 8008836:	2f00      	cmp	r7, #0
 8008838:	d060      	beq.n	80088fc <_Unwind_VRS_Pop+0x234>
 800883a:	6822      	ldr	r2, [r4, #0]
 800883c:	0751      	lsls	r1, r2, #29
 800883e:	d445      	bmi.n	80088cc <_Unwind_VRS_Pop+0x204>
 8008840:	2b01      	cmp	r3, #1
 8008842:	d04d      	beq.n	80088e0 <_Unwind_VRS_Pop+0x218>
 8008844:	2e0f      	cmp	r6, #15
 8008846:	d806      	bhi.n	8008856 <_Unwind_VRS_Pop+0x18e>
 8008848:	a822      	add	r0, sp, #136	; 0x88
 800884a:	9301      	str	r3, [sp, #4]
 800884c:	f000 f87a 	bl	8008944 <__gnu_Unwind_Save_VFP_D>
 8008850:	9b01      	ldr	r3, [sp, #4]
 8008852:	2f00      	cmp	r7, #0
 8008854:	d0b6      	beq.n	80087c4 <_Unwind_VRS_Pop+0xfc>
 8008856:	a802      	add	r0, sp, #8
 8008858:	9301      	str	r3, [sp, #4]
 800885a:	f000 f87b 	bl	8008954 <__gnu_Unwind_Save_VFP_D_16_to_31>
 800885e:	9b01      	ldr	r3, [sp, #4]
 8008860:	f1c6 0210 	rsb	r2, r6, #16
 8008864:	e7b0      	b.n	80087c8 <_Unwind_VRS_Pop+0x100>
 8008866:	f022 0101 	bic.w	r1, r2, #1
 800886a:	2b05      	cmp	r3, #5
 800886c:	6021      	str	r1, [r4, #0]
 800886e:	9301      	str	r3, [sp, #4]
 8008870:	4620      	mov	r0, r4
 8008872:	d03b      	beq.n	80088ec <_Unwind_VRS_Pop+0x224>
 8008874:	f022 0203 	bic.w	r2, r2, #3
 8008878:	f840 2b48 	str.w	r2, [r0], #72
 800887c:	f000 f85a 	bl	8008934 <__gnu_Unwind_Save_VFP>
 8008880:	9b01      	ldr	r3, [sp, #4]
 8008882:	e7d8      	b.n	8008836 <_Unwind_VRS_Pop+0x16e>
 8008884:	a822      	add	r0, sp, #136	; 0x88
 8008886:	f000 f859 	bl	800893c <__gnu_Unwind_Restore_VFP_D>
 800888a:	e7c7      	b.n	800881c <_Unwind_VRS_Pop+0x154>
 800888c:	2f10      	cmp	r7, #16
 800888e:	d9ce      	bls.n	800882e <_Unwind_VRS_Pop+0x166>
 8008890:	3f10      	subs	r7, #16
 8008892:	e7cd      	b.n	8008830 <_Unwind_VRS_Pop+0x168>
 8008894:	f023 0310 	bic.w	r3, r3, #16
 8008898:	6023      	str	r3, [r4, #0]
 800889a:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800889e:	9201      	str	r2, [sp, #4]
 80088a0:	f000 f8aa 	bl	80089f8 <__gnu_Unwind_Save_WMMXC>
 80088a4:	9a01      	ldr	r2, [sp, #4]
 80088a6:	e72d      	b.n	8008704 <_Unwind_VRS_Pop+0x3c>
 80088a8:	3104      	adds	r1, #4
 80088aa:	63a1      	str	r1, [r4, #56]	; 0x38
 80088ac:	a822      	add	r0, sp, #136	; 0x88
 80088ae:	f000 f83d 	bl	800892c <__gnu_Unwind_Restore_VFP>
 80088b2:	e7b7      	b.n	8008824 <_Unwind_VRS_Pop+0x15c>
 80088b4:	2f00      	cmp	r7, #0
 80088b6:	d199      	bne.n	80087ec <_Unwind_VRS_Pop+0x124>
 80088b8:	4601      	mov	r1, r0
 80088ba:	e7aa      	b.n	8008812 <_Unwind_VRS_Pop+0x14a>
 80088bc:	f023 0308 	bic.w	r3, r3, #8
 80088c0:	6023      	str	r3, [r4, #0]
 80088c2:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80088c6:	f000 f86b 	bl	80089a0 <__gnu_Unwind_Save_WMMXD>
 80088ca:	e740      	b.n	800874e <_Unwind_VRS_Pop+0x86>
 80088cc:	4620      	mov	r0, r4
 80088ce:	f022 0204 	bic.w	r2, r2, #4
 80088d2:	f840 2bd0 	str.w	r2, [r0], #208
 80088d6:	9301      	str	r3, [sp, #4]
 80088d8:	f000 f83c 	bl	8008954 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80088dc:	9b01      	ldr	r3, [sp, #4]
 80088de:	e7af      	b.n	8008840 <_Unwind_VRS_Pop+0x178>
 80088e0:	a822      	add	r0, sp, #136	; 0x88
 80088e2:	9301      	str	r3, [sp, #4]
 80088e4:	f000 f826 	bl	8008934 <__gnu_Unwind_Save_VFP>
 80088e8:	9b01      	ldr	r3, [sp, #4]
 80088ea:	e7b9      	b.n	8008860 <_Unwind_VRS_Pop+0x198>
 80088ec:	f041 0102 	orr.w	r1, r1, #2
 80088f0:	f840 1b48 	str.w	r1, [r0], #72
 80088f4:	f000 f826 	bl	8008944 <__gnu_Unwind_Save_VFP_D>
 80088f8:	9b01      	ldr	r3, [sp, #4]
 80088fa:	e79c      	b.n	8008836 <_Unwind_VRS_Pop+0x16e>
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d003      	beq.n	8008908 <_Unwind_VRS_Pop+0x240>
 8008900:	2e0f      	cmp	r6, #15
 8008902:	f63f af5f 	bhi.w	80087c4 <_Unwind_VRS_Pop+0xfc>
 8008906:	e79f      	b.n	8008848 <_Unwind_VRS_Pop+0x180>
 8008908:	a822      	add	r0, sp, #136	; 0x88
 800890a:	9301      	str	r3, [sp, #4]
 800890c:	f000 f812 	bl	8008934 <__gnu_Unwind_Save_VFP>
 8008910:	9b01      	ldr	r3, [sp, #4]
 8008912:	e757      	b.n	80087c4 <_Unwind_VRS_Pop+0xfc>

08008914 <__restore_core_regs>:
 8008914:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8008918:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 800891c:	469c      	mov	ip, r3
 800891e:	46a6      	mov	lr, r4
 8008920:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8008924:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8008928:	46e5      	mov	sp, ip
 800892a:	bd00      	pop	{pc}

0800892c <__gnu_Unwind_Restore_VFP>:
 800892c:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8008930:	4770      	bx	lr
 8008932:	bf00      	nop

08008934 <__gnu_Unwind_Save_VFP>:
 8008934:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8008938:	4770      	bx	lr
 800893a:	bf00      	nop

0800893c <__gnu_Unwind_Restore_VFP_D>:
 800893c:	ec90 0b20 	vldmia	r0, {d0-d15}
 8008940:	4770      	bx	lr
 8008942:	bf00      	nop

08008944 <__gnu_Unwind_Save_VFP_D>:
 8008944:	ec80 0b20 	vstmia	r0, {d0-d15}
 8008948:	4770      	bx	lr
 800894a:	bf00      	nop

0800894c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 800894c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop

08008954 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8008954:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop

0800895c <__gnu_Unwind_Restore_WMMXD>:
 800895c:	ecf0 0102 	ldfe	f0, [r0], #8
 8008960:	ecf0 1102 	ldfe	f1, [r0], #8
 8008964:	ecf0 2102 	ldfe	f2, [r0], #8
 8008968:	ecf0 3102 	ldfe	f3, [r0], #8
 800896c:	ecf0 4102 	ldfe	f4, [r0], #8
 8008970:	ecf0 5102 	ldfe	f5, [r0], #8
 8008974:	ecf0 6102 	ldfe	f6, [r0], #8
 8008978:	ecf0 7102 	ldfe	f7, [r0], #8
 800897c:	ecf0 8102 	ldfp	f0, [r0], #8
 8008980:	ecf0 9102 	ldfp	f1, [r0], #8
 8008984:	ecf0 a102 	ldfp	f2, [r0], #8
 8008988:	ecf0 b102 	ldfp	f3, [r0], #8
 800898c:	ecf0 c102 	ldfp	f4, [r0], #8
 8008990:	ecf0 d102 	ldfp	f5, [r0], #8
 8008994:	ecf0 e102 	ldfp	f6, [r0], #8
 8008998:	ecf0 f102 	ldfp	f7, [r0], #8
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop

080089a0 <__gnu_Unwind_Save_WMMXD>:
 80089a0:	ece0 0102 	stfe	f0, [r0], #8
 80089a4:	ece0 1102 	stfe	f1, [r0], #8
 80089a8:	ece0 2102 	stfe	f2, [r0], #8
 80089ac:	ece0 3102 	stfe	f3, [r0], #8
 80089b0:	ece0 4102 	stfe	f4, [r0], #8
 80089b4:	ece0 5102 	stfe	f5, [r0], #8
 80089b8:	ece0 6102 	stfe	f6, [r0], #8
 80089bc:	ece0 7102 	stfe	f7, [r0], #8
 80089c0:	ece0 8102 	stfp	f0, [r0], #8
 80089c4:	ece0 9102 	stfp	f1, [r0], #8
 80089c8:	ece0 a102 	stfp	f2, [r0], #8
 80089cc:	ece0 b102 	stfp	f3, [r0], #8
 80089d0:	ece0 c102 	stfp	f4, [r0], #8
 80089d4:	ece0 d102 	stfp	f5, [r0], #8
 80089d8:	ece0 e102 	stfp	f6, [r0], #8
 80089dc:	ece0 f102 	stfp	f7, [r0], #8
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop

080089e4 <__gnu_Unwind_Restore_WMMXC>:
 80089e4:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 80089e8:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 80089ec:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 80089f0:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop

080089f8 <__gnu_Unwind_Save_WMMXC>:
 80089f8:	fca0 8101 	stc2	1, cr8, [r0], #4
 80089fc:	fca0 9101 	stc2	1, cr9, [r0], #4
 8008a00:	fca0 a101 	stc2	1, cr10, [r0], #4
 8008a04:	fca0 b101 	stc2	1, cr11, [r0], #4
 8008a08:	4770      	bx	lr
 8008a0a:	bf00      	nop

08008a0c <_Unwind_RaiseException>:
 8008a0c:	46ec      	mov	ip, sp
 8008a0e:	b500      	push	{lr}
 8008a10:	e92d 5000 	stmdb	sp!, {ip, lr}
 8008a14:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8008a18:	f04f 0300 	mov.w	r3, #0
 8008a1c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008a20:	a901      	add	r1, sp, #4
 8008a22:	f7ff fbed 	bl	8008200 <__gnu_Unwind_RaiseException>
 8008a26:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8008a2a:	b012      	add	sp, #72	; 0x48
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop

08008a30 <_Unwind_Resume>:
 8008a30:	46ec      	mov	ip, sp
 8008a32:	b500      	push	{lr}
 8008a34:	e92d 5000 	stmdb	sp!, {ip, lr}
 8008a38:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8008a3c:	f04f 0300 	mov.w	r3, #0
 8008a40:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008a44:	a901      	add	r1, sp, #4
 8008a46:	f7ff fc15 	bl	8008274 <__gnu_Unwind_Resume>
 8008a4a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8008a4e:	b012      	add	sp, #72	; 0x48
 8008a50:	4770      	bx	lr
 8008a52:	bf00      	nop

08008a54 <_Unwind_Resume_or_Rethrow>:
 8008a54:	46ec      	mov	ip, sp
 8008a56:	b500      	push	{lr}
 8008a58:	e92d 5000 	stmdb	sp!, {ip, lr}
 8008a5c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8008a60:	f04f 0300 	mov.w	r3, #0
 8008a64:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008a68:	a901      	add	r1, sp, #4
 8008a6a:	f7ff fc25 	bl	80082b8 <__gnu_Unwind_Resume_or_Rethrow>
 8008a6e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8008a72:	b012      	add	sp, #72	; 0x48
 8008a74:	4770      	bx	lr
 8008a76:	bf00      	nop

08008a78 <_Unwind_ForcedUnwind>:
 8008a78:	46ec      	mov	ip, sp
 8008a7a:	b500      	push	{lr}
 8008a7c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8008a80:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8008a84:	f04f 0300 	mov.w	r3, #0
 8008a88:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008a8c:	ab01      	add	r3, sp, #4
 8008a8e:	f7ff fbe7 	bl	8008260 <__gnu_Unwind_ForcedUnwind>
 8008a92:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8008a96:	b012      	add	sp, #72	; 0x48
 8008a98:	4770      	bx	lr
 8008a9a:	bf00      	nop

08008a9c <_Unwind_Backtrace>:
 8008a9c:	46ec      	mov	ip, sp
 8008a9e:	b500      	push	{lr}
 8008aa0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8008aa4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8008aa8:	f04f 0300 	mov.w	r3, #0
 8008aac:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008ab0:	aa01      	add	r2, sp, #4
 8008ab2:	f7ff fc61 	bl	8008378 <__gnu_Unwind_Backtrace>
 8008ab6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8008aba:	b012      	add	sp, #72	; 0x48
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop

08008ac0 <next_unwind_byte>:
 8008ac0:	7a02      	ldrb	r2, [r0, #8]
 8008ac2:	b91a      	cbnz	r2, 8008acc <next_unwind_byte+0xc>
 8008ac4:	7a43      	ldrb	r3, [r0, #9]
 8008ac6:	b943      	cbnz	r3, 8008ada <next_unwind_byte+0x1a>
 8008ac8:	20b0      	movs	r0, #176	; 0xb0
 8008aca:	4770      	bx	lr
 8008acc:	6803      	ldr	r3, [r0, #0]
 8008ace:	3a01      	subs	r2, #1
 8008ad0:	7202      	strb	r2, [r0, #8]
 8008ad2:	021a      	lsls	r2, r3, #8
 8008ad4:	6002      	str	r2, [r0, #0]
 8008ad6:	0e18      	lsrs	r0, r3, #24
 8008ad8:	4770      	bx	lr
 8008ada:	2103      	movs	r1, #3
 8008adc:	6842      	ldr	r2, [r0, #4]
 8008ade:	3b01      	subs	r3, #1
 8008ae0:	b410      	push	{r4}
 8008ae2:	7243      	strb	r3, [r0, #9]
 8008ae4:	6813      	ldr	r3, [r2, #0]
 8008ae6:	1d14      	adds	r4, r2, #4
 8008ae8:	7201      	strb	r1, [r0, #8]
 8008aea:	021a      	lsls	r2, r3, #8
 8008aec:	6044      	str	r4, [r0, #4]
 8008aee:	6002      	str	r2, [r0, #0]
 8008af0:	bc10      	pop	{r4}
 8008af2:	0e18      	lsrs	r0, r3, #24
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <_Unwind_GetGR.constprop.0>:
 8008af8:	2300      	movs	r3, #0
 8008afa:	b500      	push	{lr}
 8008afc:	b085      	sub	sp, #20
 8008afe:	aa03      	add	r2, sp, #12
 8008b00:	9200      	str	r2, [sp, #0]
 8008b02:	4619      	mov	r1, r3
 8008b04:	220c      	movs	r2, #12
 8008b06:	f7ff fbe9 	bl	80082dc <_Unwind_VRS_Get>
 8008b0a:	9803      	ldr	r0, [sp, #12]
 8008b0c:	b005      	add	sp, #20
 8008b0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008b12:	bf00      	nop

08008b14 <unwind_UCB_from_context>:
 8008b14:	e7f0      	b.n	8008af8 <_Unwind_GetGR.constprop.0>
 8008b16:	bf00      	nop

08008b18 <__gnu_unwind_execute>:
 8008b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b1c:	4606      	mov	r6, r0
 8008b1e:	460f      	mov	r7, r1
 8008b20:	f04f 0800 	mov.w	r8, #0
 8008b24:	b085      	sub	sp, #20
 8008b26:	4638      	mov	r0, r7
 8008b28:	f7ff ffca 	bl	8008ac0 <next_unwind_byte>
 8008b2c:	28b0      	cmp	r0, #176	; 0xb0
 8008b2e:	4604      	mov	r4, r0
 8008b30:	d023      	beq.n	8008b7a <__gnu_unwind_execute+0x62>
 8008b32:	0605      	lsls	r5, r0, #24
 8008b34:	d427      	bmi.n	8008b86 <__gnu_unwind_execute+0x6e>
 8008b36:	2300      	movs	r3, #0
 8008b38:	f10d 090c 	add.w	r9, sp, #12
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	0085      	lsls	r5, r0, #2
 8008b40:	220d      	movs	r2, #13
 8008b42:	f8cd 9000 	str.w	r9, [sp]
 8008b46:	4630      	mov	r0, r6
 8008b48:	f7ff fbc8 	bl	80082dc <_Unwind_VRS_Get>
 8008b4c:	b2ed      	uxtb	r5, r5
 8008b4e:	9b03      	ldr	r3, [sp, #12]
 8008b50:	0660      	lsls	r0, r4, #25
 8008b52:	f105 0504 	add.w	r5, r5, #4
 8008b56:	bf4c      	ite	mi
 8008b58:	1b5d      	submi	r5, r3, r5
 8008b5a:	18ed      	addpl	r5, r5, r3
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	220d      	movs	r2, #13
 8008b60:	4619      	mov	r1, r3
 8008b62:	f8cd 9000 	str.w	r9, [sp]
 8008b66:	4630      	mov	r0, r6
 8008b68:	9503      	str	r5, [sp, #12]
 8008b6a:	f7ff fbdd 	bl	8008328 <_Unwind_VRS_Set>
 8008b6e:	4638      	mov	r0, r7
 8008b70:	f7ff ffa6 	bl	8008ac0 <next_unwind_byte>
 8008b74:	28b0      	cmp	r0, #176	; 0xb0
 8008b76:	4604      	mov	r4, r0
 8008b78:	d1db      	bne.n	8008b32 <__gnu_unwind_execute+0x1a>
 8008b7a:	f1b8 0f00 	cmp.w	r8, #0
 8008b7e:	f000 8094 	beq.w	8008caa <__gnu_unwind_execute+0x192>
 8008b82:	2000      	movs	r0, #0
 8008b84:	e01c      	b.n	8008bc0 <__gnu_unwind_execute+0xa8>
 8008b86:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8008b8a:	2b80      	cmp	r3, #128	; 0x80
 8008b8c:	d05c      	beq.n	8008c48 <__gnu_unwind_execute+0x130>
 8008b8e:	2b90      	cmp	r3, #144	; 0x90
 8008b90:	d019      	beq.n	8008bc6 <__gnu_unwind_execute+0xae>
 8008b92:	2ba0      	cmp	r3, #160	; 0xa0
 8008b94:	d02c      	beq.n	8008bf0 <__gnu_unwind_execute+0xd8>
 8008b96:	2bb0      	cmp	r3, #176	; 0xb0
 8008b98:	d03e      	beq.n	8008c18 <__gnu_unwind_execute+0x100>
 8008b9a:	2bc0      	cmp	r3, #192	; 0xc0
 8008b9c:	d06b      	beq.n	8008c76 <__gnu_unwind_execute+0x15e>
 8008b9e:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8008ba2:	2bd0      	cmp	r3, #208	; 0xd0
 8008ba4:	d10b      	bne.n	8008bbe <__gnu_unwind_execute+0xa6>
 8008ba6:	f000 0207 	and.w	r2, r0, #7
 8008baa:	3201      	adds	r2, #1
 8008bac:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8008bb0:	2305      	movs	r3, #5
 8008bb2:	2101      	movs	r1, #1
 8008bb4:	4630      	mov	r0, r6
 8008bb6:	f7ff fd87 	bl	80086c8 <_Unwind_VRS_Pop>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	d0b3      	beq.n	8008b26 <__gnu_unwind_execute+0xe>
 8008bbe:	2009      	movs	r0, #9
 8008bc0:	b005      	add	sp, #20
 8008bc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bc6:	f000 030d 	and.w	r3, r0, #13
 8008bca:	2b0d      	cmp	r3, #13
 8008bcc:	d0f7      	beq.n	8008bbe <__gnu_unwind_execute+0xa6>
 8008bce:	2300      	movs	r3, #0
 8008bd0:	ad03      	add	r5, sp, #12
 8008bd2:	f000 020f 	and.w	r2, r0, #15
 8008bd6:	4619      	mov	r1, r3
 8008bd8:	9500      	str	r5, [sp, #0]
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f7ff fb7e 	bl	80082dc <_Unwind_VRS_Get>
 8008be0:	2300      	movs	r3, #0
 8008be2:	9500      	str	r5, [sp, #0]
 8008be4:	4619      	mov	r1, r3
 8008be6:	220d      	movs	r2, #13
 8008be8:	4630      	mov	r0, r6
 8008bea:	f7ff fb9d 	bl	8008328 <_Unwind_VRS_Set>
 8008bee:	e79a      	b.n	8008b26 <__gnu_unwind_execute+0xe>
 8008bf0:	43c3      	mvns	r3, r0
 8008bf2:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8008bf6:	f003 0307 	and.w	r3, r3, #7
 8008bfa:	411a      	asrs	r2, r3
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	0701      	lsls	r1, r0, #28
 8008c00:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8008c04:	bf48      	it	mi
 8008c06:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	f7ff fd5b 	bl	80086c8 <_Unwind_VRS_Pop>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d1d3      	bne.n	8008bbe <__gnu_unwind_execute+0xa6>
 8008c16:	e786      	b.n	8008b26 <__gnu_unwind_execute+0xe>
 8008c18:	28b1      	cmp	r0, #177	; 0xb1
 8008c1a:	d057      	beq.n	8008ccc <__gnu_unwind_execute+0x1b4>
 8008c1c:	28b2      	cmp	r0, #178	; 0xb2
 8008c1e:	d068      	beq.n	8008cf2 <__gnu_unwind_execute+0x1da>
 8008c20:	28b3      	cmp	r0, #179	; 0xb3
 8008c22:	f000 8095 	beq.w	8008d50 <__gnu_unwind_execute+0x238>
 8008c26:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8008c2a:	2bb4      	cmp	r3, #180	; 0xb4
 8008c2c:	d0c7      	beq.n	8008bbe <__gnu_unwind_execute+0xa6>
 8008c2e:	2301      	movs	r3, #1
 8008c30:	f000 0207 	and.w	r2, r0, #7
 8008c34:	441a      	add	r2, r3
 8008c36:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8008c3a:	4619      	mov	r1, r3
 8008c3c:	4630      	mov	r0, r6
 8008c3e:	f7ff fd43 	bl	80086c8 <_Unwind_VRS_Pop>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	d1bb      	bne.n	8008bbe <__gnu_unwind_execute+0xa6>
 8008c46:	e76e      	b.n	8008b26 <__gnu_unwind_execute+0xe>
 8008c48:	4638      	mov	r0, r7
 8008c4a:	f7ff ff39 	bl	8008ac0 <next_unwind_byte>
 8008c4e:	0224      	lsls	r4, r4, #8
 8008c50:	4304      	orrs	r4, r0
 8008c52:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8008c56:	d0b2      	beq.n	8008bbe <__gnu_unwind_execute+0xa6>
 8008c58:	2300      	movs	r3, #0
 8008c5a:	0124      	lsls	r4, r4, #4
 8008c5c:	b2a2      	uxth	r2, r4
 8008c5e:	4619      	mov	r1, r3
 8008c60:	4630      	mov	r0, r6
 8008c62:	f7ff fd31 	bl	80086c8 <_Unwind_VRS_Pop>
 8008c66:	2800      	cmp	r0, #0
 8008c68:	d1a9      	bne.n	8008bbe <__gnu_unwind_execute+0xa6>
 8008c6a:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8008c6e:	bf18      	it	ne
 8008c70:	f04f 0801 	movne.w	r8, #1
 8008c74:	e757      	b.n	8008b26 <__gnu_unwind_execute+0xe>
 8008c76:	28c6      	cmp	r0, #198	; 0xc6
 8008c78:	d07d      	beq.n	8008d76 <__gnu_unwind_execute+0x25e>
 8008c7a:	28c7      	cmp	r0, #199	; 0xc7
 8008c7c:	f000 8086 	beq.w	8008d8c <__gnu_unwind_execute+0x274>
 8008c80:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8008c84:	2bc0      	cmp	r3, #192	; 0xc0
 8008c86:	f000 8094 	beq.w	8008db2 <__gnu_unwind_execute+0x29a>
 8008c8a:	28c8      	cmp	r0, #200	; 0xc8
 8008c8c:	f000 809f 	beq.w	8008dce <__gnu_unwind_execute+0x2b6>
 8008c90:	28c9      	cmp	r0, #201	; 0xc9
 8008c92:	d194      	bne.n	8008bbe <__gnu_unwind_execute+0xa6>
 8008c94:	4638      	mov	r0, r7
 8008c96:	f7ff ff13 	bl	8008ac0 <next_unwind_byte>
 8008c9a:	0302      	lsls	r2, r0, #12
 8008c9c:	f000 000f 	and.w	r0, r0, #15
 8008ca0:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8008ca4:	3001      	adds	r0, #1
 8008ca6:	4302      	orrs	r2, r0
 8008ca8:	e782      	b.n	8008bb0 <__gnu_unwind_execute+0x98>
 8008caa:	ac03      	add	r4, sp, #12
 8008cac:	4643      	mov	r3, r8
 8008cae:	220e      	movs	r2, #14
 8008cb0:	4641      	mov	r1, r8
 8008cb2:	9400      	str	r4, [sp, #0]
 8008cb4:	4630      	mov	r0, r6
 8008cb6:	f7ff fb11 	bl	80082dc <_Unwind_VRS_Get>
 8008cba:	9400      	str	r4, [sp, #0]
 8008cbc:	4630      	mov	r0, r6
 8008cbe:	4643      	mov	r3, r8
 8008cc0:	220f      	movs	r2, #15
 8008cc2:	4641      	mov	r1, r8
 8008cc4:	f7ff fb30 	bl	8008328 <_Unwind_VRS_Set>
 8008cc8:	4640      	mov	r0, r8
 8008cca:	e779      	b.n	8008bc0 <__gnu_unwind_execute+0xa8>
 8008ccc:	4638      	mov	r0, r7
 8008cce:	f7ff fef7 	bl	8008ac0 <next_unwind_byte>
 8008cd2:	2800      	cmp	r0, #0
 8008cd4:	f43f af73 	beq.w	8008bbe <__gnu_unwind_execute+0xa6>
 8008cd8:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8008cdc:	f47f af6f 	bne.w	8008bbe <__gnu_unwind_execute+0xa6>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	4630      	mov	r0, r6
 8008ce6:	f7ff fcef 	bl	80086c8 <_Unwind_VRS_Pop>
 8008cea:	2800      	cmp	r0, #0
 8008cec:	f47f af67 	bne.w	8008bbe <__gnu_unwind_execute+0xa6>
 8008cf0:	e719      	b.n	8008b26 <__gnu_unwind_execute+0xe>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	f10d 090c 	add.w	r9, sp, #12
 8008cf8:	220d      	movs	r2, #13
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	f8cd 9000 	str.w	r9, [sp]
 8008d00:	4630      	mov	r0, r6
 8008d02:	f7ff faeb 	bl	80082dc <_Unwind_VRS_Get>
 8008d06:	4638      	mov	r0, r7
 8008d08:	f7ff feda 	bl	8008ac0 <next_unwind_byte>
 8008d0c:	0602      	lsls	r2, r0, #24
 8008d0e:	f04f 0402 	mov.w	r4, #2
 8008d12:	d50c      	bpl.n	8008d2e <__gnu_unwind_execute+0x216>
 8008d14:	9b03      	ldr	r3, [sp, #12]
 8008d16:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8008d1a:	40a0      	lsls	r0, r4
 8008d1c:	4403      	add	r3, r0
 8008d1e:	4638      	mov	r0, r7
 8008d20:	9303      	str	r3, [sp, #12]
 8008d22:	f7ff fecd 	bl	8008ac0 <next_unwind_byte>
 8008d26:	0603      	lsls	r3, r0, #24
 8008d28:	f104 0407 	add.w	r4, r4, #7
 8008d2c:	d4f2      	bmi.n	8008d14 <__gnu_unwind_execute+0x1fc>
 8008d2e:	2300      	movs	r3, #0
 8008d30:	9903      	ldr	r1, [sp, #12]
 8008d32:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8008d36:	40a2      	lsls	r2, r4
 8008d38:	f501 7101 	add.w	r1, r1, #516	; 0x204
 8008d3c:	188c      	adds	r4, r1, r2
 8008d3e:	f8cd 9000 	str.w	r9, [sp]
 8008d42:	4619      	mov	r1, r3
 8008d44:	220d      	movs	r2, #13
 8008d46:	4630      	mov	r0, r6
 8008d48:	9403      	str	r4, [sp, #12]
 8008d4a:	f7ff faed 	bl	8008328 <_Unwind_VRS_Set>
 8008d4e:	e6ea      	b.n	8008b26 <__gnu_unwind_execute+0xe>
 8008d50:	4638      	mov	r0, r7
 8008d52:	f7ff feb5 	bl	8008ac0 <next_unwind_byte>
 8008d56:	2301      	movs	r3, #1
 8008d58:	0301      	lsls	r1, r0, #12
 8008d5a:	f000 000f 	and.w	r0, r0, #15
 8008d5e:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8008d62:	18c2      	adds	r2, r0, r3
 8008d64:	430a      	orrs	r2, r1
 8008d66:	4630      	mov	r0, r6
 8008d68:	4619      	mov	r1, r3
 8008d6a:	f7ff fcad 	bl	80086c8 <_Unwind_VRS_Pop>
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	f47f af25 	bne.w	8008bbe <__gnu_unwind_execute+0xa6>
 8008d74:	e6d7      	b.n	8008b26 <__gnu_unwind_execute+0xe>
 8008d76:	4638      	mov	r0, r7
 8008d78:	f7ff fea2 	bl	8008ac0 <next_unwind_byte>
 8008d7c:	0301      	lsls	r1, r0, #12
 8008d7e:	f000 000f 	and.w	r0, r0, #15
 8008d82:	2303      	movs	r3, #3
 8008d84:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8008d88:	1c42      	adds	r2, r0, #1
 8008d8a:	e7eb      	b.n	8008d64 <__gnu_unwind_execute+0x24c>
 8008d8c:	4638      	mov	r0, r7
 8008d8e:	f7ff fe97 	bl	8008ac0 <next_unwind_byte>
 8008d92:	2800      	cmp	r0, #0
 8008d94:	f43f af13 	beq.w	8008bbe <__gnu_unwind_execute+0xa6>
 8008d98:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8008d9c:	f47f af0f 	bne.w	8008bbe <__gnu_unwind_execute+0xa6>
 8008da0:	4602      	mov	r2, r0
 8008da2:	2104      	movs	r1, #4
 8008da4:	4630      	mov	r0, r6
 8008da6:	f7ff fc8f 	bl	80086c8 <_Unwind_VRS_Pop>
 8008daa:	2800      	cmp	r0, #0
 8008dac:	f47f af07 	bne.w	8008bbe <__gnu_unwind_execute+0xa6>
 8008db0:	e6b9      	b.n	8008b26 <__gnu_unwind_execute+0xe>
 8008db2:	2303      	movs	r3, #3
 8008db4:	f000 020f 	and.w	r2, r0, #15
 8008db8:	3201      	adds	r2, #1
 8008dba:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	4630      	mov	r0, r6
 8008dc2:	f7ff fc81 	bl	80086c8 <_Unwind_VRS_Pop>
 8008dc6:	2800      	cmp	r0, #0
 8008dc8:	f47f aef9 	bne.w	8008bbe <__gnu_unwind_execute+0xa6>
 8008dcc:	e6ab      	b.n	8008b26 <__gnu_unwind_execute+0xe>
 8008dce:	4638      	mov	r0, r7
 8008dd0:	f7ff fe76 	bl	8008ac0 <next_unwind_byte>
 8008dd4:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8008dd8:	f000 030f 	and.w	r3, r0, #15
 8008ddc:	3210      	adds	r2, #16
 8008dde:	3301      	adds	r3, #1
 8008de0:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8008de4:	e6e4      	b.n	8008bb0 <__gnu_unwind_execute+0x98>
 8008de6:	bf00      	nop

08008de8 <__gnu_unwind_frame>:
 8008de8:	b530      	push	{r4, r5, lr}
 8008dea:	2403      	movs	r4, #3
 8008dec:	460d      	mov	r5, r1
 8008dee:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008df0:	b085      	sub	sp, #20
 8008df2:	685a      	ldr	r2, [r3, #4]
 8008df4:	f88d 400c 	strb.w	r4, [sp, #12]
 8008df8:	79dc      	ldrb	r4, [r3, #7]
 8008dfa:	0212      	lsls	r2, r2, #8
 8008dfc:	3308      	adds	r3, #8
 8008dfe:	a901      	add	r1, sp, #4
 8008e00:	4628      	mov	r0, r5
 8008e02:	9201      	str	r2, [sp, #4]
 8008e04:	f88d 400d 	strb.w	r4, [sp, #13]
 8008e08:	9302      	str	r3, [sp, #8]
 8008e0a:	f7ff fe85 	bl	8008b18 <__gnu_unwind_execute>
 8008e0e:	b005      	add	sp, #20
 8008e10:	bd30      	pop	{r4, r5, pc}
 8008e12:	bf00      	nop

08008e14 <_Unwind_GetRegionStart>:
 8008e14:	b508      	push	{r3, lr}
 8008e16:	f7ff fe7d 	bl	8008b14 <unwind_UCB_from_context>
 8008e1a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8008e1c:	bd08      	pop	{r3, pc}
 8008e1e:	bf00      	nop

08008e20 <_Unwind_GetLanguageSpecificData>:
 8008e20:	b508      	push	{r3, lr}
 8008e22:	f7ff fe77 	bl	8008b14 <unwind_UCB_from_context>
 8008e26:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8008e28:	79c3      	ldrb	r3, [r0, #7]
 8008e2a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008e2e:	3008      	adds	r0, #8
 8008e30:	bd08      	pop	{r3, pc}
 8008e32:	bf00      	nop

08008e34 <_Unwind_GetTextRelBase>:
 8008e34:	b508      	push	{r3, lr}
 8008e36:	f002 f981 	bl	800b13c <abort>
 8008e3a:	bf00      	nop

08008e3c <_Unwind_GetDataRelBase>:
 8008e3c:	b508      	push	{r3, lr}
 8008e3e:	f7ff fff9 	bl	8008e34 <_Unwind_GetTextRelBase>
 8008e42:	bf00      	nop

08008e44 <_ZNK8std_msgs4Time9serializeEPh>:
    }

    virtual int serialize(unsigned char *outbuffer) const
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8008e44:	7903      	ldrb	r3, [r0, #4]
 8008e46:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8008e48:	7943      	ldrb	r3, [r0, #5]
 8008e4a:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8008e4c:	7983      	ldrb	r3, [r0, #6]
 8008e4e:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8008e50:	79c3      	ldrb	r3, [r0, #7]
 8008e52:	70cb      	strb	r3, [r1, #3]
      offset += sizeof(this->data.sec);
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8008e54:	7a03      	ldrb	r3, [r0, #8]
 8008e56:	710b      	strb	r3, [r1, #4]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8008e58:	7a43      	ldrb	r3, [r0, #9]
 8008e5a:	714b      	strb	r3, [r1, #5]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8008e5c:	7a83      	ldrb	r3, [r0, #10]
 8008e5e:	718b      	strb	r3, [r1, #6]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8008e60:	7ac3      	ldrb	r3, [r0, #11]
 8008e62:	71cb      	strb	r3, [r1, #7]
      offset += sizeof(this->data.nsec);
      return offset;
    }
 8008e64:	2008      	movs	r0, #8
 8008e66:	4770      	bx	lr

08008e68 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
    {
      int offset = 0;
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8008e68:	780b      	ldrb	r3, [r1, #0]
 8008e6a:	6043      	str	r3, [r0, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8008e6c:	784a      	ldrb	r2, [r1, #1]
 8008e6e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008e72:	6043      	str	r3, [r0, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8008e74:	788a      	ldrb	r2, [r1, #2]
 8008e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e7a:	6043      	str	r3, [r0, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8008e7c:	78ca      	ldrb	r2, [r1, #3]
 8008e7e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008e82:	6043      	str	r3, [r0, #4]
      offset += sizeof(this->data.sec);
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8008e84:	790b      	ldrb	r3, [r1, #4]
 8008e86:	6083      	str	r3, [r0, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8008e88:	794a      	ldrb	r2, [r1, #5]
 8008e8a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008e8e:	6083      	str	r3, [r0, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8008e90:	798a      	ldrb	r2, [r1, #6]
 8008e92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e96:	6083      	str	r3, [r0, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8008e98:	79ca      	ldrb	r2, [r1, #7]
 8008e9a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008e9e:	6083      	str	r3, [r0, #8]
      offset += sizeof(this->data.nsec);
     return offset;
    }
 8008ea0:	2008      	movs	r0, #8
 8008ea2:	4770      	bx	lr

08008ea4 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8008ea4:	4800      	ldr	r0, [pc, #0]	; (8008ea8 <_ZN8std_msgs4Time7getTypeEv+0x4>)
 8008ea6:	4770      	bx	lr
 8008ea8:	0800b8b4 	.word	0x0800b8b4

08008eac <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8008eac:	4800      	ldr	r0, [pc, #0]	; (8008eb0 <_ZN8std_msgs4Time6getMD5Ev+0x4>)
 8008eae:	4770      	bx	lr
 8008eb0:	0800b890 	.word	0x0800b890

08008eb4 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
      offset += sizeof(this->buffer_size);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 8008eb4:	b470      	push	{r4, r5, r6}
    {
      int offset = 0;
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8008eb6:	780b      	ldrb	r3, [r1, #0]
 8008eb8:	8083      	strh	r3, [r0, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8008eba:	784a      	ldrb	r2, [r1, #1]
 8008ebc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008ec0:	8083      	strh	r3, [r0, #4]

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
  {
    var = 0;
 8008ec2:	2400      	movs	r4, #0
    for (size_t i = 0; i < sizeof(V); i++)
 8008ec4:	4623      	mov	r3, r4
 8008ec6:	2b03      	cmp	r3, #3
 8008ec8:	d806      	bhi.n	8008ed8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x24>
      var |= (arr[i] << (8 * i));
 8008eca:	18ca      	adds	r2, r1, r3
 8008ecc:	7892      	ldrb	r2, [r2, #2]
 8008ece:	00dd      	lsls	r5, r3, #3
 8008ed0:	40aa      	lsls	r2, r5
 8008ed2:	4314      	orrs	r4, r2
    for (size_t i = 0; i < sizeof(V); i++)
 8008ed4:	3301      	adds	r3, #1
 8008ed6:	e7f6      	b.n	8008ec6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x12>
 8008ed8:	2306      	movs	r3, #6
      offset += sizeof(this->topic_id);
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8008eda:	1da2      	adds	r2, r4, #6
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d204      	bcs.n	8008eea <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x36>
          inbuffer[k-1]=inbuffer[k];
 8008ee0:	1e5a      	subs	r2, r3, #1
 8008ee2:	5ccd      	ldrb	r5, [r1, r3]
 8008ee4:	548d      	strb	r5, [r1, r2]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	e7f7      	b.n	8008eda <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x26>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8008eea:	3405      	adds	r4, #5
 8008eec:	2300      	movs	r3, #0
 8008eee:	550b      	strb	r3, [r1, r4]
      this->topic_name = (char *)(inbuffer + offset-1);
 8008ef0:	1d4c      	adds	r4, r1, #5
 8008ef2:	6084      	str	r4, [r0, #8]
    var = 0;
 8008ef4:	461e      	mov	r6, r3
    for (size_t i = 0; i < sizeof(V); i++)
 8008ef6:	2b03      	cmp	r3, #3
 8008ef8:	d806      	bhi.n	8008f08 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x54>
      var |= (arr[i] << (8 * i));
 8008efa:	188c      	adds	r4, r1, r2
 8008efc:	5ce4      	ldrb	r4, [r4, r3]
 8008efe:	00dd      	lsls	r5, r3, #3
 8008f00:	40ac      	lsls	r4, r5
 8008f02:	4326      	orrs	r6, r4
    for (size_t i = 0; i < sizeof(V); i++)
 8008f04:	3301      	adds	r3, #1
 8008f06:	e7f6      	b.n	8008ef6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x42>
      offset += length_topic_name;
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
      offset += 4;
 8008f08:	1d14      	adds	r4, r2, #4
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8008f0a:	4623      	mov	r3, r4
 8008f0c:	19a2      	adds	r2, r4, r6
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d204      	bcs.n	8008f1c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x68>
          inbuffer[k-1]=inbuffer[k];
 8008f12:	1e5a      	subs	r2, r3, #1
 8008f14:	5ccd      	ldrb	r5, [r1, r3]
 8008f16:	548d      	strb	r5, [r1, r2]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8008f18:	3301      	adds	r3, #1
 8008f1a:	e7f7      	b.n	8008f0c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x58>
      }
      inbuffer[offset+length_message_type-1]=0;
 8008f1c:	1e55      	subs	r5, r2, #1
 8008f1e:	2300      	movs	r3, #0
 8008f20:	554b      	strb	r3, [r1, r5]
      this->message_type = (char *)(inbuffer + offset-1);
 8008f22:	3c01      	subs	r4, #1
 8008f24:	440c      	add	r4, r1
 8008f26:	60c4      	str	r4, [r0, #12]
    var = 0;
 8008f28:	461e      	mov	r6, r3
    for (size_t i = 0; i < sizeof(V); i++)
 8008f2a:	2b03      	cmp	r3, #3
 8008f2c:	d806      	bhi.n	8008f3c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x88>
      var |= (arr[i] << (8 * i));
 8008f2e:	188c      	adds	r4, r1, r2
 8008f30:	5ce4      	ldrb	r4, [r4, r3]
 8008f32:	00dd      	lsls	r5, r3, #3
 8008f34:	40ac      	lsls	r4, r5
 8008f36:	4326      	orrs	r6, r4
    for (size_t i = 0; i < sizeof(V); i++)
 8008f38:	3301      	adds	r3, #1
 8008f3a:	e7f6      	b.n	8008f2a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x76>
      offset += length_message_type;
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
      offset += 4;
 8008f3c:	3204      	adds	r2, #4
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8008f3e:	4613      	mov	r3, r2
 8008f40:	1994      	adds	r4, r2, r6
 8008f42:	42a3      	cmp	r3, r4
 8008f44:	d204      	bcs.n	8008f50 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x9c>
          inbuffer[k-1]=inbuffer[k];
 8008f46:	1e5c      	subs	r4, r3, #1
 8008f48:	5ccd      	ldrb	r5, [r1, r3]
 8008f4a:	550d      	strb	r5, [r1, r4]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8008f4c:	3301      	adds	r3, #1
 8008f4e:	e7f7      	b.n	8008f40 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x8c>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8008f50:	1e63      	subs	r3, r4, #1
 8008f52:	2500      	movs	r5, #0
 8008f54:	54cd      	strb	r5, [r1, r3]
      this->md5sum = (char *)(inbuffer + offset-1);
 8008f56:	3a01      	subs	r2, #1
 8008f58:	440a      	add	r2, r1
 8008f5a:	6102      	str	r2, [r0, #16]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8008f5c:	5d0b      	ldrb	r3, [r1, r4]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8008f5e:	1c62      	adds	r2, r4, #1
 8008f60:	5c8a      	ldrb	r2, [r1, r2]
 8008f62:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8008f66:	1ca2      	adds	r2, r4, #2
 8008f68:	5c8a      	ldrb	r2, [r1, r2]
 8008f6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8008f6e:	1ce2      	adds	r2, r4, #3
 8008f70:	5c8a      	ldrb	r2, [r1, r2]
 8008f72:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
      this->buffer_size = u_buffer_size.real;
 8008f76:	6143      	str	r3, [r0, #20]
      offset += sizeof(this->buffer_size);
     return offset;
    }
 8008f78:	1d20      	adds	r0, r4, #4
 8008f7a:	bc70      	pop	{r4, r5, r6}
 8008f7c:	4770      	bx	lr
	...

08008f80 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 8008f80:	4800      	ldr	r0, [pc, #0]	; (8008f84 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x4>)
 8008f82:	4770      	bx	lr
 8008f84:	0800b774 	.word	0x0800b774

08008f88 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 8008f88:	4800      	ldr	r0, [pc, #0]	; (8008f8c <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x4>)
 8008f8a:	4770      	bx	lr
 8008f8c:	0800b750 	.word	0x0800b750

08008f90 <_ZN14rosserial_msgs3Log11deserializeEPh>:
      memcpy(outbuffer + offset, this->msg, length_msg);
      offset += length_msg;
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 8008f90:	b470      	push	{r4, r5, r6}
 8008f92:	4606      	mov	r6, r0
    {
      int offset = 0;
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8008f94:	780b      	ldrb	r3, [r1, #0]
 8008f96:	7103      	strb	r3, [r0, #4]
    var = 0;
 8008f98:	2200      	movs	r2, #0
    for (size_t i = 0; i < sizeof(V); i++)
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	2b03      	cmp	r3, #3
 8008f9e:	d807      	bhi.n	8008fb0 <_ZN14rosserial_msgs3Log11deserializeEPh+0x20>
 8008fa0:	1c58      	adds	r0, r3, #1
      var |= (arr[i] << (8 * i));
 8008fa2:	5c0c      	ldrb	r4, [r1, r0]
 8008fa4:	00db      	lsls	r3, r3, #3
 8008fa6:	fa04 f303 	lsl.w	r3, r4, r3
 8008faa:	431a      	orrs	r2, r3
    for (size_t i = 0; i < sizeof(V); i++)
 8008fac:	4603      	mov	r3, r0
 8008fae:	e7f5      	b.n	8008f9c <_ZN14rosserial_msgs3Log11deserializeEPh+0xc>
 8008fb0:	2305      	movs	r3, #5
      offset += sizeof(this->level);
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8008fb2:	1d50      	adds	r0, r2, #5
 8008fb4:	4283      	cmp	r3, r0
 8008fb6:	d204      	bcs.n	8008fc2 <_ZN14rosserial_msgs3Log11deserializeEPh+0x32>
          inbuffer[k-1]=inbuffer[k];
 8008fb8:	1e5c      	subs	r4, r3, #1
 8008fba:	5ccd      	ldrb	r5, [r1, r3]
 8008fbc:	550d      	strb	r5, [r1, r4]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	e7f7      	b.n	8008fb2 <_ZN14rosserial_msgs3Log11deserializeEPh+0x22>
      }
      inbuffer[offset+length_msg-1]=0;
 8008fc2:	3204      	adds	r2, #4
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	548b      	strb	r3, [r1, r2]
      this->msg = (char *)(inbuffer + offset-1);
 8008fc8:	3104      	adds	r1, #4
 8008fca:	60b1      	str	r1, [r6, #8]
      offset += length_msg;
     return offset;
    }
 8008fcc:	bc70      	pop	{r4, r5, r6}
 8008fce:	4770      	bx	lr

08008fd0 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8008fd0:	4800      	ldr	r0, [pc, #0]	; (8008fd4 <_ZN14rosserial_msgs3Log7getTypeEv+0x4>)
 8008fd2:	4770      	bx	lr
 8008fd4:	0800b73c 	.word	0x0800b73c

08008fd8 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8008fd8:	4800      	ldr	r0, [pc, #0]	; (8008fdc <_ZN14rosserial_msgs3Log6getMD5Ev+0x4>)
 8008fda:	4770      	bx	lr
 8008fdc:	0800b718 	.word	0x0800b718

08008fe0 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
      }
     return offset;
    }

    const char * getType(){ return REQUESTPARAM; };
 8008fe0:	4800      	ldr	r0, [pc, #0]	; (8008fe4 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x4>)
 8008fe2:	4770      	bx	lr
 8008fe4:	0800b2fc 	.word	0x0800b2fc

08008fe8 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8008fe8:	4800      	ldr	r0, [pc, #0]	; (8008fec <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x4>)
 8008fea:	4770      	bx	lr
 8008fec:	0800b6f4 	.word	0x0800b6f4

08008ff0 <_ZN8std_msgs6String11deserializeEPh>:
      memcpy(outbuffer + offset, this->data, length_data);
      offset += length_data;
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 8008ff0:	b470      	push	{r4, r5, r6}
 8008ff2:	4606      	mov	r6, r0
    var = 0;
 8008ff4:	2200      	movs	r2, #0
    for (size_t i = 0; i < sizeof(V); i++)
 8008ff6:	4613      	mov	r3, r2
 8008ff8:	2b03      	cmp	r3, #3
 8008ffa:	d805      	bhi.n	8009008 <_ZN8std_msgs6String11deserializeEPh+0x18>
      var |= (arr[i] << (8 * i));
 8008ffc:	5ccc      	ldrb	r4, [r1, r3]
 8008ffe:	00dd      	lsls	r5, r3, #3
 8009000:	40ac      	lsls	r4, r5
 8009002:	4322      	orrs	r2, r4
    for (size_t i = 0; i < sizeof(V); i++)
 8009004:	3301      	adds	r3, #1
 8009006:	e7f7      	b.n	8008ff8 <_ZN8std_msgs6String11deserializeEPh+0x8>
 8009008:	2304      	movs	r3, #4
    {
      int offset = 0;
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_data; ++k){
 800900a:	1d10      	adds	r0, r2, #4
 800900c:	4283      	cmp	r3, r0
 800900e:	d204      	bcs.n	800901a <_ZN8std_msgs6String11deserializeEPh+0x2a>
          inbuffer[k-1]=inbuffer[k];
 8009010:	1e5c      	subs	r4, r3, #1
 8009012:	5ccd      	ldrb	r5, [r1, r3]
 8009014:	550d      	strb	r5, [r1, r4]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 8009016:	3301      	adds	r3, #1
 8009018:	e7f7      	b.n	800900a <_ZN8std_msgs6String11deserializeEPh+0x1a>
      }
      inbuffer[offset+length_data-1]=0;
 800901a:	3203      	adds	r2, #3
 800901c:	2300      	movs	r3, #0
 800901e:	548b      	strb	r3, [r1, r2]
      this->data = (char *)(inbuffer + offset-1);
 8009020:	3103      	adds	r1, #3
 8009022:	6071      	str	r1, [r6, #4]
      offset += length_data;
     return offset;
    }
 8009024:	bc70      	pop	{r4, r5, r6}
 8009026:	4770      	bx	lr

08009028 <_ZN8std_msgs6String7getTypeEv>:

    const char * getType(){ return "std_msgs/String"; };
 8009028:	4800      	ldr	r0, [pc, #0]	; (800902c <_ZN8std_msgs6String7getTypeEv+0x4>)
 800902a:	4770      	bx	lr
 800902c:	0800b91c 	.word	0x0800b91c

08009030 <_ZN8std_msgs6String6getMD5Ev>:
    const char * getMD5(){ return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 8009030:	4800      	ldr	r0, [pc, #0]	; (8009034 <_ZN8std_msgs6String6getMD5Ev+0x4>)
 8009032:	4770      	bx	lr
 8009034:	0800b8f8 	.word	0x0800b8f8

08009038 <_ZNK8std_msgs5Int329serializeEPh>:
      int offset = 0;
      union {
        int32_t real;
        uint32_t base;
      } u_data;
      u_data.real = this->data;
 8009038:	6843      	ldr	r3, [r0, #4]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 800903a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
 800903c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009040:	704a      	strb	r2, [r1, #1]
      *(outbuffer + offset + 2) = (u_data.base >> (8 * 2)) & 0xFF;
 8009042:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8009046:	708a      	strb	r2, [r1, #2]
      *(outbuffer + offset + 3) = (u_data.base >> (8 * 3)) & 0xFF;
 8009048:	0e1b      	lsrs	r3, r3, #24
 800904a:	70cb      	strb	r3, [r1, #3]
      offset += sizeof(this->data);
      return offset;
    }
 800904c:	2004      	movs	r0, #4
 800904e:	4770      	bx	lr

08009050 <_ZN8std_msgs5Int3211deserializeEPh>:
      union {
        int32_t real;
        uint32_t base;
      } u_data;
      u_data.base = 0;
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8009050:	780b      	ldrb	r3, [r1, #0]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009052:	784a      	ldrb	r2, [r1, #1]
 8009054:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009058:	788a      	ldrb	r2, [r1, #2]
 800905a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800905e:	78ca      	ldrb	r2, [r1, #3]
 8009060:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
      this->data = u_data.real;
 8009064:	6043      	str	r3, [r0, #4]
      offset += sizeof(this->data);
     return offset;
    }
 8009066:	2004      	movs	r0, #4
 8009068:	4770      	bx	lr
	...

0800906c <_ZN8std_msgs5Int327getTypeEv>:

    const char * getType(){ return "std_msgs/Int32"; };
 800906c:	4800      	ldr	r0, [pc, #0]	; (8009070 <_ZN8std_msgs5Int327getTypeEv+0x4>)
 800906e:	4770      	bx	lr
 8009070:	0800b8e8 	.word	0x0800b8e8

08009074 <_ZN8std_msgs5Int326getMD5Ev>:
    const char * getMD5(){ return "da5909fbe378aeaf85e547e830cc1bb7"; };
 8009074:	4800      	ldr	r0, [pc, #0]	; (8009078 <_ZN8std_msgs5Int326getMD5Ev+0x4>)
 8009076:	4770      	bx	lr
 8009078:	0800b8c4 	.word	0x0800b8c4

0800907c <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>:
      *(outbuffer + offset + 3) = (this->stride >> (8 * 3)) & 0xFF;
      offset += sizeof(this->stride);
      return offset;
    }

    virtual int deserialize(unsigned char *inbuffer)
 800907c:	b430      	push	{r4, r5}
    var = 0;
 800907e:	2200      	movs	r2, #0
    for (size_t i = 0; i < sizeof(V); i++)
 8009080:	4613      	mov	r3, r2
 8009082:	2b03      	cmp	r3, #3
 8009084:	d805      	bhi.n	8009092 <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x16>
      var |= (arr[i] << (8 * i));
 8009086:	5ccc      	ldrb	r4, [r1, r3]
 8009088:	00dd      	lsls	r5, r3, #3
 800908a:	40ac      	lsls	r4, r5
 800908c:	4322      	orrs	r2, r4
    for (size_t i = 0; i < sizeof(V); i++)
 800908e:	3301      	adds	r3, #1
 8009090:	e7f7      	b.n	8009082 <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x6>
 8009092:	2304      	movs	r3, #4
    {
      int offset = 0;
      uint32_t length_label;
      arrToVar(length_label, (inbuffer + offset));
      offset += 4;
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8009094:	1d14      	adds	r4, r2, #4
 8009096:	42a3      	cmp	r3, r4
 8009098:	d204      	bcs.n	80090a4 <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x28>
          inbuffer[k-1]=inbuffer[k];
 800909a:	1e5c      	subs	r4, r3, #1
 800909c:	5ccd      	ldrb	r5, [r1, r3]
 800909e:	550d      	strb	r5, [r1, r4]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 80090a0:	3301      	adds	r3, #1
 80090a2:	e7f7      	b.n	8009094 <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x18>
      }
      inbuffer[offset+length_label-1]=0;
 80090a4:	1cd3      	adds	r3, r2, #3
 80090a6:	2500      	movs	r5, #0
 80090a8:	54cd      	strb	r5, [r1, r3]
      this->label = (char *)(inbuffer + offset-1);
 80090aa:	1ccb      	adds	r3, r1, #3
 80090ac:	6043      	str	r3, [r0, #4]
      offset += length_label;
      this->size =  ((uint32_t) (*(inbuffer + offset)));
 80090ae:	5d0b      	ldrb	r3, [r1, r4]
 80090b0:	6083      	str	r3, [r0, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80090b2:	1d54      	adds	r4, r2, #5
 80090b4:	5d0c      	ldrb	r4, [r1, r4]
 80090b6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80090ba:	6083      	str	r3, [r0, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80090bc:	1d94      	adds	r4, r2, #6
 80090be:	5d0c      	ldrb	r4, [r1, r4]
 80090c0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80090c4:	6083      	str	r3, [r0, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80090c6:	1dd4      	adds	r4, r2, #7
 80090c8:	5d0c      	ldrb	r4, [r1, r4]
 80090ca:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 80090ce:	6083      	str	r3, [r0, #8]
      offset += sizeof(this->size);
 80090d0:	f102 0308 	add.w	r3, r2, #8
      this->stride =  ((uint32_t) (*(inbuffer + offset)));
 80090d4:	5ccb      	ldrb	r3, [r1, r3]
 80090d6:	60c3      	str	r3, [r0, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80090d8:	f102 0409 	add.w	r4, r2, #9
 80090dc:	5d0c      	ldrb	r4, [r1, r4]
 80090de:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80090e2:	60c3      	str	r3, [r0, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80090e4:	f102 040a 	add.w	r4, r2, #10
 80090e8:	5d0c      	ldrb	r4, [r1, r4]
 80090ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80090ee:	60c3      	str	r3, [r0, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80090f0:	f102 040b 	add.w	r4, r2, #11
 80090f4:	5d09      	ldrb	r1, [r1, r4]
 80090f6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80090fa:	60c3      	str	r3, [r0, #12]
      offset += sizeof(this->stride);
     return offset;
    }
 80090fc:	f102 000c 	add.w	r0, r2, #12
 8009100:	bc30      	pop	{r4, r5}
 8009102:	4770      	bx	lr

08009104 <_ZN8std_msgs19MultiArrayDimension7getTypeEv>:

    const char * getType(){ return "std_msgs/MultiArrayDimension"; };
 8009104:	4800      	ldr	r0, [pc, #0]	; (8009108 <_ZN8std_msgs19MultiArrayDimension7getTypeEv+0x4>)
 8009106:	4770      	bx	lr
 8009108:	0800b870 	.word	0x0800b870

0800910c <_ZN8std_msgs19MultiArrayDimension6getMD5Ev>:
    const char * getMD5(){ return "4cd0c83a8683deae40ecdac60e53bfa8"; };
 800910c:	4800      	ldr	r0, [pc, #0]	; (8009110 <_ZN8std_msgs19MultiArrayDimension6getMD5Ev+0x4>)
 800910e:	4770      	bx	lr
 8009110:	0800b84c 	.word	0x0800b84c

08009114 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>:
    {
    }

    virtual int serialize(unsigned char *outbuffer) const
 8009114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009116:	4606      	mov	r6, r0
 8009118:	460f      	mov	r7, r1
    {
      int offset = 0;
      *(outbuffer + offset + 0) = (this->dim_length >> (8 * 0)) & 0xFF;
 800911a:	7903      	ldrb	r3, [r0, #4]
 800911c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->dim_length >> (8 * 1)) & 0xFF;
 800911e:	7943      	ldrb	r3, [r0, #5]
 8009120:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset + 2) = (this->dim_length >> (8 * 2)) & 0xFF;
 8009122:	7983      	ldrb	r3, [r0, #6]
 8009124:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset + 3) = (this->dim_length >> (8 * 3)) & 0xFF;
 8009126:	79c3      	ldrb	r3, [r0, #7]
 8009128:	70cb      	strb	r3, [r1, #3]
      offset += sizeof(this->dim_length);
      for( uint32_t i = 0; i < dim_length; i++){
 800912a:	2400      	movs	r4, #0
      offset += sizeof(this->dim_length);
 800912c:	2504      	movs	r5, #4
      for( uint32_t i = 0; i < dim_length; i++){
 800912e:	6873      	ldr	r3, [r6, #4]
 8009130:	429c      	cmp	r4, r3
 8009132:	d209      	bcs.n	8009148 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x34>
      offset += this->dim[i].serialize(outbuffer + offset);
 8009134:	69b0      	ldr	r0, [r6, #24]
 8009136:	0123      	lsls	r3, r4, #4
 8009138:	58c2      	ldr	r2, [r0, r3]
 800913a:	6812      	ldr	r2, [r2, #0]
 800913c:	1979      	adds	r1, r7, r5
 800913e:	4418      	add	r0, r3
 8009140:	4790      	blx	r2
 8009142:	4405      	add	r5, r0
      for( uint32_t i = 0; i < dim_length; i++){
 8009144:	3401      	adds	r4, #1
 8009146:	e7f2      	b.n	800912e <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x1a>
      }
      *(outbuffer + offset + 0) = (this->data_offset >> (8 * 0)) & 0xFF;
 8009148:	7f33      	ldrb	r3, [r6, #28]
 800914a:	557b      	strb	r3, [r7, r5]
      *(outbuffer + offset + 1) = (this->data_offset >> (8 * 1)) & 0xFF;
 800914c:	1c6b      	adds	r3, r5, #1
 800914e:	7f72      	ldrb	r2, [r6, #29]
 8009150:	54fa      	strb	r2, [r7, r3]
      *(outbuffer + offset + 2) = (this->data_offset >> (8 * 2)) & 0xFF;
 8009152:	1cab      	adds	r3, r5, #2
 8009154:	7fb2      	ldrb	r2, [r6, #30]
 8009156:	54fa      	strb	r2, [r7, r3]
      *(outbuffer + offset + 3) = (this->data_offset >> (8 * 3)) & 0xFF;
 8009158:	1ceb      	adds	r3, r5, #3
 800915a:	7ff2      	ldrb	r2, [r6, #31]
 800915c:	54fa      	strb	r2, [r7, r3]
      offset += sizeof(this->data_offset);
      return offset;
    }
 800915e:	1d28      	adds	r0, r5, #4
 8009160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009164 <_ZN8std_msgs16MultiArrayLayout7getTypeEv>:
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
      offset += sizeof(this->data_offset);
     return offset;
    }

    const char * getType(){ return "std_msgs/MultiArrayLayout"; };
 8009164:	4800      	ldr	r0, [pc, #0]	; (8009168 <_ZN8std_msgs16MultiArrayLayout7getTypeEv+0x4>)
 8009166:	4770      	bx	lr
 8009168:	0800b830 	.word	0x0800b830

0800916c <_ZN8std_msgs16MultiArrayLayout6getMD5Ev>:
    const char * getMD5(){ return "0fed2a11c13e11c5571b4e2a995a91a3"; };
 800916c:	4800      	ldr	r0, [pc, #0]	; (8009170 <_ZN8std_msgs16MultiArrayLayout6getMD5Ev+0x4>)
 800916e:	4770      	bx	lr
 8009170:	0800b80c 	.word	0x0800b80c

08009174 <_ZN8std_msgs15Int32MultiArray7getTypeEv>:
        memcpy( &(this->data[i]), &(this->st_data), sizeof(int32_t));
      }
     return offset;
    }

    const char * getType(){ return "std_msgs/Int32MultiArray"; };
 8009174:	4800      	ldr	r0, [pc, #0]	; (8009178 <_ZN8std_msgs15Int32MultiArray7getTypeEv+0x4>)
 8009176:	4770      	bx	lr
 8009178:	0800b7f0 	.word	0x0800b7f0

0800917c <_ZN8std_msgs15Int32MultiArray6getMD5Ev>:
    const char * getMD5(){ return "1d99f79f8b325b44fee908053e9c945b"; };
 800917c:	4800      	ldr	r0, [pc, #0]	; (8009180 <_ZN8std_msgs15Int32MultiArray6getMD5Ev+0x4>)
 800917e:	4770      	bx	lr
 8009180:	0800b7cc 	.word	0x0800b7cc

08009184 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE15getEndpointTypeEv>:
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
  {
    return endpoint_;
  }
 8009184:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8009186:	4770      	bx	lr

08009188 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE10getMsgTypeEv>:
  }
 8009188:	4800      	ldr	r0, [pc, #0]	; (800918c <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE10getMsgTypeEv+0x4>)
 800918a:	4770      	bx	lr
 800918c:	0800b7f0 	.word	0x0800b7f0

08009190 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE9getMsgMD5Ev>:
  }
 8009190:	4800      	ldr	r0, [pc, #0]	; (8009194 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE9getMsgMD5Ev+0x4>)
 8009192:	4770      	bx	lr
 8009194:	0800b7cc 	.word	0x0800b7cc

08009198 <_ZN3ros10SubscriberIN8std_msgs5Int32EvE8callbackEPh>:
  virtual void callback(unsigned char* data)
 8009198:	b508      	push	{r3, lr}
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800919a:	780b      	ldrb	r3, [r1, #0]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800919c:	784a      	ldrb	r2, [r1, #1]
 800919e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80091a2:	788a      	ldrb	r2, [r1, #2]
 80091a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80091a8:	78ca      	ldrb	r2, [r1, #3]
 80091aa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
      this->data = u_data.real;
 80091ae:	6103      	str	r3, [r0, #16]
    this->cb_(msg);
 80091b0:	6943      	ldr	r3, [r0, #20]
 80091b2:	300c      	adds	r0, #12
 80091b4:	4798      	blx	r3
 80091b6:	bd08      	pop	{r3, pc}

080091b8 <_ZN3ros10SubscriberIN8std_msgs5Int32EvE15getEndpointTypeEv>:
  }
 80091b8:	6980      	ldr	r0, [r0, #24]
 80091ba:	4770      	bx	lr

080091bc <_ZN3ros10SubscriberIN8std_msgs5Int32EvE10getMsgTypeEv>:
  }
 80091bc:	4800      	ldr	r0, [pc, #0]	; (80091c0 <_ZN3ros10SubscriberIN8std_msgs5Int32EvE10getMsgTypeEv+0x4>)
 80091be:	4770      	bx	lr
 80091c0:	0800b8e8 	.word	0x0800b8e8

080091c4 <_ZN3ros10SubscriberIN8std_msgs5Int32EvE9getMsgMD5Ev>:
  }
 80091c4:	4800      	ldr	r0, [pc, #0]	; (80091c8 <_ZN3ros10SubscriberIN8std_msgs5Int32EvE9getMsgMD5Ev+0x4>)
 80091c6:	4770      	bx	lr
 80091c8:	0800b8c4 	.word	0x0800b8c4

080091cc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9connectedEv>:
  };
 80091cc:	f890 08f4 	ldrb.w	r0, [r0, #2292]	; 0x8f4
 80091d0:	4770      	bx	lr

080091d2 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:
    virtual int serialize(unsigned char *outbuffer) const
 80091d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091d4:	4606      	mov	r6, r0
 80091d6:	460c      	mov	r4, r1
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 80091d8:	7903      	ldrb	r3, [r0, #4]
 80091da:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 80091dc:	8883      	ldrh	r3, [r0, #4]
 80091de:	0a1b      	lsrs	r3, r3, #8
 80091e0:	704b      	strb	r3, [r1, #1]
      uint32_t length_topic_name = strlen(this->topic_name);
 80091e2:	6880      	ldr	r0, [r0, #8]
 80091e4:	f7fe fa10 	bl	8007608 <strlen>
 80091e8:	4607      	mov	r7, r0
    for (size_t i = 0; i < sizeof(V); i++)
 80091ea:	2300      	movs	r3, #0
 80091ec:	2b03      	cmp	r3, #3
 80091ee:	d806      	bhi.n	80091fe <_ZNK14rosserial_msgs9TopicInfo9serializeEPh+0x2c>
      arr[i] = (var >> (8 * i));
 80091f0:	1c99      	adds	r1, r3, #2
 80091f2:	00da      	lsls	r2, r3, #3
 80091f4:	fa27 f202 	lsr.w	r2, r7, r2
 80091f8:	5462      	strb	r2, [r4, r1]
    for (size_t i = 0; i < sizeof(V); i++)
 80091fa:	3301      	adds	r3, #1
 80091fc:	e7f6      	b.n	80091ec <_ZNK14rosserial_msgs9TopicInfo9serializeEPh+0x1a>
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 80091fe:	463a      	mov	r2, r7
 8009200:	68b1      	ldr	r1, [r6, #8]
 8009202:	1da0      	adds	r0, r4, #6
 8009204:	f001 fc34 	bl	800aa70 <memcpy>
      offset += length_topic_name;
 8009208:	3706      	adds	r7, #6
      uint32_t length_message_type = strlen(this->message_type);
 800920a:	68f0      	ldr	r0, [r6, #12]
 800920c:	f7fe f9fc 	bl	8007608 <strlen>
 8009210:	4605      	mov	r5, r0
 8009212:	2300      	movs	r3, #0
 8009214:	2b03      	cmp	r3, #3
 8009216:	d806      	bhi.n	8009226 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh+0x54>
      arr[i] = (var >> (8 * i));
 8009218:	18f9      	adds	r1, r7, r3
 800921a:	00da      	lsls	r2, r3, #3
 800921c:	fa25 f202 	lsr.w	r2, r5, r2
 8009220:	5462      	strb	r2, [r4, r1]
    for (size_t i = 0; i < sizeof(V); i++)
 8009222:	3301      	adds	r3, #1
 8009224:	e7f6      	b.n	8009214 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh+0x42>
      offset += 4;
 8009226:	3704      	adds	r7, #4
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8009228:	462a      	mov	r2, r5
 800922a:	68f1      	ldr	r1, [r6, #12]
 800922c:	19e0      	adds	r0, r4, r7
 800922e:	f001 fc1f 	bl	800aa70 <memcpy>
      offset += length_message_type;
 8009232:	443d      	add	r5, r7
      uint32_t length_md5sum = strlen(this->md5sum);
 8009234:	6930      	ldr	r0, [r6, #16]
 8009236:	f7fe f9e7 	bl	8007608 <strlen>
 800923a:	4607      	mov	r7, r0
 800923c:	2300      	movs	r3, #0
 800923e:	2b03      	cmp	r3, #3
 8009240:	d806      	bhi.n	8009250 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh+0x7e>
      arr[i] = (var >> (8 * i));
 8009242:	18e9      	adds	r1, r5, r3
 8009244:	00da      	lsls	r2, r3, #3
 8009246:	fa27 f202 	lsr.w	r2, r7, r2
 800924a:	5462      	strb	r2, [r4, r1]
    for (size_t i = 0; i < sizeof(V); i++)
 800924c:	3301      	adds	r3, #1
 800924e:	e7f6      	b.n	800923e <_ZNK14rosserial_msgs9TopicInfo9serializeEPh+0x6c>
      offset += 4;
 8009250:	3504      	adds	r5, #4
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8009252:	463a      	mov	r2, r7
 8009254:	6931      	ldr	r1, [r6, #16]
 8009256:	1960      	adds	r0, r4, r5
 8009258:	f001 fc0a 	bl	800aa70 <memcpy>
      offset += length_md5sum;
 800925c:	443d      	add	r5, r7
      u_buffer_size.real = this->buffer_size;
 800925e:	6973      	ldr	r3, [r6, #20]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8009260:	5563      	strb	r3, [r4, r5]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8009262:	1c6a      	adds	r2, r5, #1
 8009264:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8009268:	54a1      	strb	r1, [r4, r2]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800926a:	1caa      	adds	r2, r5, #2
 800926c:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8009270:	54a1      	strb	r1, [r4, r2]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8009272:	1cea      	adds	r2, r5, #3
 8009274:	0e1b      	lsrs	r3, r3, #24
 8009276:	54a3      	strb	r3, [r4, r2]
    }
 8009278:	1d28      	adds	r0, r5, #4
 800927a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800927c <_ZNK14rosserial_msgs3Log9serializeEPh>:
    virtual int serialize(unsigned char *outbuffer) const
 800927c:	b570      	push	{r4, r5, r6, lr}
 800927e:	4606      	mov	r6, r0
 8009280:	460d      	mov	r5, r1
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8009282:	7903      	ldrb	r3, [r0, #4]
 8009284:	700b      	strb	r3, [r1, #0]
      uint32_t length_msg = strlen(this->msg);
 8009286:	6880      	ldr	r0, [r0, #8]
 8009288:	f7fe f9be 	bl	8007608 <strlen>
 800928c:	4604      	mov	r4, r0
 800928e:	2300      	movs	r3, #0
 8009290:	2b03      	cmp	r3, #3
 8009292:	d806      	bhi.n	80092a2 <_ZNK14rosserial_msgs3Log9serializeEPh+0x26>
 8009294:	1c5a      	adds	r2, r3, #1
      arr[i] = (var >> (8 * i));
 8009296:	00db      	lsls	r3, r3, #3
 8009298:	fa24 f303 	lsr.w	r3, r4, r3
 800929c:	54ab      	strb	r3, [r5, r2]
    for (size_t i = 0; i < sizeof(V); i++)
 800929e:	4613      	mov	r3, r2
 80092a0:	e7f6      	b.n	8009290 <_ZNK14rosserial_msgs3Log9serializeEPh+0x14>
      memcpy(outbuffer + offset, this->msg, length_msg);
 80092a2:	4622      	mov	r2, r4
 80092a4:	68b1      	ldr	r1, [r6, #8]
 80092a6:	1d68      	adds	r0, r5, #5
 80092a8:	f001 fbe2 	bl	800aa70 <memcpy>
    }
 80092ac:	1d60      	adds	r0, r4, #5
 80092ae:	bd70      	pop	{r4, r5, r6, pc}

080092b0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:
    virtual int serialize(unsigned char *outbuffer) const
 80092b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092b4:	4606      	mov	r6, r0
 80092b6:	460d      	mov	r5, r1
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 80092b8:	7903      	ldrb	r3, [r0, #4]
 80092ba:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 80092bc:	7943      	ldrb	r3, [r0, #5]
 80092be:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 80092c0:	7983      	ldrb	r3, [r0, #6]
 80092c2:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 80092c4:	79c3      	ldrb	r3, [r0, #7]
 80092c6:	70cb      	strb	r3, [r1, #3]
      for( uint32_t i = 0; i < ints_length; i++){
 80092c8:	2200      	movs	r2, #0
      offset += sizeof(this->ints_length);
 80092ca:	2404      	movs	r4, #4
      for( uint32_t i = 0; i < ints_length; i++){
 80092cc:	6873      	ldr	r3, [r6, #4]
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d211      	bcs.n	80092f6 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x46>
      u_intsi.real = this->ints[i];
 80092d2:	68f3      	ldr	r3, [r6, #12]
 80092d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 80092d8:	552b      	strb	r3, [r5, r4]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 80092da:	1c61      	adds	r1, r4, #1
 80092dc:	f3c3 2007 	ubfx	r0, r3, #8, #8
 80092e0:	5468      	strb	r0, [r5, r1]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 80092e2:	1ca1      	adds	r1, r4, #2
 80092e4:	f3c3 4007 	ubfx	r0, r3, #16, #8
 80092e8:	5468      	strb	r0, [r5, r1]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 80092ea:	1ce1      	adds	r1, r4, #3
 80092ec:	0e1b      	lsrs	r3, r3, #24
 80092ee:	546b      	strb	r3, [r5, r1]
      offset += sizeof(this->ints[i]);
 80092f0:	3404      	adds	r4, #4
      for( uint32_t i = 0; i < ints_length; i++){
 80092f2:	3201      	adds	r2, #1
 80092f4:	e7ea      	b.n	80092cc <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1c>
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 80092f6:	7c33      	ldrb	r3, [r6, #16]
 80092f8:	552b      	strb	r3, [r5, r4]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 80092fa:	1c63      	adds	r3, r4, #1
 80092fc:	7c72      	ldrb	r2, [r6, #17]
 80092fe:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8009300:	1ca3      	adds	r3, r4, #2
 8009302:	7cb2      	ldrb	r2, [r6, #18]
 8009304:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8009306:	1ce3      	adds	r3, r4, #3
 8009308:	7cf2      	ldrb	r2, [r6, #19]
 800930a:	54ea      	strb	r2, [r5, r3]
      offset += sizeof(this->floats_length);
 800930c:	3404      	adds	r4, #4
      for( uint32_t i = 0; i < floats_length; i++){
 800930e:	2200      	movs	r2, #0
 8009310:	6933      	ldr	r3, [r6, #16]
 8009312:	429a      	cmp	r2, r3
 8009314:	d211      	bcs.n	800933a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x8a>
      u_floatsi.real = this->floats[i];
 8009316:	69b3      	ldr	r3, [r6, #24]
 8009318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 800931c:	552b      	strb	r3, [r5, r4]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 800931e:	1c61      	adds	r1, r4, #1
 8009320:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8009324:	5468      	strb	r0, [r5, r1]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8009326:	1ca1      	adds	r1, r4, #2
 8009328:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800932c:	5468      	strb	r0, [r5, r1]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 800932e:	1ce1      	adds	r1, r4, #3
 8009330:	0e1b      	lsrs	r3, r3, #24
 8009332:	546b      	strb	r3, [r5, r1]
      offset += sizeof(this->floats[i]);
 8009334:	3404      	adds	r4, #4
      for( uint32_t i = 0; i < floats_length; i++){
 8009336:	3201      	adds	r2, #1
 8009338:	e7ea      	b.n	8009310 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x60>
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 800933a:	7f33      	ldrb	r3, [r6, #28]
 800933c:	552b      	strb	r3, [r5, r4]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 800933e:	1c63      	adds	r3, r4, #1
 8009340:	7f72      	ldrb	r2, [r6, #29]
 8009342:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8009344:	1ca3      	adds	r3, r4, #2
 8009346:	7fb2      	ldrb	r2, [r6, #30]
 8009348:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 800934a:	1ce3      	adds	r3, r4, #3
 800934c:	7ff2      	ldrb	r2, [r6, #31]
 800934e:	54ea      	strb	r2, [r5, r3]
      offset += sizeof(this->strings_length);
 8009350:	3404      	adds	r4, #4
      for( uint32_t i = 0; i < strings_length; i++){
 8009352:	f04f 0800 	mov.w	r8, #0
 8009356:	e00a      	b.n	800936e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      offset += 4;
 8009358:	3404      	adds	r4, #4
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 800935a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800935c:	463a      	mov	r2, r7
 800935e:	f853 1009 	ldr.w	r1, [r3, r9]
 8009362:	1928      	adds	r0, r5, r4
 8009364:	f001 fb84 	bl	800aa70 <memcpy>
      offset += length_stringsi;
 8009368:	443c      	add	r4, r7
      for( uint32_t i = 0; i < strings_length; i++){
 800936a:	f108 0801 	add.w	r8, r8, #1
 800936e:	69f3      	ldr	r3, [r6, #28]
 8009370:	4598      	cmp	r8, r3
 8009372:	d212      	bcs.n	800939a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xea>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8009374:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009376:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800937a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800937e:	f7fe f943 	bl	8007608 <strlen>
 8009382:	4607      	mov	r7, r0
      varToArr(outbuffer + offset, length_stringsi);
 8009384:	4620      	mov	r0, r4
 8009386:	2300      	movs	r3, #0
 8009388:	2b03      	cmp	r3, #3
 800938a:	d8e5      	bhi.n	8009358 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xa8>
      arr[i] = (var >> (8 * i));
 800938c:	18c1      	adds	r1, r0, r3
 800938e:	00da      	lsls	r2, r3, #3
 8009390:	fa27 f202 	lsr.w	r2, r7, r2
 8009394:	546a      	strb	r2, [r5, r1]
    for (size_t i = 0; i < sizeof(V); i++)
 8009396:	3301      	adds	r3, #1
 8009398:	e7f6      	b.n	8009388 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xd8>
    }
 800939a:	4620      	mov	r0, r4
 800939c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080093a0 <_ZNK8std_msgs6String9serializeEPh>:
    virtual int serialize(unsigned char *outbuffer) const
 80093a0:	b570      	push	{r4, r5, r6, lr}
 80093a2:	4606      	mov	r6, r0
 80093a4:	460d      	mov	r5, r1
      uint32_t length_data = strlen(this->data);
 80093a6:	6840      	ldr	r0, [r0, #4]
 80093a8:	f7fe f92e 	bl	8007608 <strlen>
 80093ac:	4604      	mov	r4, r0
 80093ae:	2300      	movs	r3, #0
 80093b0:	2b03      	cmp	r3, #3
 80093b2:	d805      	bhi.n	80093c0 <_ZNK8std_msgs6String9serializeEPh+0x20>
      arr[i] = (var >> (8 * i));
 80093b4:	00da      	lsls	r2, r3, #3
 80093b6:	fa24 f202 	lsr.w	r2, r4, r2
 80093ba:	54ea      	strb	r2, [r5, r3]
    for (size_t i = 0; i < sizeof(V); i++)
 80093bc:	3301      	adds	r3, #1
 80093be:	e7f7      	b.n	80093b0 <_ZNK8std_msgs6String9serializeEPh+0x10>
      memcpy(outbuffer + offset, this->data, length_data);
 80093c0:	4622      	mov	r2, r4
 80093c2:	6871      	ldr	r1, [r6, #4]
 80093c4:	1d28      	adds	r0, r5, #4
 80093c6:	f001 fb53 	bl	800aa70 <memcpy>
    }
 80093ca:	1d20      	adds	r0, r4, #4
 80093cc:	bd70      	pop	{r4, r5, r6, pc}

080093ce <_ZNK8std_msgs19MultiArrayDimension9serializeEPh>:
    virtual int serialize(unsigned char *outbuffer) const
 80093ce:	b570      	push	{r4, r5, r6, lr}
 80093d0:	4606      	mov	r6, r0
 80093d2:	460d      	mov	r5, r1
      uint32_t length_label = strlen(this->label);
 80093d4:	6840      	ldr	r0, [r0, #4]
 80093d6:	f7fe f917 	bl	8007608 <strlen>
 80093da:	4604      	mov	r4, r0
 80093dc:	2300      	movs	r3, #0
 80093de:	2b03      	cmp	r3, #3
 80093e0:	d805      	bhi.n	80093ee <_ZNK8std_msgs19MultiArrayDimension9serializeEPh+0x20>
      arr[i] = (var >> (8 * i));
 80093e2:	00da      	lsls	r2, r3, #3
 80093e4:	fa24 f202 	lsr.w	r2, r4, r2
 80093e8:	54ea      	strb	r2, [r5, r3]
    for (size_t i = 0; i < sizeof(V); i++)
 80093ea:	3301      	adds	r3, #1
 80093ec:	e7f7      	b.n	80093de <_ZNK8std_msgs19MultiArrayDimension9serializeEPh+0x10>
      memcpy(outbuffer + offset, this->label, length_label);
 80093ee:	4622      	mov	r2, r4
 80093f0:	6871      	ldr	r1, [r6, #4]
 80093f2:	1d28      	adds	r0, r5, #4
 80093f4:	f001 fb3c 	bl	800aa70 <memcpy>
      offset += length_label;
 80093f8:	1d23      	adds	r3, r4, #4
      *(outbuffer + offset + 0) = (this->size >> (8 * 0)) & 0xFF;
 80093fa:	7a32      	ldrb	r2, [r6, #8]
 80093fc:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 1) = (this->size >> (8 * 1)) & 0xFF;
 80093fe:	1d63      	adds	r3, r4, #5
 8009400:	7a72      	ldrb	r2, [r6, #9]
 8009402:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 2) = (this->size >> (8 * 2)) & 0xFF;
 8009404:	1da3      	adds	r3, r4, #6
 8009406:	7ab2      	ldrb	r2, [r6, #10]
 8009408:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 3) = (this->size >> (8 * 3)) & 0xFF;
 800940a:	1de3      	adds	r3, r4, #7
 800940c:	7af2      	ldrb	r2, [r6, #11]
 800940e:	54ea      	strb	r2, [r5, r3]
      offset += sizeof(this->size);
 8009410:	f104 0308 	add.w	r3, r4, #8
      *(outbuffer + offset + 0) = (this->stride >> (8 * 0)) & 0xFF;
 8009414:	7b32      	ldrb	r2, [r6, #12]
 8009416:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 1) = (this->stride >> (8 * 1)) & 0xFF;
 8009418:	f104 0309 	add.w	r3, r4, #9
 800941c:	7b72      	ldrb	r2, [r6, #13]
 800941e:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 2) = (this->stride >> (8 * 2)) & 0xFF;
 8009420:	f104 030a 	add.w	r3, r4, #10
 8009424:	7bb2      	ldrb	r2, [r6, #14]
 8009426:	54ea      	strb	r2, [r5, r3]
      *(outbuffer + offset + 3) = (this->stride >> (8 * 3)) & 0xFF;
 8009428:	f104 030b 	add.w	r3, r4, #11
 800942c:	7bf2      	ldrb	r2, [r6, #15]
 800942e:	54ea      	strb	r2, [r5, r3]
    }
 8009430:	f104 000c 	add.w	r0, r4, #12
 8009434:	bd70      	pop	{r4, r5, r6, pc}

08009436 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:
    virtual int deserialize(unsigned char *inbuffer)
 8009436:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009438:	4606      	mov	r6, r0
 800943a:	460d      	mov	r5, r1
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 800943c:	780c      	ldrb	r4, [r1, #0]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800943e:	784b      	ldrb	r3, [r1, #1]
 8009440:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8009444:	788b      	ldrb	r3, [r1, #2]
 8009446:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800944a:	78cb      	ldrb	r3, [r1, #3]
 800944c:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
      if(ints_lengthT > ints_length)
 8009450:	6843      	ldr	r3, [r0, #4]
 8009452:	429c      	cmp	r4, r3
 8009454:	d819      	bhi.n	800948a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x54>
      ints_length = ints_lengthT;
 8009456:	6074      	str	r4, [r6, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8009458:	2200      	movs	r2, #0
      offset += sizeof(this->ints_length);
 800945a:	2404      	movs	r4, #4
      for( uint32_t i = 0; i < ints_length; i++){
 800945c:	6873      	ldr	r3, [r6, #4]
 800945e:	429a      	cmp	r2, r3
 8009460:	d219      	bcs.n	8009496 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x60>
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8009462:	5d2b      	ldrb	r3, [r5, r4]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009464:	1c61      	adds	r1, r4, #1
 8009466:	5c69      	ldrb	r1, [r5, r1]
 8009468:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800946c:	1ca1      	adds	r1, r4, #2
 800946e:	5c69      	ldrb	r1, [r5, r1]
 8009470:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009474:	1ce1      	adds	r1, r4, #3
 8009476:	5c69      	ldrb	r1, [r5, r1]
 8009478:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
      this->st_ints = u_st_ints.real;
 800947c:	60b3      	str	r3, [r6, #8]
      offset += sizeof(this->st_ints);
 800947e:	3404      	adds	r4, #4
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8009480:	68f1      	ldr	r1, [r6, #12]
 8009482:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      for( uint32_t i = 0; i < ints_length; i++){
 8009486:	3201      	adds	r2, #1
 8009488:	e7e8      	b.n	800945c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x26>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 800948a:	00a1      	lsls	r1, r4, #2
 800948c:	68c0      	ldr	r0, [r0, #12]
 800948e:	f001 fb0f 	bl	800aab0 <realloc>
 8009492:	60f0      	str	r0, [r6, #12]
 8009494:	e7df      	b.n	8009456 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x20>
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8009496:	5d2f      	ldrb	r7, [r5, r4]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8009498:	1c63      	adds	r3, r4, #1
 800949a:	5ceb      	ldrb	r3, [r5, r3]
 800949c:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80094a0:	1ca3      	adds	r3, r4, #2
 80094a2:	5ceb      	ldrb	r3, [r5, r3]
 80094a4:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80094a8:	1ce3      	adds	r3, r4, #3
 80094aa:	5ceb      	ldrb	r3, [r5, r3]
 80094ac:	ea47 6703 	orr.w	r7, r7, r3, lsl #24
      offset += sizeof(this->floats_length);
 80094b0:	3404      	adds	r4, #4
      if(floats_lengthT > floats_length)
 80094b2:	6933      	ldr	r3, [r6, #16]
 80094b4:	429f      	cmp	r7, r3
 80094b6:	d818      	bhi.n	80094ea <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xb4>
      floats_length = floats_lengthT;
 80094b8:	6137      	str	r7, [r6, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 80094ba:	2200      	movs	r2, #0
 80094bc:	6933      	ldr	r3, [r6, #16]
 80094be:	429a      	cmp	r2, r3
 80094c0:	d219      	bcs.n	80094f6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xc0>
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80094c2:	5d2b      	ldrb	r3, [r5, r4]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80094c4:	1c61      	adds	r1, r4, #1
 80094c6:	5c69      	ldrb	r1, [r5, r1]
 80094c8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80094cc:	1ca1      	adds	r1, r4, #2
 80094ce:	5c69      	ldrb	r1, [r5, r1]
 80094d0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80094d4:	1ce1      	adds	r1, r4, #3
 80094d6:	5c69      	ldrb	r1, [r5, r1]
 80094d8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
      this->st_floats = u_st_floats.real;
 80094dc:	6173      	str	r3, [r6, #20]
      offset += sizeof(this->st_floats);
 80094de:	3404      	adds	r4, #4
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 80094e0:	69b1      	ldr	r1, [r6, #24]
 80094e2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      for( uint32_t i = 0; i < floats_length; i++){
 80094e6:	3201      	adds	r2, #1
 80094e8:	e7e8      	b.n	80094bc <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x86>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 80094ea:	00b9      	lsls	r1, r7, #2
 80094ec:	69b0      	ldr	r0, [r6, #24]
 80094ee:	f001 fadf 	bl	800aab0 <realloc>
 80094f2:	61b0      	str	r0, [r6, #24]
 80094f4:	e7e0      	b.n	80094b8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x82>
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80094f6:	5d2f      	ldrb	r7, [r5, r4]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80094f8:	1c63      	adds	r3, r4, #1
 80094fa:	5ceb      	ldrb	r3, [r5, r3]
 80094fc:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8009500:	1ca3      	adds	r3, r4, #2
 8009502:	5ceb      	ldrb	r3, [r5, r3]
 8009504:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8009508:	1ce3      	adds	r3, r4, #3
 800950a:	5ceb      	ldrb	r3, [r5, r3]
 800950c:	ea47 6703 	orr.w	r7, r7, r3, lsl #24
      offset += sizeof(this->strings_length);
 8009510:	3404      	adds	r4, #4
      if(strings_lengthT > strings_length)
 8009512:	69f3      	ldr	r3, [r6, #28]
 8009514:	429f      	cmp	r7, r3
 8009516:	d803      	bhi.n	8009520 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xea>
      strings_length = strings_lengthT;
 8009518:	61f7      	str	r7, [r6, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 800951a:	f04f 0e00 	mov.w	lr, #0
 800951e:	e01b      	b.n	8009558 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x122>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8009520:	00b9      	lsls	r1, r7, #2
 8009522:	6a70      	ldr	r0, [r6, #36]	; 0x24
 8009524:	f001 fac4 	bl	800aab0 <realloc>
 8009528:	6270      	str	r0, [r6, #36]	; 0x24
 800952a:	e7f5      	b.n	8009518 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xe2>
      offset += 4;
 800952c:	3404      	adds	r4, #4
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800952e:	4623      	mov	r3, r4
 8009530:	18a0      	adds	r0, r4, r2
 8009532:	4283      	cmp	r3, r0
 8009534:	d204      	bcs.n	8009540 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x10a>
          inbuffer[k-1]=inbuffer[k];
 8009536:	1e59      	subs	r1, r3, #1
 8009538:	5cef      	ldrb	r7, [r5, r3]
 800953a:	546f      	strb	r7, [r5, r1]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800953c:	3301      	adds	r3, #1
 800953e:	e7f7      	b.n	8009530 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xfa>
      inbuffer[offset+length_st_strings-1]=0;
 8009540:	1e43      	subs	r3, r0, #1
 8009542:	2200      	movs	r2, #0
 8009544:	54ea      	strb	r2, [r5, r3]
      this->st_strings = (char *)(inbuffer + offset-1);
 8009546:	3c01      	subs	r4, #1
 8009548:	192b      	adds	r3, r5, r4
 800954a:	6233      	str	r3, [r6, #32]
      offset += length_st_strings;
 800954c:	4604      	mov	r4, r0
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 800954e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8009550:	f842 302e 	str.w	r3, [r2, lr, lsl #2]
      for( uint32_t i = 0; i < strings_length; i++){
 8009554:	f10e 0e01 	add.w	lr, lr, #1
 8009558:	69f3      	ldr	r3, [r6, #28]
 800955a:	459e      	cmp	lr, r3
 800955c:	d20b      	bcs.n	8009576 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x140>
      arrToVar(length_st_strings, (inbuffer + offset));
 800955e:	4627      	mov	r7, r4
    var = 0;
 8009560:	2200      	movs	r2, #0
    for (size_t i = 0; i < sizeof(V); i++)
 8009562:	4613      	mov	r3, r2
 8009564:	2b03      	cmp	r3, #3
 8009566:	d8e1      	bhi.n	800952c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      var |= (arr[i] << (8 * i));
 8009568:	19e9      	adds	r1, r5, r7
 800956a:	5cc9      	ldrb	r1, [r1, r3]
 800956c:	00d8      	lsls	r0, r3, #3
 800956e:	4081      	lsls	r1, r0
 8009570:	430a      	orrs	r2, r1
    for (size_t i = 0; i < sizeof(V); i++)
 8009572:	3301      	adds	r3, #1
 8009574:	e7f6      	b.n	8009564 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x12e>
    }
 8009576:	4620      	mov	r0, r4
 8009578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800957c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE>:
      }
    }
    configured_ = true;
  }

  virtual int publish(int id, const Msg * msg)
 800957c:	b530      	push	{r4, r5, lr}
 800957e:	b085      	sub	sp, #20
  {
    if (id >= 100 && !configured_)
 8009580:	2963      	cmp	r1, #99	; 0x63
 8009582:	dd03      	ble.n	800958c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x10>
 8009584:	f890 38f4 	ldrb.w	r3, [r0, #2292]	; 0x8f4
 8009588:	2b00      	cmp	r3, #0
 800958a:	d067      	beq.n	800965c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xe0>
 800958c:	460d      	mov	r5, r1
 800958e:	4604      	mov	r4, r0
      return 0;

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8009590:	6813      	ldr	r3, [r2, #0]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f200 411f 	addw	r1, r0, #1055	; 0x41f
 8009598:	4610      	mov	r0, r2
 800959a:	4798      	blx	r3

    /* setup the header */
    message_out[0] = 0xff;
 800959c:	23ff      	movs	r3, #255	; 0xff
 800959e:	f884 3418 	strb.w	r3, [r4, #1048]	; 0x418
    message_out[1] = PROTOCOL_VER;
 80095a2:	23fe      	movs	r3, #254	; 0xfe
 80095a4:	f884 3419 	strb.w	r3, [r4, #1049]	; 0x419
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 80095a8:	b2c3      	uxtb	r3, r0
 80095aa:	f884 341a 	strb.w	r3, [r4, #1050]	; 0x41a
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80095ae:	f3c0 2207 	ubfx	r2, r0, #8, #8
 80095b2:	f884 241b 	strb.w	r2, [r4, #1051]	; 0x41b
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 80095b6:	4413      	add	r3, r2
 80095b8:	b2db      	uxtb	r3, r3
 80095ba:	43db      	mvns	r3, r3
 80095bc:	f884 341c 	strb.w	r3, [r4, #1052]	; 0x41c
    message_out[5] = (uint8_t)((int16_t)id & 255);
 80095c0:	f884 541d 	strb.w	r5, [r4, #1053]	; 0x41d
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 80095c4:	f345 2307 	sbfx	r3, r5, #8, #8
 80095c8:	f884 341e 	strb.w	r3, [r4, #1054]	; 0x41e

    /* calculate checksum */
    int chk = 0;
    for (int i = 5; i < l + 7; i++)
 80095cc:	2305      	movs	r3, #5
    int chk = 0;
 80095ce:	2200      	movs	r2, #0
    for (int i = 5; i < l + 7; i++)
 80095d0:	1dc1      	adds	r1, r0, #7
 80095d2:	428b      	cmp	r3, r1
 80095d4:	da05      	bge.n	80095e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x66>
      chk += message_out[i];
 80095d6:	18e1      	adds	r1, r4, r3
 80095d8:	f891 1418 	ldrb.w	r1, [r1, #1048]	; 0x418
 80095dc:	440a      	add	r2, r1
    for (int i = 5; i < l + 7; i++)
 80095de:	3301      	adds	r3, #1
 80095e0:	e7f6      	b.n	80095d0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x54>
    l += 7;
    message_out[l++] = 255 - (chk % 256);
 80095e2:	f100 0508 	add.w	r5, r0, #8
 80095e6:	4253      	negs	r3, r2
 80095e8:	b2d2      	uxtb	r2, r2
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	bf58      	it	pl
 80095ee:	425a      	negpl	r2, r3
 80095f0:	43d2      	mvns	r2, r2
 80095f2:	4421      	add	r1, r4
 80095f4:	f881 2418 	strb.w	r2, [r1, #1048]	; 0x418

    if (l <= OUTPUT_SIZE)
 80095f8:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80095fc:	dc1e      	bgt.n	800963c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xc0>
    {
      hardware_.write(message_out, l);
 80095fe:	f504 6183 	add.w	r1, r4, #1048	; 0x418
		return com->read();
	}

	void write(uint8_t* data, int length)
	{
		com->write(data, length);
 8009602:	6860      	ldr	r0, [r4, #4]
		if (length > BUF_SIZE || length < 1)
 8009604:	1e6b      	subs	r3, r5, #1
 8009606:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800960a:	d228      	bcs.n	800965e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xe2>
		while(!tx_cplt)
 800960c:	f890 3800 	ldrb.w	r3, [r0, #2048]	; 0x800
 8009610:	2b00      	cmp	r3, #0
 8009612:	d0fb      	beq.n	800960c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x90>
 8009614:	2300      	movs	r3, #0
		for (int i = 0; i < length; i++)
 8009616:	429d      	cmp	r5, r3
 8009618:	dd03      	ble.n	8009622 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xa6>
			tx_buf[i] = c[i];
 800961a:	5cca      	ldrb	r2, [r1, r3]
 800961c:	54c2      	strb	r2, [r0, r3]
		for (int i = 0; i < length; i++)
 800961e:	3301      	adds	r3, #1
 8009620:	e7f9      	b.n	8009616 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x9a>
		if(tx_cplt)
 8009622:	f890 3800 	ldrb.w	r3, [r0, #2048]	; 0x800
 8009626:	b1d3      	cbz	r3, 800965e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xe2>
			tx_cplt = false;
 8009628:	2300      	movs	r3, #0
 800962a:	f880 3800 	strb.w	r3, [r0, #2048]	; 0x800
			HAL_UART_Transmit_DMA(&huart, tx_buf, length);
 800962e:	b2aa      	uxth	r2, r5
 8009630:	4601      	mov	r1, r0
 8009632:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 8009636:	f7fd fa74 	bl	8006b22 <HAL_UART_Transmit_DMA>
 800963a:	e010      	b.n	800965e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xe2>
      msg("")
 800963c:	4b09      	ldr	r3, [pc, #36]	; (8009664 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xe8>)
 800963e:	9301      	str	r3, [sp, #4]

private:
  void log(char byte, const char * msg)
  {
    rosserial_msgs::Log l;
    l.level = byte;
 8009640:	2303      	movs	r3, #3
 8009642:	f88d 3008 	strb.w	r3, [sp, #8]
    l.msg = (char*)msg;
 8009646:	4b08      	ldr	r3, [pc, #32]	; (8009668 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xec>)
 8009648:	9303      	str	r3, [sp, #12]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 800964a:	6823      	ldr	r3, [r4, #0]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	aa01      	add	r2, sp, #4
 8009650:	2107      	movs	r1, #7
 8009652:	4620      	mov	r0, r4
 8009654:	4798      	blx	r3
      return -1;
 8009656:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800965a:	e000      	b.n	800965e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xe2>
      return 0;
 800965c:	2500      	movs	r5, #0
  }
 800965e:	4628      	mov	r0, r5
 8009660:	b005      	add	sp, #20
 8009662:	bd30      	pop	{r4, r5, pc}
 8009664:	0800b610 	.word	0x0800b610
 8009668:	0800b790 	.word	0x0800b790

0800966c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>:
    virtual int deserialize(unsigned char *inbuffer)
 800966c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009670:	4605      	mov	r5, r0
 8009672:	460e      	mov	r6, r1
      uint32_t dim_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8009674:	780c      	ldrb	r4, [r1, #0]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8009676:	784b      	ldrb	r3, [r1, #1]
 8009678:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 800967c:	788b      	ldrb	r3, [r1, #2]
 800967e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8009682:	78cb      	ldrb	r3, [r1, #3]
 8009684:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
      if(dim_lengthT > dim_length)
 8009688:	6843      	ldr	r3, [r0, #4]
 800968a:	429c      	cmp	r4, r3
 800968c:	d804      	bhi.n	8009698 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x2c>
      dim_length = dim_lengthT;
 800968e:	606c      	str	r4, [r5, #4]
      for( uint32_t i = 0; i < dim_length; i++){
 8009690:	f04f 0c00 	mov.w	ip, #0
      offset += sizeof(this->dim_length);
 8009694:	2004      	movs	r0, #4
 8009696:	e059      	b.n	800974c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0xe0>
        this->dim = (std_msgs::MultiArrayDimension*)realloc(this->dim, dim_lengthT * sizeof(std_msgs::MultiArrayDimension));
 8009698:	0121      	lsls	r1, r4, #4
 800969a:	6980      	ldr	r0, [r0, #24]
 800969c:	f001 fa08 	bl	800aab0 <realloc>
 80096a0:	61a8      	str	r0, [r5, #24]
 80096a2:	e7f4      	b.n	800968e <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x22>
 80096a4:	2304      	movs	r3, #4
      for(unsigned int k= offset; k< offset+length_label; ++k){
 80096a6:	1d0c      	adds	r4, r1, #4
 80096a8:	429c      	cmp	r4, r3
 80096aa:	d904      	bls.n	80096b6 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x4a>
          inbuffer[k-1]=inbuffer[k];
 80096ac:	1e5c      	subs	r4, r3, #1
 80096ae:	5cd7      	ldrb	r7, [r2, r3]
 80096b0:	5517      	strb	r7, [r2, r4]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 80096b2:	3301      	adds	r3, #1
 80096b4:	e7f7      	b.n	80096a6 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x3a>
      inbuffer[offset+length_label-1]=0;
 80096b6:	1ccb      	adds	r3, r1, #3
 80096b8:	2700      	movs	r7, #0
 80096ba:	54d7      	strb	r7, [r2, r3]
      this->label = (char *)(inbuffer + offset-1);
 80096bc:	1cd3      	adds	r3, r2, #3
 80096be:	f8ce 3004 	str.w	r3, [lr, #4]
      this->size =  ((uint32_t) (*(inbuffer + offset)));
 80096c2:	5d13      	ldrb	r3, [r2, r4]
 80096c4:	f8ce 3008 	str.w	r3, [lr, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80096c8:	1d4c      	adds	r4, r1, #5
 80096ca:	5d14      	ldrb	r4, [r2, r4]
 80096cc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80096d0:	f8ce 3008 	str.w	r3, [lr, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80096d4:	1d8c      	adds	r4, r1, #6
 80096d6:	5d14      	ldrb	r4, [r2, r4]
 80096d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80096dc:	f8ce 3008 	str.w	r3, [lr, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80096e0:	1dcc      	adds	r4, r1, #7
 80096e2:	5d14      	ldrb	r4, [r2, r4]
 80096e4:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 80096e8:	f8ce 3008 	str.w	r3, [lr, #8]
      offset += sizeof(this->size);
 80096ec:	f101 0308 	add.w	r3, r1, #8
      this->stride =  ((uint32_t) (*(inbuffer + offset)));
 80096f0:	5cd3      	ldrb	r3, [r2, r3]
 80096f2:	f8ce 300c 	str.w	r3, [lr, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80096f6:	f101 0409 	add.w	r4, r1, #9
 80096fa:	5d14      	ldrb	r4, [r2, r4]
 80096fc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8009700:	f8ce 300c 	str.w	r3, [lr, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009704:	f101 040a 	add.w	r4, r1, #10
 8009708:	5d14      	ldrb	r4, [r2, r4]
 800970a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800970e:	f8ce 300c 	str.w	r3, [lr, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009712:	f101 040b 	add.w	r4, r1, #11
 8009716:	5d12      	ldrb	r2, [r2, r4]
 8009718:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800971c:	f8ce 300c 	str.w	r3, [lr, #12]
      offset += sizeof(this->stride);
 8009720:	310c      	adds	r1, #12
      offset += this->st_dim.deserialize(inbuffer + offset);
 8009722:	4408      	add	r0, r1
        memcpy( &(this->dim[i]), &(this->st_dim), sizeof(std_msgs::MultiArrayDimension));
 8009724:	69a9      	ldr	r1, [r5, #24]
 8009726:	ea4f 120c 	mov.w	r2, ip, lsl #4
 800972a:	188b      	adds	r3, r1, r2
 800972c:	f8de 9000 	ldr.w	r9, [lr]
 8009730:	f8de 8004 	ldr.w	r8, [lr, #4]
 8009734:	f8de 7008 	ldr.w	r7, [lr, #8]
 8009738:	f8de 400c 	ldr.w	r4, [lr, #12]
 800973c:	f841 9002 	str.w	r9, [r1, r2]
 8009740:	f8c3 8004 	str.w	r8, [r3, #4]
 8009744:	609f      	str	r7, [r3, #8]
 8009746:	60dc      	str	r4, [r3, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8009748:	f10c 0c01 	add.w	ip, ip, #1
 800974c:	686b      	ldr	r3, [r5, #4]
 800974e:	459c      	cmp	ip, r3
 8009750:	d20c      	bcs.n	800976c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x100>
      offset += this->st_dim.deserialize(inbuffer + offset);
 8009752:	f105 0e08 	add.w	lr, r5, #8
 8009756:	1832      	adds	r2, r6, r0
    var = 0;
 8009758:	2100      	movs	r1, #0
    for (size_t i = 0; i < sizeof(V); i++)
 800975a:	460b      	mov	r3, r1
 800975c:	2b03      	cmp	r3, #3
 800975e:	d8a1      	bhi.n	80096a4 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x38>
      var |= (arr[i] << (8 * i));
 8009760:	5cd4      	ldrb	r4, [r2, r3]
 8009762:	00df      	lsls	r7, r3, #3
 8009764:	40bc      	lsls	r4, r7
 8009766:	4321      	orrs	r1, r4
    for (size_t i = 0; i < sizeof(V); i++)
 8009768:	3301      	adds	r3, #1
 800976a:	e7f7      	b.n	800975c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0xf0>
      this->data_offset =  ((uint32_t) (*(inbuffer + offset)));
 800976c:	5c33      	ldrb	r3, [r6, r0]
 800976e:	61eb      	str	r3, [r5, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009770:	1c42      	adds	r2, r0, #1
 8009772:	5cb2      	ldrb	r2, [r6, r2]
 8009774:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009778:	61eb      	str	r3, [r5, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800977a:	1c82      	adds	r2, r0, #2
 800977c:	5cb2      	ldrb	r2, [r6, r2]
 800977e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009782:	61eb      	str	r3, [r5, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009784:	1cc2      	adds	r2, r0, #3
 8009786:	5cb2      	ldrb	r2, [r6, r2]
 8009788:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800978c:	61eb      	str	r3, [r5, #28]
    }
 800978e:	3004      	adds	r0, #4
 8009790:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009794 <_ZNK8std_msgs15Int32MultiArray9serializeEPh>:
    virtual int serialize(unsigned char *outbuffer) const
 8009794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009798:	4606      	mov	r6, r0
 800979a:	460c      	mov	r4, r1
      offset += this->layout.serialize(outbuffer + offset);
 800979c:	f100 0804 	add.w	r8, r0, #4
      *(outbuffer + offset + 0) = (this->dim_length >> (8 * 0)) & 0xFF;
 80097a0:	f898 3004 	ldrb.w	r3, [r8, #4]
 80097a4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (this->dim_length >> (8 * 1)) & 0xFF;
 80097a6:	f898 3005 	ldrb.w	r3, [r8, #5]
 80097aa:	704b      	strb	r3, [r1, #1]
      *(outbuffer + offset + 2) = (this->dim_length >> (8 * 2)) & 0xFF;
 80097ac:	f898 3006 	ldrb.w	r3, [r8, #6]
 80097b0:	708b      	strb	r3, [r1, #2]
      *(outbuffer + offset + 3) = (this->dim_length >> (8 * 3)) & 0xFF;
 80097b2:	f898 3007 	ldrb.w	r3, [r8, #7]
 80097b6:	70cb      	strb	r3, [r1, #3]
      for( uint32_t i = 0; i < dim_length; i++){
 80097b8:	2500      	movs	r5, #0
      offset += sizeof(this->dim_length);
 80097ba:	2704      	movs	r7, #4
      for( uint32_t i = 0; i < dim_length; i++){
 80097bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80097c0:	42ab      	cmp	r3, r5
 80097c2:	d90a      	bls.n	80097da <_ZNK8std_msgs15Int32MultiArray9serializeEPh+0x46>
      offset += this->dim[i].serialize(outbuffer + offset);
 80097c4:	f8d8 0018 	ldr.w	r0, [r8, #24]
 80097c8:	012b      	lsls	r3, r5, #4
 80097ca:	58c2      	ldr	r2, [r0, r3]
 80097cc:	6812      	ldr	r2, [r2, #0]
 80097ce:	19e1      	adds	r1, r4, r7
 80097d0:	4418      	add	r0, r3
 80097d2:	4790      	blx	r2
 80097d4:	4407      	add	r7, r0
      for( uint32_t i = 0; i < dim_length; i++){
 80097d6:	3501      	adds	r5, #1
 80097d8:	e7f0      	b.n	80097bc <_ZNK8std_msgs15Int32MultiArray9serializeEPh+0x28>
      *(outbuffer + offset + 0) = (this->data_offset >> (8 * 0)) & 0xFF;
 80097da:	f898 301c 	ldrb.w	r3, [r8, #28]
 80097de:	55e3      	strb	r3, [r4, r7]
      *(outbuffer + offset + 1) = (this->data_offset >> (8 * 1)) & 0xFF;
 80097e0:	1c7b      	adds	r3, r7, #1
 80097e2:	f898 201d 	ldrb.w	r2, [r8, #29]
 80097e6:	54e2      	strb	r2, [r4, r3]
      *(outbuffer + offset + 2) = (this->data_offset >> (8 * 2)) & 0xFF;
 80097e8:	1cbb      	adds	r3, r7, #2
 80097ea:	f898 201e 	ldrb.w	r2, [r8, #30]
 80097ee:	54e2      	strb	r2, [r4, r3]
      *(outbuffer + offset + 3) = (this->data_offset >> (8 * 3)) & 0xFF;
 80097f0:	1cfb      	adds	r3, r7, #3
 80097f2:	f898 201f 	ldrb.w	r2, [r8, #31]
 80097f6:	54e2      	strb	r2, [r4, r3]
      offset += sizeof(this->data_offset);
 80097f8:	1d38      	adds	r0, r7, #4
      *(outbuffer + offset + 0) = (this->data_length >> (8 * 0)) & 0xFF;
 80097fa:	f896 3024 	ldrb.w	r3, [r6, #36]	; 0x24
 80097fe:	5423      	strb	r3, [r4, r0]
      *(outbuffer + offset + 1) = (this->data_length >> (8 * 1)) & 0xFF;
 8009800:	1d7b      	adds	r3, r7, #5
 8009802:	f896 2025 	ldrb.w	r2, [r6, #37]	; 0x25
 8009806:	54e2      	strb	r2, [r4, r3]
      *(outbuffer + offset + 2) = (this->data_length >> (8 * 2)) & 0xFF;
 8009808:	1dbb      	adds	r3, r7, #6
 800980a:	f896 2026 	ldrb.w	r2, [r6, #38]	; 0x26
 800980e:	54e2      	strb	r2, [r4, r3]
      *(outbuffer + offset + 3) = (this->data_length >> (8 * 3)) & 0xFF;
 8009810:	3707      	adds	r7, #7
 8009812:	f896 3027 	ldrb.w	r3, [r6, #39]	; 0x27
 8009816:	55e3      	strb	r3, [r4, r7]
      offset += sizeof(this->data_length);
 8009818:	3004      	adds	r0, #4
      for( uint32_t i = 0; i < data_length; i++){
 800981a:	2200      	movs	r2, #0
 800981c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800981e:	429a      	cmp	r2, r3
 8009820:	d211      	bcs.n	8009846 <_ZNK8std_msgs15Int32MultiArray9serializeEPh+0xb2>
      u_datai.real = this->data[i];
 8009822:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8009824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
      *(outbuffer + offset + 0) = (u_datai.base >> (8 * 0)) & 0xFF;
 8009828:	5423      	strb	r3, [r4, r0]
      *(outbuffer + offset + 1) = (u_datai.base >> (8 * 1)) & 0xFF;
 800982a:	1c41      	adds	r1, r0, #1
 800982c:	f3c3 2507 	ubfx	r5, r3, #8, #8
 8009830:	5465      	strb	r5, [r4, r1]
      *(outbuffer + offset + 2) = (u_datai.base >> (8 * 2)) & 0xFF;
 8009832:	1c81      	adds	r1, r0, #2
 8009834:	f3c3 4507 	ubfx	r5, r3, #16, #8
 8009838:	5465      	strb	r5, [r4, r1]
      *(outbuffer + offset + 3) = (u_datai.base >> (8 * 3)) & 0xFF;
 800983a:	1cc1      	adds	r1, r0, #3
 800983c:	0e1b      	lsrs	r3, r3, #24
 800983e:	5463      	strb	r3, [r4, r1]
      offset += sizeof(this->data[i]);
 8009840:	3004      	adds	r0, #4
      for( uint32_t i = 0; i < data_length; i++){
 8009842:	3201      	adds	r2, #1
 8009844:	e7ea      	b.n	800981c <_ZNK8std_msgs15Int32MultiArray9serializeEPh+0x88>
    }
 8009846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800984a <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh>:
  virtual void callback(unsigned char* data)
 800984a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800984e:	4607      	mov	r7, r0
 8009850:	460c      	mov	r4, r1
    msg.deserialize(data);
 8009852:	f100 060c 	add.w	r6, r0, #12
      offset += this->layout.deserialize(inbuffer + offset);
 8009856:	f100 0510 	add.w	r5, r0, #16
      uint32_t dim_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 800985a:	f891 8000 	ldrb.w	r8, [r1]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800985e:	784b      	ldrb	r3, [r1, #1]
 8009860:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8009864:	788b      	ldrb	r3, [r1, #2]
 8009866:	ea48 4803 	orr.w	r8, r8, r3, lsl #16
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800986a:	78cb      	ldrb	r3, [r1, #3]
 800986c:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
      if(dim_lengthT > dim_length)
 8009870:	686b      	ldr	r3, [r5, #4]
 8009872:	4598      	cmp	r8, r3
 8009874:	d806      	bhi.n	8009884 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x3a>
      dim_length = dim_lengthT;
 8009876:	f8c5 8004 	str.w	r8, [r5, #4]
      for( uint32_t i = 0; i < dim_length; i++){
 800987a:	f04f 0c00 	mov.w	ip, #0
      offset += sizeof(this->dim_length);
 800987e:	f04f 0804 	mov.w	r8, #4
 8009882:	e05f      	b.n	8009944 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0xfa>
        this->dim = (std_msgs::MultiArrayDimension*)realloc(this->dim, dim_lengthT * sizeof(std_msgs::MultiArrayDimension));
 8009884:	ea4f 1108 	mov.w	r1, r8, lsl #4
 8009888:	69a8      	ldr	r0, [r5, #24]
 800988a:	f001 f911 	bl	800aab0 <realloc>
 800988e:	61a8      	str	r0, [r5, #24]
 8009890:	e7f1      	b.n	8009876 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x2c>
 8009892:	2304      	movs	r3, #4
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8009894:	1d08      	adds	r0, r1, #4
 8009896:	4298      	cmp	r0, r3
 8009898:	d906      	bls.n	80098a8 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x5e>
          inbuffer[k-1]=inbuffer[k];
 800989a:	1e58      	subs	r0, r3, #1
 800989c:	f812 9003 	ldrb.w	r9, [r2, r3]
 80098a0:	f802 9000 	strb.w	r9, [r2, r0]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 80098a4:	3301      	adds	r3, #1
 80098a6:	e7f5      	b.n	8009894 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x4a>
      inbuffer[offset+length_label-1]=0;
 80098a8:	1ccb      	adds	r3, r1, #3
 80098aa:	f04f 0900 	mov.w	r9, #0
 80098ae:	f802 9003 	strb.w	r9, [r2, r3]
      this->label = (char *)(inbuffer + offset-1);
 80098b2:	1cd3      	adds	r3, r2, #3
 80098b4:	f8ce 3004 	str.w	r3, [lr, #4]
      this->size =  ((uint32_t) (*(inbuffer + offset)));
 80098b8:	5c13      	ldrb	r3, [r2, r0]
 80098ba:	f8ce 3008 	str.w	r3, [lr, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80098be:	1d48      	adds	r0, r1, #5
 80098c0:	5c10      	ldrb	r0, [r2, r0]
 80098c2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80098c6:	f8ce 3008 	str.w	r3, [lr, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80098ca:	1d88      	adds	r0, r1, #6
 80098cc:	5c10      	ldrb	r0, [r2, r0]
 80098ce:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80098d2:	f8ce 3008 	str.w	r3, [lr, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80098d6:	1dc8      	adds	r0, r1, #7
 80098d8:	5c10      	ldrb	r0, [r2, r0]
 80098da:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80098de:	f8ce 3008 	str.w	r3, [lr, #8]
      offset += sizeof(this->size);
 80098e2:	f101 0308 	add.w	r3, r1, #8
      this->stride =  ((uint32_t) (*(inbuffer + offset)));
 80098e6:	5cd3      	ldrb	r3, [r2, r3]
 80098e8:	f8ce 300c 	str.w	r3, [lr, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80098ec:	f101 0009 	add.w	r0, r1, #9
 80098f0:	5c10      	ldrb	r0, [r2, r0]
 80098f2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80098f6:	f8ce 300c 	str.w	r3, [lr, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80098fa:	f101 000a 	add.w	r0, r1, #10
 80098fe:	5c10      	ldrb	r0, [r2, r0]
 8009900:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009904:	f8ce 300c 	str.w	r3, [lr, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009908:	f101 000b 	add.w	r0, r1, #11
 800990c:	5c12      	ldrb	r2, [r2, r0]
 800990e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8009912:	f8ce 300c 	str.w	r3, [lr, #12]
      offset += sizeof(this->stride);
 8009916:	310c      	adds	r1, #12
      offset += this->st_dim.deserialize(inbuffer + offset);
 8009918:	4488      	add	r8, r1
        memcpy( &(this->dim[i]), &(this->st_dim), sizeof(std_msgs::MultiArrayDimension));
 800991a:	69a9      	ldr	r1, [r5, #24]
 800991c:	ea4f 120c 	mov.w	r2, ip, lsl #4
 8009920:	188b      	adds	r3, r1, r2
 8009922:	f8de b000 	ldr.w	fp, [lr]
 8009926:	f8de a004 	ldr.w	sl, [lr, #4]
 800992a:	f8de 9008 	ldr.w	r9, [lr, #8]
 800992e:	f8de 000c 	ldr.w	r0, [lr, #12]
 8009932:	f841 b002 	str.w	fp, [r1, r2]
 8009936:	f8c3 a004 	str.w	sl, [r3, #4]
 800993a:	f8c3 9008 	str.w	r9, [r3, #8]
 800993e:	60d8      	str	r0, [r3, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8009940:	f10c 0c01 	add.w	ip, ip, #1
 8009944:	686b      	ldr	r3, [r5, #4]
 8009946:	4563      	cmp	r3, ip
 8009948:	d90f      	bls.n	800996a <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x120>
      offset += this->st_dim.deserialize(inbuffer + offset);
 800994a:	f105 0e08 	add.w	lr, r5, #8
 800994e:	eb04 0208 	add.w	r2, r4, r8
    var = 0;
 8009952:	2100      	movs	r1, #0
    for (size_t i = 0; i < sizeof(V); i++)
 8009954:	460b      	mov	r3, r1
 8009956:	2b03      	cmp	r3, #3
 8009958:	d89b      	bhi.n	8009892 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x48>
      var |= (arr[i] << (8 * i));
 800995a:	5cd0      	ldrb	r0, [r2, r3]
 800995c:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8009960:	fa00 f009 	lsl.w	r0, r0, r9
 8009964:	4301      	orrs	r1, r0
    for (size_t i = 0; i < sizeof(V); i++)
 8009966:	3301      	adds	r3, #1
 8009968:	e7f5      	b.n	8009956 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x10c>
      this->data_offset =  ((uint32_t) (*(inbuffer + offset)));
 800996a:	f814 3008 	ldrb.w	r3, [r4, r8]
 800996e:	61eb      	str	r3, [r5, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009970:	f108 0201 	add.w	r2, r8, #1
 8009974:	5ca2      	ldrb	r2, [r4, r2]
 8009976:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800997a:	61eb      	str	r3, [r5, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800997c:	f108 0202 	add.w	r2, r8, #2
 8009980:	5ca2      	ldrb	r2, [r4, r2]
 8009982:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009986:	61eb      	str	r3, [r5, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009988:	f108 0203 	add.w	r2, r8, #3
 800998c:	5ca2      	ldrb	r2, [r4, r2]
 800998e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8009992:	61eb      	str	r3, [r5, #28]
      offset += sizeof(this->data_offset);
 8009994:	f108 0504 	add.w	r5, r8, #4
      uint32_t data_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8009998:	5d63      	ldrb	r3, [r4, r5]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800999a:	f108 0205 	add.w	r2, r8, #5
 800999e:	5ca2      	ldrb	r2, [r4, r2]
 80099a0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80099a4:	f108 0206 	add.w	r2, r8, #6
 80099a8:	5ca2      	ldrb	r2, [r4, r2]
 80099aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80099ae:	f108 0807 	add.w	r8, r8, #7
 80099b2:	f814 8008 	ldrb.w	r8, [r4, r8]
 80099b6:	ea43 6808 	orr.w	r8, r3, r8, lsl #24
      offset += sizeof(this->data_length);
 80099ba:	3504      	adds	r5, #4
      if(data_lengthT > data_length)
 80099bc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80099be:	4598      	cmp	r8, r3
 80099c0:	d819      	bhi.n	80099f6 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x1ac>
      data_length = data_lengthT;
 80099c2:	f8c6 8024 	str.w	r8, [r6, #36]	; 0x24
      for( uint32_t i = 0; i < data_length; i++){
 80099c6:	2200      	movs	r2, #0
 80099c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d91a      	bls.n	8009a04 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x1ba>
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80099ce:	5d63      	ldrb	r3, [r4, r5]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80099d0:	1c69      	adds	r1, r5, #1
 80099d2:	5c61      	ldrb	r1, [r4, r1]
 80099d4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80099d8:	1ca9      	adds	r1, r5, #2
 80099da:	5c61      	ldrb	r1, [r4, r1]
 80099dc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80099e0:	1ce9      	adds	r1, r5, #3
 80099e2:	5c61      	ldrb	r1, [r4, r1]
 80099e4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
      this->st_data = u_st_data.real;
 80099e8:	62b3      	str	r3, [r6, #40]	; 0x28
      offset += sizeof(this->st_data);
 80099ea:	3504      	adds	r5, #4
        memcpy( &(this->data[i]), &(this->st_data), sizeof(int32_t));
 80099ec:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 80099ee:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      for( uint32_t i = 0; i < data_length; i++){
 80099f2:	3201      	adds	r2, #1
 80099f4:	e7e8      	b.n	80099c8 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x17e>
        this->data = (int32_t*)realloc(this->data, data_lengthT * sizeof(int32_t));
 80099f6:	ea4f 0188 	mov.w	r1, r8, lsl #2
 80099fa:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80099fc:	f001 f858 	bl	800aab0 <realloc>
 8009a00:	62f0      	str	r0, [r6, #44]	; 0x2c
 8009a02:	e7de      	b.n	80099c2 <_ZN3ros10SubscriberIN8std_msgs15Int32MultiArrayEvE8callbackEPh+0x178>
    this->cb_(msg);
 8009a04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a06:	4630      	mov	r0, r6
 8009a08:	4798      	blx	r3
 8009a0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009a0e <_ZN8std_msgs15Int32MultiArray11deserializeEPh>:
    virtual int deserialize(unsigned char *inbuffer)
 8009a0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a12:	4606      	mov	r6, r0
 8009a14:	460c      	mov	r4, r1
      offset += this->layout.deserialize(inbuffer + offset);
 8009a16:	1d05      	adds	r5, r0, #4
      uint32_t dim_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8009a18:	780f      	ldrb	r7, [r1, #0]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8009a1a:	784b      	ldrb	r3, [r1, #1]
 8009a1c:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8009a20:	788b      	ldrb	r3, [r1, #2]
 8009a22:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8009a26:	78cb      	ldrb	r3, [r1, #3]
 8009a28:	ea47 6703 	orr.w	r7, r7, r3, lsl #24
      if(dim_lengthT > dim_length)
 8009a2c:	686b      	ldr	r3, [r5, #4]
 8009a2e:	429f      	cmp	r7, r3
 8009a30:	d805      	bhi.n	8009a3e <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x30>
      dim_length = dim_lengthT;
 8009a32:	606f      	str	r7, [r5, #4]
      for( uint32_t i = 0; i < dim_length; i++){
 8009a34:	f04f 0c00 	mov.w	ip, #0
      offset += sizeof(this->dim_length);
 8009a38:	f04f 0804 	mov.w	r8, #4
 8009a3c:	e059      	b.n	8009af2 <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0xe4>
        this->dim = (std_msgs::MultiArrayDimension*)realloc(this->dim, dim_lengthT * sizeof(std_msgs::MultiArrayDimension));
 8009a3e:	0139      	lsls	r1, r7, #4
 8009a40:	69a8      	ldr	r0, [r5, #24]
 8009a42:	f001 f835 	bl	800aab0 <realloc>
 8009a46:	61a8      	str	r0, [r5, #24]
 8009a48:	e7f3      	b.n	8009a32 <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x24>
 8009a4a:	2304      	movs	r3, #4
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8009a4c:	1d08      	adds	r0, r1, #4
 8009a4e:	4298      	cmp	r0, r3
 8009a50:	d904      	bls.n	8009a5c <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x4e>
          inbuffer[k-1]=inbuffer[k];
 8009a52:	1e58      	subs	r0, r3, #1
 8009a54:	5cd7      	ldrb	r7, [r2, r3]
 8009a56:	5417      	strb	r7, [r2, r0]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8009a58:	3301      	adds	r3, #1
 8009a5a:	e7f7      	b.n	8009a4c <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x3e>
      inbuffer[offset+length_label-1]=0;
 8009a5c:	1ccb      	adds	r3, r1, #3
 8009a5e:	2700      	movs	r7, #0
 8009a60:	54d7      	strb	r7, [r2, r3]
      this->label = (char *)(inbuffer + offset-1);
 8009a62:	1cd3      	adds	r3, r2, #3
 8009a64:	f8ce 3004 	str.w	r3, [lr, #4]
      this->size =  ((uint32_t) (*(inbuffer + offset)));
 8009a68:	5c13      	ldrb	r3, [r2, r0]
 8009a6a:	f8ce 3008 	str.w	r3, [lr, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009a6e:	1d48      	adds	r0, r1, #5
 8009a70:	5c10      	ldrb	r0, [r2, r0]
 8009a72:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8009a76:	f8ce 3008 	str.w	r3, [lr, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009a7a:	1d88      	adds	r0, r1, #6
 8009a7c:	5c10      	ldrb	r0, [r2, r0]
 8009a7e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009a82:	f8ce 3008 	str.w	r3, [lr, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009a86:	1dc8      	adds	r0, r1, #7
 8009a88:	5c10      	ldrb	r0, [r2, r0]
 8009a8a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8009a8e:	f8ce 3008 	str.w	r3, [lr, #8]
      offset += sizeof(this->size);
 8009a92:	f101 0308 	add.w	r3, r1, #8
      this->stride =  ((uint32_t) (*(inbuffer + offset)));
 8009a96:	5cd3      	ldrb	r3, [r2, r3]
 8009a98:	f8ce 300c 	str.w	r3, [lr, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009a9c:	f101 0009 	add.w	r0, r1, #9
 8009aa0:	5c10      	ldrb	r0, [r2, r0]
 8009aa2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8009aa6:	f8ce 300c 	str.w	r3, [lr, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009aaa:	f101 000a 	add.w	r0, r1, #10
 8009aae:	5c10      	ldrb	r0, [r2, r0]
 8009ab0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ab4:	f8ce 300c 	str.w	r3, [lr, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009ab8:	f101 000b 	add.w	r0, r1, #11
 8009abc:	5c12      	ldrb	r2, [r2, r0]
 8009abe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8009ac2:	f8ce 300c 	str.w	r3, [lr, #12]
      offset += sizeof(this->stride);
 8009ac6:	310c      	adds	r1, #12
      offset += this->st_dim.deserialize(inbuffer + offset);
 8009ac8:	4488      	add	r8, r1
        memcpy( &(this->dim[i]), &(this->st_dim), sizeof(std_msgs::MultiArrayDimension));
 8009aca:	69a9      	ldr	r1, [r5, #24]
 8009acc:	ea4f 120c 	mov.w	r2, ip, lsl #4
 8009ad0:	188b      	adds	r3, r1, r2
 8009ad2:	f8de a000 	ldr.w	sl, [lr]
 8009ad6:	f8de 9004 	ldr.w	r9, [lr, #4]
 8009ada:	f8de 7008 	ldr.w	r7, [lr, #8]
 8009ade:	f8de 000c 	ldr.w	r0, [lr, #12]
 8009ae2:	f841 a002 	str.w	sl, [r1, r2]
 8009ae6:	f8c3 9004 	str.w	r9, [r3, #4]
 8009aea:	609f      	str	r7, [r3, #8]
 8009aec:	60d8      	str	r0, [r3, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8009aee:	f10c 0c01 	add.w	ip, ip, #1
 8009af2:	686b      	ldr	r3, [r5, #4]
 8009af4:	4563      	cmp	r3, ip
 8009af6:	d90d      	bls.n	8009b14 <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x106>
      offset += this->st_dim.deserialize(inbuffer + offset);
 8009af8:	f105 0e08 	add.w	lr, r5, #8
 8009afc:	eb04 0208 	add.w	r2, r4, r8
    var = 0;
 8009b00:	2100      	movs	r1, #0
    for (size_t i = 0; i < sizeof(V); i++)
 8009b02:	460b      	mov	r3, r1
 8009b04:	2b03      	cmp	r3, #3
 8009b06:	d8a0      	bhi.n	8009a4a <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x3c>
      var |= (arr[i] << (8 * i));
 8009b08:	5cd0      	ldrb	r0, [r2, r3]
 8009b0a:	00df      	lsls	r7, r3, #3
 8009b0c:	40b8      	lsls	r0, r7
 8009b0e:	4301      	orrs	r1, r0
    for (size_t i = 0; i < sizeof(V); i++)
 8009b10:	3301      	adds	r3, #1
 8009b12:	e7f7      	b.n	8009b04 <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0xf6>
      this->data_offset =  ((uint32_t) (*(inbuffer + offset)));
 8009b14:	f814 3008 	ldrb.w	r3, [r4, r8]
 8009b18:	61eb      	str	r3, [r5, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009b1a:	f108 0201 	add.w	r2, r8, #1
 8009b1e:	5ca2      	ldrb	r2, [r4, r2]
 8009b20:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009b24:	61eb      	str	r3, [r5, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009b26:	f108 0202 	add.w	r2, r8, #2
 8009b2a:	5ca2      	ldrb	r2, [r4, r2]
 8009b2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b30:	61eb      	str	r3, [r5, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009b32:	f108 0203 	add.w	r2, r8, #3
 8009b36:	5ca2      	ldrb	r2, [r4, r2]
 8009b38:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8009b3c:	61eb      	str	r3, [r5, #28]
      offset += sizeof(this->data_offset);
 8009b3e:	f108 0504 	add.w	r5, r8, #4
      uint32_t data_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8009b42:	5d67      	ldrb	r7, [r4, r5]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8009b44:	f108 0305 	add.w	r3, r8, #5
 8009b48:	5ce3      	ldrb	r3, [r4, r3]
 8009b4a:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8009b4e:	f108 0306 	add.w	r3, r8, #6
 8009b52:	5ce3      	ldrb	r3, [r4, r3]
 8009b54:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8009b58:	f108 0807 	add.w	r8, r8, #7
 8009b5c:	f814 3008 	ldrb.w	r3, [r4, r8]
 8009b60:	ea47 6703 	orr.w	r7, r7, r3, lsl #24
      offset += sizeof(this->data_length);
 8009b64:	3504      	adds	r5, #4
      if(data_lengthT > data_length)
 8009b66:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009b68:	429f      	cmp	r7, r3
 8009b6a:	d818      	bhi.n	8009b9e <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x190>
      data_length = data_lengthT;
 8009b6c:	6277      	str	r7, [r6, #36]	; 0x24
      for( uint32_t i = 0; i < data_length; i++){
 8009b6e:	2200      	movs	r2, #0
 8009b70:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009b72:	429a      	cmp	r2, r3
 8009b74:	d219      	bcs.n	8009baa <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x19c>
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8009b76:	5d63      	ldrb	r3, [r4, r5]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009b78:	1c69      	adds	r1, r5, #1
 8009b7a:	5c61      	ldrb	r1, [r4, r1]
 8009b7c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009b80:	1ca9      	adds	r1, r5, #2
 8009b82:	5c61      	ldrb	r1, [r4, r1]
 8009b84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009b88:	1ce9      	adds	r1, r5, #3
 8009b8a:	5c61      	ldrb	r1, [r4, r1]
 8009b8c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
      this->st_data = u_st_data.real;
 8009b90:	62b3      	str	r3, [r6, #40]	; 0x28
      offset += sizeof(this->st_data);
 8009b92:	3504      	adds	r5, #4
        memcpy( &(this->data[i]), &(this->st_data), sizeof(int32_t));
 8009b94:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8009b96:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      for( uint32_t i = 0; i < data_length; i++){
 8009b9a:	3201      	adds	r2, #1
 8009b9c:	e7e8      	b.n	8009b70 <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x162>
        this->data = (int32_t*)realloc(this->data, data_lengthT * sizeof(int32_t));
 8009b9e:	00b9      	lsls	r1, r7, #2
 8009ba0:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8009ba2:	f000 ff85 	bl	800aab0 <realloc>
 8009ba6:	62f0      	str	r0, [r6, #44]	; 0x2c
 8009ba8:	e7e0      	b.n	8009b6c <_ZN8std_msgs15Int32MultiArray11deserializeEPh+0x15e>
    }
 8009baa:	4628      	mov	r0, r5
 8009bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009bb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>:
  virtual int spinOnce()
 8009bb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bb4:	b087      	sub	sp, #28
 8009bb6:	4604      	mov	r4, r0
	}

	unsigned long time()
	{
		return HAL_GetTick();
 8009bb8:	f7f7 fc32 	bl	8001420 <HAL_GetTick>
 8009bbc:	4605      	mov	r5, r0
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8009bbe:	f8d4 38fc 	ldr.w	r3, [r4, #2300]	; 0x8fc
 8009bc2:	1ac3      	subs	r3, r0, r3
 8009bc4:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d902      	bls.n	8009bd2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x22>
      configured_ = false;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	f884 38f4 	strb.w	r3, [r4, #2292]	; 0x8f4
    if (mode_ != MODE_FIRST_FF)
 8009bd2:	f8d4 38e0 	ldr.w	r3, [r4, #2272]	; 0x8e0
 8009bd6:	b35b      	cbz	r3, 8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
      if (c_time > last_msg_timeout_time)
 8009bd8:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8009bdc:	42ab      	cmp	r3, r5
 8009bde:	d227      	bcs.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
        mode_ = MODE_FIRST_FF;
 8009be0:	2300      	movs	r3, #0
 8009be2:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
 8009be6:	e023      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
 8009be8:	f7f7 fc1a 	bl	8001420 <HAL_GetTick>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8009bec:	1b40      	subs	r0, r0, r5
 8009bee:	6963      	ldr	r3, [r4, #20]
 8009bf0:	4298      	cmp	r0, r3
 8009bf2:	d920      	bls.n	8009c36 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x86>
          return SPIN_TIMEOUT;
 8009bf4:	f06f 0001 	mvn.w	r0, #1
 8009bf8:	e289      	b.n	800a10e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x55e>
			return -1;
 8009bfa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009bfe:	e02f      	b.n	8009c60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0xb0>
        message_in[index_++] = data;
 8009c00:	f8d4 38ec 	ldr.w	r3, [r4, #2284]	; 0x8ec
 8009c04:	1c5a      	adds	r2, r3, #1
 8009c06:	f8c4 28ec 	str.w	r2, [r4, #2284]	; 0x8ec
 8009c0a:	4423      	add	r3, r4
 8009c0c:	7618      	strb	r0, [r3, #24]
        bytes_--;
 8009c0e:	f8d4 38e4 	ldr.w	r3, [r4, #2276]	; 0x8e4
 8009c12:	3b01      	subs	r3, #1
 8009c14:	f8c4 38e4 	str.w	r3, [r4, #2276]	; 0x8e4
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8009c18:	b953      	cbnz	r3, 8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
          mode_ = MODE_MSG_CHECKSUM;
 8009c1a:	2308      	movs	r3, #8
 8009c1c:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
 8009c20:	e006      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
          mode_++;
 8009c22:	3301      	adds	r3, #1
 8009c24:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8009c28:	f105 0314 	add.w	r3, r5, #20
 8009c2c:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (spin_timeout_ > 0)
 8009c30:	6963      	ldr	r3, [r4, #20]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1d8      	bne.n	8009be8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x38>
		return com->read();
 8009c36:	6861      	ldr	r1, [r4, #4]
		uint16_t rx_head = (BUF_SIZE - huart.hdmarx->Instance->CNDTR)
 8009c38:	f8d1 3808 	ldr.w	r3, [r1, #2056]	; 0x808
 8009c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	685b      	ldr	r3, [r3, #4]
				& buf_mask;
 8009c42:	425b      	negs	r3, r3
 8009c44:	f3c3 0309 	ubfx	r3, r3, #0, #10
		if (rx_tail == rx_head)
 8009c48:	f8b1 2802 	ldrh.w	r2, [r1, #2050]	; 0x802
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d0d4      	beq.n	8009bfa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4a>
		int c = (int) rx_buf[rx_tail++];
 8009c50:	1c53      	adds	r3, r2, #1
 8009c52:	440a      	add	r2, r1
 8009c54:	f892 0400 	ldrb.w	r0, [r2, #1024]	; 0x400
		rx_tail &= buf_mask;
 8009c58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c5c:	f8a1 3802 	strh.w	r3, [r1, #2050]	; 0x802
      if (data < 0)
 8009c60:	2800      	cmp	r0, #0
 8009c62:	f2c0 8235 	blt.w	800a0d0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x520>
      checksum_ += data;
 8009c66:	f8d4 28f0 	ldr.w	r2, [r4, #2288]	; 0x8f0
 8009c6a:	4402      	add	r2, r0
 8009c6c:	f8c4 28f0 	str.w	r2, [r4, #2288]	; 0x8f0
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8009c70:	f8d4 38e0 	ldr.w	r3, [r4, #2272]	; 0x8e0
 8009c74:	2b07      	cmp	r3, #7
 8009c76:	d0c3      	beq.n	8009c00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x50>
      else if (mode_ == MODE_FIRST_FF)
 8009c78:	b973      	cbnz	r3, 8009c98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0xe8>
        if (data == 0xff)
 8009c7a:	28ff      	cmp	r0, #255	; 0xff
 8009c7c:	d0d1      	beq.n	8009c22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x72>
		return HAL_GetTick();
 8009c7e:	f7f7 fbcf 	bl	8001420 <HAL_GetTick>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8009c82:	1b40      	subs	r0, r0, r5
 8009c84:	f241 3388 	movw	r3, #5000	; 0x1388
 8009c88:	4298      	cmp	r0, r3
 8009c8a:	d9d1      	bls.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
          configured_ = false;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	f884 38f4 	strb.w	r3, [r4, #2292]	; 0x8f4
          return SPIN_TIMEOUT;
 8009c92:	f06f 0001 	mvn.w	r0, #1
 8009c96:	e23a      	b.n	800a10e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x55e>
      else if (mode_ == MODE_PROTOCOL_VER)
 8009c98:	2b01      	cmp	r3, #1
 8009c9a:	d034      	beq.n	8009d06 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x156>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8009c9c:	2b02      	cmp	r3, #2
 8009c9e:	d04e      	beq.n	8009d3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x18e>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8009ca0:	2b03      	cmp	r3, #3
 8009ca2:	d057      	beq.n	8009d54 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1a4>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8009ca4:	2b04      	cmp	r3, #4
 8009ca6:	d05f      	beq.n	8009d68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1b8>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8009ca8:	2b05      	cmp	r3, #5
 8009caa:	d06c      	beq.n	8009d86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1d6>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8009cac:	2b06      	cmp	r3, #6
 8009cae:	d072      	beq.n	8009d96 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1e6>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8009cb0:	2b08      	cmp	r3, #8
 8009cb2:	d1bd      	bne.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
        mode_ = MODE_FIRST_FF;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
        if ((checksum_ % 256) == 255)
 8009cba:	1a9b      	subs	r3, r3, r2
 8009cbc:	b2d2      	uxtb	r2, r2
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	bf58      	it	pl
 8009cc2:	425a      	negpl	r2, r3
 8009cc4:	2aff      	cmp	r2, #255	; 0xff
 8009cc6:	d1b3      	bne.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8009cc8:	f8d4 68e8 	ldr.w	r6, [r4, #2280]	; 0x8e8
 8009ccc:	2e00      	cmp	r6, #0
 8009cce:	d074      	beq.n	8009dba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x20a>
          else if (topic_ == TopicInfo::ID_TIME)
 8009cd0:	2e0a      	cmp	r6, #10
 8009cd2:	f000 80e8 	beq.w	8009ea6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2f6>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8009cd6:	2e06      	cmp	r6, #6
 8009cd8:	f000 812a 	beq.w	8009f30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x380>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8009cdc:	2e0b      	cmp	r6, #11
 8009cde:	f000 81f3 	beq.w	800a0c8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x518>
            if (subscribers[topic_ - 100])
 8009ce2:	f506 73dd 	add.w	r3, r6, #442	; 0x1ba
 8009ce6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009cea:	6858      	ldr	r0, [r3, #4]
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d09f      	beq.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
              subscribers[topic_ - 100]->callback(message_in);
 8009cf0:	f506 73dd 	add.w	r3, r6, #442	; 0x1ba
 8009cf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009cf8:	685b      	ldr	r3, [r3, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f104 0118 	add.w	r1, r4, #24
 8009d02:	4798      	blx	r3
 8009d04:	e794      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
        if (data == PROTOCOL_VER)
 8009d06:	28fe      	cmp	r0, #254	; 0xfe
 8009d08:	d015      	beq.n	8009d36 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x186>
          mode_ = MODE_FIRST_FF;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
          if (configured_ == false)
 8009d10:	f894 38f4 	ldrb.w	r3, [r4, #2292]	; 0x8f4
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d18b      	bne.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
      data()
 8009d18:	4bbe      	ldr	r3, [pc, #760]	; (800a014 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x464>)
 8009d1a:	9300      	str	r3, [sp, #0]
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	9301      	str	r3, [sp, #4]
 8009d20:	9302      	str	r3, [sp, #8]
    publish(TopicInfo::ID_TIME, &t);
 8009d22:	6823      	ldr	r3, [r4, #0]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	466a      	mov	r2, sp
 8009d28:	210a      	movs	r1, #10
 8009d2a:	4620      	mov	r0, r4
 8009d2c:	4798      	blx	r3
 8009d2e:	f7f7 fb77 	bl	8001420 <HAL_GetTick>
    rt_time = hardware_.time();
 8009d32:	60a0      	str	r0, [r4, #8]
 8009d34:	e77c      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
          mode_++;
 8009d36:	3301      	adds	r3, #1
 8009d38:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
 8009d3c:	e778      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
        bytes_ = data;
 8009d3e:	f8c4 08e4 	str.w	r0, [r4, #2276]	; 0x8e4
        index_ = 0;
 8009d42:	2200      	movs	r2, #0
 8009d44:	f8c4 28ec 	str.w	r2, [r4, #2284]	; 0x8ec
        mode_++;
 8009d48:	3301      	adds	r3, #1
 8009d4a:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
        checksum_ = data;               /* first byte for calculating size checksum */
 8009d4e:	f8c4 08f0 	str.w	r0, [r4, #2288]	; 0x8f0
 8009d52:	e76d      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
        bytes_ += data << 8;
 8009d54:	f8d4 28e4 	ldr.w	r2, [r4, #2276]	; 0x8e4
 8009d58:	eb02 2000 	add.w	r0, r2, r0, lsl #8
 8009d5c:	f8c4 08e4 	str.w	r0, [r4, #2276]	; 0x8e4
        mode_++;
 8009d60:	3301      	adds	r3, #1
 8009d62:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
 8009d66:	e763      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
        if ((checksum_ % 256) == 255)
 8009d68:	4251      	negs	r1, r2
 8009d6a:	b2d2      	uxtb	r2, r2
 8009d6c:	b2c9      	uxtb	r1, r1
 8009d6e:	bf58      	it	pl
 8009d70:	424a      	negpl	r2, r1
 8009d72:	2aff      	cmp	r2, #255	; 0xff
 8009d74:	d003      	beq.n	8009d7e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1ce>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8009d76:	2300      	movs	r3, #0
 8009d78:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
 8009d7c:	e758      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
          mode_++;
 8009d7e:	3301      	adds	r3, #1
 8009d80:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
 8009d84:	e754      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
        topic_ = data;
 8009d86:	f8c4 08e8 	str.w	r0, [r4, #2280]	; 0x8e8
        mode_++;
 8009d8a:	3301      	adds	r3, #1
 8009d8c:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
        checksum_ = data;               /* first byte included in checksum */
 8009d90:	f8c4 08f0 	str.w	r0, [r4, #2288]	; 0x8f0
 8009d94:	e74c      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
        topic_ += data << 8;
 8009d96:	f8d4 38e8 	ldr.w	r3, [r4, #2280]	; 0x8e8
 8009d9a:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8009d9e:	f8c4 08e8 	str.w	r0, [r4, #2280]	; 0x8e8
        mode_ = MODE_MESSAGE;
 8009da2:	2307      	movs	r3, #7
 8009da4:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
        if (bytes_ == 0)
 8009da8:	f8d4 38e4 	ldr.w	r3, [r4, #2276]	; 0x8e4
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	f47f af3f 	bne.w	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
          mode_ = MODE_MSG_CHECKSUM;
 8009db2:	2308      	movs	r3, #8
 8009db4:	f8c4 38e0 	str.w	r3, [r4, #2272]	; 0x8e0
 8009db8:	e73a      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
 8009dba:	4b96      	ldr	r3, [pc, #600]	; (800a014 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x464>)
 8009dbc:	9300      	str	r3, [sp, #0]
 8009dbe:	2700      	movs	r7, #0
 8009dc0:	9701      	str	r7, [sp, #4]
 8009dc2:	9702      	str	r7, [sp, #8]
    publish(TopicInfo::ID_TIME, &t);
 8009dc4:	6823      	ldr	r3, [r4, #0]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	466a      	mov	r2, sp
 8009dca:	210a      	movs	r1, #10
 8009dcc:	4620      	mov	r0, r4
 8009dce:	4798      	blx	r3
 8009dd0:	f7f7 fb26 	bl	8001420 <HAL_GetTick>
    rt_time = hardware_.time();
 8009dd4:	60a0      	str	r0, [r4, #8]
      buffer_size(0)
 8009dd6:	4b90      	ldr	r3, [pc, #576]	; (800a018 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x468>)
 8009dd8:	9300      	str	r3, [sp, #0]
 8009dda:	f8ad 7004 	strh.w	r7, [sp, #4]
 8009dde:	4b8f      	ldr	r3, [pc, #572]	; (800a01c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x46c>)
 8009de0:	9302      	str	r3, [sp, #8]
 8009de2:	9303      	str	r3, [sp, #12]
 8009de4:	9304      	str	r3, [sp, #16]
 8009de6:	9705      	str	r7, [sp, #20]
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8009de8:	4637      	mov	r7, r6
 8009dea:	e000      	b.n	8009dee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x23e>
 8009dec:	3701      	adds	r7, #1
 8009dee:	2f18      	cmp	r7, #24
 8009df0:	dc25      	bgt.n	8009e3e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x28e>
      if (publishers[i] != 0) // non-empty slot
 8009df2:	f207 2306 	addw	r3, r7, #518	; 0x206
 8009df6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d0f6      	beq.n	8009dec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x23c>
        ti.topic_id = publishers[i]->id_;
 8009dfe:	689a      	ldr	r2, [r3, #8]
 8009e00:	f8ad 2004 	strh.w	r2, [sp, #4]
        ti.topic_name = (char *) publishers[i]->topic_;
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	9202      	str	r2, [sp, #8]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8009e08:	6858      	ldr	r0, [r3, #4]
 8009e0a:	6803      	ldr	r3, [r0, #0]
 8009e0c:	689b      	ldr	r3, [r3, #8]
 8009e0e:	4798      	blx	r3
 8009e10:	9003      	str	r0, [sp, #12]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8009e12:	f207 2806 	addw	r8, r7, #518	; 0x206
 8009e16:	f854 3028 	ldr.w	r3, [r4, r8, lsl #2]
 8009e1a:	6858      	ldr	r0, [r3, #4]
 8009e1c:	6803      	ldr	r3, [r0, #0]
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	4798      	blx	r3
 8009e22:	9004      	str	r0, [sp, #16]
        ti.buffer_size = OUTPUT_SIZE;
 8009e24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e28:	9305      	str	r3, [sp, #20]
        publish(publishers[i]->getEndpointType(), &ti);
 8009e2a:	6823      	ldr	r3, [r4, #0]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
 8009e32:	466a      	mov	r2, sp
 8009e34:	6909      	ldr	r1, [r1, #16]
 8009e36:	4620      	mov	r0, r4
 8009e38:	4798      	blx	r3
 8009e3a:	e7d7      	b.n	8009dec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x23c>
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8009e3c:	3601      	adds	r6, #1
 8009e3e:	2e18      	cmp	r6, #24
 8009e40:	dc27      	bgt.n	8009e92 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2e2>
      if (subscribers[i] != 0) // non-empty slot
 8009e42:	f206 231e 	addw	r3, r6, #542	; 0x21e
 8009e46:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e4a:	6858      	ldr	r0, [r3, #4]
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	d0f5      	beq.n	8009e3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x28c>
        ti.topic_id = subscribers[i]->id_;
 8009e50:	6843      	ldr	r3, [r0, #4]
 8009e52:	f8ad 3004 	strh.w	r3, [sp, #4]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8009e56:	6883      	ldr	r3, [r0, #8]
 8009e58:	9302      	str	r3, [sp, #8]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8009e5a:	6803      	ldr	r3, [r0, #0]
 8009e5c:	689b      	ldr	r3, [r3, #8]
 8009e5e:	4798      	blx	r3
 8009e60:	9003      	str	r0, [sp, #12]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8009e62:	f206 271e 	addw	r7, r6, #542	; 0x21e
 8009e66:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	6803      	ldr	r3, [r0, #0]
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	4798      	blx	r3
 8009e72:	9004      	str	r0, [sp, #16]
        ti.buffer_size = INPUT_SIZE;
 8009e74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e78:	9305      	str	r3, [sp, #20]
        publish(subscribers[i]->getEndpointType(), &ti);
 8009e7a:	6823      	ldr	r3, [r4, #0]
 8009e7c:	f8d3 8000 	ldr.w	r8, [r3]
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	6803      	ldr	r3, [r0, #0]
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	4798      	blx	r3
 8009e88:	466a      	mov	r2, sp
 8009e8a:	4601      	mov	r1, r0
 8009e8c:	4620      	mov	r0, r4
 8009e8e:	47c0      	blx	r8
 8009e90:	e7d4      	b.n	8009e3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x28c>
    configured_ = true;
 8009e92:	2301      	movs	r3, #1
 8009e94:	f884 38f4 	strb.w	r3, [r4, #2292]	; 0x8f4
            last_sync_time = c_time;
 8009e98:	f8c4 58f8 	str.w	r5, [r4, #2296]	; 0x8f8
            last_sync_receive_time = c_time;
 8009e9c:	f8c4 58fc 	str.w	r5, [r4, #2300]	; 0x8fc
            return SPIN_ERR;
 8009ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ea4:	e133      	b.n	800a10e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x55e>
            syncTime(message_in);
 8009ea6:	f104 0618 	add.w	r6, r4, #24
 8009eaa:	f7f7 fab9 	bl	8001420 <HAL_GetTick>
    uint32_t offset = hardware_.time() - rt_time;
 8009eae:	68a3      	ldr	r3, [r4, #8]
 8009eb0:	1ac0      	subs	r0, r0, r3
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8009eb2:	7e22      	ldrb	r2, [r4, #24]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009eb4:	4633      	mov	r3, r6
 8009eb6:	7871      	ldrb	r1, [r6, #1]
 8009eb8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009ebc:	78b1      	ldrb	r1, [r6, #2]
 8009ebe:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009ec2:	78f1      	ldrb	r1, [r6, #3]
 8009ec4:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8009ec8:	7932      	ldrb	r2, [r6, #4]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009eca:	7976      	ldrb	r6, [r6, #5]
 8009ecc:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009ed0:	799e      	ldrb	r6, [r3, #6]
 8009ed2:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009ed6:	79db      	ldrb	r3, [r3, #7]
 8009ed8:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    t.data.sec += offset / 1000;
 8009edc:	4e50      	ldr	r6, [pc, #320]	; (800a020 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x470>)
 8009ede:	fba6 7300 	umull	r7, r3, r6, r0
 8009ee2:	099b      	lsrs	r3, r3, #6
 8009ee4:	4419      	add	r1, r3
 8009ee6:	9101      	str	r1, [sp, #4]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8009ee8:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8009eec:	fb08 0313 	mls	r3, r8, r3, r0
 8009ef0:	4f4c      	ldr	r7, [pc, #304]	; (800a024 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x474>)
 8009ef2:	fb07 2303 	mla	r3, r7, r3, r2
 8009ef6:	9302      	str	r3, [sp, #8]
 8009ef8:	f7f7 fa92 	bl	8001420 <HAL_GetTick>
    sec_offset = new_now.sec - ms / 1000 - 1;
 8009efc:	fba6 2300 	umull	r2, r3, r6, r0
 8009f00:	099b      	lsrs	r3, r3, #6
 8009f02:	9a01      	ldr	r2, [sp, #4]
 8009f04:	1ad2      	subs	r2, r2, r3
 8009f06:	3a01      	subs	r2, #1
 8009f08:	60e2      	str	r2, [r4, #12]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8009f0a:	fb08 0313 	mls	r3, r8, r3, r0
 8009f0e:	9a02      	ldr	r2, [sp, #8]
 8009f10:	fb07 2313 	mls	r3, r7, r3, r2
 8009f14:	4a44      	ldr	r2, [pc, #272]	; (800a028 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x478>)
 8009f16:	441a      	add	r2, r3
 8009f18:	6122      	str	r2, [r4, #16]
    normalizeSecNSec(sec_offset, nsec_offset);
 8009f1a:	f104 0110 	add.w	r1, r4, #16
 8009f1e:	f104 000c 	add.w	r0, r4, #12
 8009f22:	f7fd fb0f 	bl	8007544 <_ZN3ros16normalizeSecNSecERmS0_>
 8009f26:	f7f7 fa7b 	bl	8001420 <HAL_GetTick>
    last_sync_receive_time = hardware_.time();
 8009f2a:	f8c4 08fc 	str.w	r0, [r4, #2300]	; 0x8fc
 8009f2e:	e67f      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
            req_param_resp.deserialize(message_in);
 8009f30:	f604 1808 	addw	r8, r4, #2312	; 0x908
 8009f34:	f104 0718 	add.w	r7, r4, #24
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8009f38:	7e26      	ldrb	r6, [r4, #24]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8009f3a:	787b      	ldrb	r3, [r7, #1]
 8009f3c:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8009f40:	78bb      	ldrb	r3, [r7, #2]
 8009f42:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8009f46:	78fb      	ldrb	r3, [r7, #3]
 8009f48:	ea46 6603 	orr.w	r6, r6, r3, lsl #24
      if(ints_lengthT > ints_length)
 8009f4c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009f50:	429e      	cmp	r6, r3
 8009f52:	d81d      	bhi.n	8009f90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3e0>
      ints_length = ints_lengthT;
 8009f54:	f8c8 6004 	str.w	r6, [r8, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8009f58:	2200      	movs	r2, #0
      offset += sizeof(this->ints_length);
 8009f5a:	2604      	movs	r6, #4
      for( uint32_t i = 0; i < ints_length; i++){
 8009f5c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d91d      	bls.n	8009fa0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3f0>
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8009f64:	5dbb      	ldrb	r3, [r7, r6]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009f66:	1c71      	adds	r1, r6, #1
 8009f68:	5c79      	ldrb	r1, [r7, r1]
 8009f6a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009f6e:	1cb1      	adds	r1, r6, #2
 8009f70:	5c79      	ldrb	r1, [r7, r1]
 8009f72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009f76:	1cf1      	adds	r1, r6, #3
 8009f78:	5c79      	ldrb	r1, [r7, r1]
 8009f7a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
      this->st_ints = u_st_ints.real;
 8009f7e:	f8c8 3008 	str.w	r3, [r8, #8]
      offset += sizeof(this->st_ints);
 8009f82:	3604      	adds	r6, #4
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8009f84:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8009f88:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      for( uint32_t i = 0; i < ints_length; i++){
 8009f8c:	3201      	adds	r2, #1
 8009f8e:	e7e5      	b.n	8009f5c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3ac>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8009f90:	00b1      	lsls	r1, r6, #2
 8009f92:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8009f96:	f000 fd8b 	bl	800aab0 <realloc>
 8009f9a:	f8c8 000c 	str.w	r0, [r8, #12]
 8009f9e:	e7d9      	b.n	8009f54 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x3a4>
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8009fa0:	f817 9006 	ldrb.w	r9, [r7, r6]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8009fa4:	1c73      	adds	r3, r6, #1
 8009fa6:	5cfb      	ldrb	r3, [r7, r3]
 8009fa8:	ea49 2903 	orr.w	r9, r9, r3, lsl #8
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8009fac:	1cb3      	adds	r3, r6, #2
 8009fae:	5cfb      	ldrb	r3, [r7, r3]
 8009fb0:	ea49 4903 	orr.w	r9, r9, r3, lsl #16
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8009fb4:	1cf3      	adds	r3, r6, #3
 8009fb6:	5cfb      	ldrb	r3, [r7, r3]
 8009fb8:	ea49 6903 	orr.w	r9, r9, r3, lsl #24
      offset += sizeof(this->floats_length);
 8009fbc:	3604      	adds	r6, #4
      if(floats_lengthT > floats_length)
 8009fbe:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009fc2:	4599      	cmp	r9, r3
 8009fc4:	d81c      	bhi.n	800a000 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x450>
      floats_length = floats_lengthT;
 8009fc6:	f8c8 9010 	str.w	r9, [r8, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8009fca:	2200      	movs	r2, #0
 8009fcc:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	d92b      	bls.n	800a02c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x47c>
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8009fd4:	5dbb      	ldrb	r3, [r7, r6]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009fd6:	1c71      	adds	r1, r6, #1
 8009fd8:	5c79      	ldrb	r1, [r7, r1]
 8009fda:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009fde:	1cb1      	adds	r1, r6, #2
 8009fe0:	5c79      	ldrb	r1, [r7, r1]
 8009fe2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009fe6:	1cf1      	adds	r1, r6, #3
 8009fe8:	5c79      	ldrb	r1, [r7, r1]
 8009fea:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
      this->st_floats = u_st_floats.real;
 8009fee:	f8c8 3014 	str.w	r3, [r8, #20]
      offset += sizeof(this->st_floats);
 8009ff2:	3604      	adds	r6, #4
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8009ff4:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8009ff8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      for( uint32_t i = 0; i < floats_length; i++){
 8009ffc:	3201      	adds	r2, #1
 8009ffe:	e7e5      	b.n	8009fcc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x41c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 800a000:	ea4f 0189 	mov.w	r1, r9, lsl #2
 800a004:	f8d8 0018 	ldr.w	r0, [r8, #24]
 800a008:	f000 fd52 	bl	800aab0 <realloc>
 800a00c:	f8c8 0018 	str.w	r0, [r8, #24]
 800a010:	e7d9      	b.n	8009fc6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x416>
 800a012:	bf00      	nop
 800a014:	0800b5e0 	.word	0x0800b5e0
 800a018:	0800b5f8 	.word	0x0800b5f8
 800a01c:	0800b7c8 	.word	0x0800b7c8
 800a020:	10624dd3 	.word	0x10624dd3
 800a024:	000f4240 	.word	0x000f4240
 800a028:	3b9aca00 	.word	0x3b9aca00
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 800a02c:	f817 9006 	ldrb.w	r9, [r7, r6]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800a030:	1c73      	adds	r3, r6, #1
 800a032:	5cfb      	ldrb	r3, [r7, r3]
 800a034:	ea49 2903 	orr.w	r9, r9, r3, lsl #8
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 800a038:	1cb3      	adds	r3, r6, #2
 800a03a:	5cfb      	ldrb	r3, [r7, r3]
 800a03c:	ea49 4903 	orr.w	r9, r9, r3, lsl #16
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800a040:	1cf3      	adds	r3, r6, #3
 800a042:	5cfb      	ldrb	r3, [r7, r3]
 800a044:	ea49 6903 	orr.w	r9, r9, r3, lsl #24
      offset += sizeof(this->strings_length);
 800a048:	3604      	adds	r6, #4
      if(strings_lengthT > strings_length)
 800a04a:	f8d8 301c 	ldr.w	r3, [r8, #28]
 800a04e:	4599      	cmp	r9, r3
 800a050:	d804      	bhi.n	800a05c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4ac>
      strings_length = strings_lengthT;
 800a052:	f8c8 901c 	str.w	r9, [r8, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 800a056:	f04f 0e00 	mov.w	lr, #0
 800a05a:	e029      	b.n	800a0b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x500>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 800a05c:	ea4f 0189 	mov.w	r1, r9, lsl #2
 800a060:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
 800a064:	f000 fd24 	bl	800aab0 <realloc>
 800a068:	f8c8 0024 	str.w	r0, [r8, #36]	; 0x24
 800a06c:	e7f1      	b.n	800a052 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4a2>
      var |= (arr[i] << (8 * i));
 800a06e:	eb07 020c 	add.w	r2, r7, ip
 800a072:	5cd2      	ldrb	r2, [r2, r3]
 800a074:	00d8      	lsls	r0, r3, #3
 800a076:	4082      	lsls	r2, r0
 800a078:	4311      	orrs	r1, r2
    for (size_t i = 0; i < sizeof(V); i++)
 800a07a:	3301      	adds	r3, #1
 800a07c:	2b03      	cmp	r3, #3
 800a07e:	d9f6      	bls.n	800a06e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4be>
      offset += 4;
 800a080:	3604      	adds	r6, #4
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800a082:	4633      	mov	r3, r6
 800a084:	198a      	adds	r2, r1, r6
 800a086:	429a      	cmp	r2, r3
 800a088:	d904      	bls.n	800a094 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4e4>
          inbuffer[k-1]=inbuffer[k];
 800a08a:	1e5a      	subs	r2, r3, #1
 800a08c:	5cf8      	ldrb	r0, [r7, r3]
 800a08e:	54b8      	strb	r0, [r7, r2]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800a090:	3301      	adds	r3, #1
 800a092:	e7f7      	b.n	800a084 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4d4>
      inbuffer[offset+length_st_strings-1]=0;
 800a094:	1e53      	subs	r3, r2, #1
 800a096:	2100      	movs	r1, #0
 800a098:	54f9      	strb	r1, [r7, r3]
      this->st_strings = (char *)(inbuffer + offset-1);
 800a09a:	3e01      	subs	r6, #1
 800a09c:	19bb      	adds	r3, r7, r6
 800a09e:	f8c8 3020 	str.w	r3, [r8, #32]
      offset += length_st_strings;
 800a0a2:	4616      	mov	r6, r2
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 800a0a4:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 800a0a8:	f842 302e 	str.w	r3, [r2, lr, lsl #2]
      for( uint32_t i = 0; i < strings_length; i++){
 800a0ac:	f10e 0e01 	add.w	lr, lr, #1
 800a0b0:	f8d8 301c 	ldr.w	r3, [r8, #28]
 800a0b4:	4573      	cmp	r3, lr
 800a0b6:	d903      	bls.n	800a0c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x510>
      arrToVar(length_st_strings, (inbuffer + offset));
 800a0b8:	46b4      	mov	ip, r6
    var = 0;
 800a0ba:	2100      	movs	r1, #0
    for (size_t i = 0; i < sizeof(V); i++)
 800a0bc:	460b      	mov	r3, r1
 800a0be:	e7dd      	b.n	800a07c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4cc>
            param_recieved = true;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	f884 3904 	strb.w	r3, [r4, #2308]	; 0x904
 800a0c6:	e5b3      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
            configured_ = false;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	f884 38f4 	strb.w	r3, [r4, #2292]	; 0x8f4
 800a0ce:	e5af      	b.n	8009c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x80>
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 800a0d0:	f894 38f4 	ldrb.w	r3, [r4, #2292]	; 0x8f4
 800a0d4:	b1d3      	cbz	r3, 800a10c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x55c>
 800a0d6:	f8d4 38f8 	ldr.w	r3, [r4, #2296]	; 0x8f8
 800a0da:	1aeb      	subs	r3, r5, r3
 800a0dc:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	d801      	bhi.n	800a0e8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x538>
    return SPIN_OK;
 800a0e4:	2000      	movs	r0, #0
 800a0e6:	e012      	b.n	800a10e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x55e>
      data()
 800a0e8:	4b0a      	ldr	r3, [pc, #40]	; (800a114 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x564>)
 800a0ea:	9300      	str	r3, [sp, #0]
 800a0ec:	2600      	movs	r6, #0
 800a0ee:	9601      	str	r6, [sp, #4]
 800a0f0:	9602      	str	r6, [sp, #8]
    publish(TopicInfo::ID_TIME, &t);
 800a0f2:	6823      	ldr	r3, [r4, #0]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	466a      	mov	r2, sp
 800a0f8:	210a      	movs	r1, #10
 800a0fa:	4620      	mov	r0, r4
 800a0fc:	4798      	blx	r3
 800a0fe:	f7f7 f98f 	bl	8001420 <HAL_GetTick>
    rt_time = hardware_.time();
 800a102:	60a0      	str	r0, [r4, #8]
      last_sync_time = c_time;
 800a104:	f8c4 58f8 	str.w	r5, [r4, #2296]	; 0x8f8
    return SPIN_OK;
 800a108:	4630      	mov	r0, r6
 800a10a:	e000      	b.n	800a10e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x55e>
 800a10c:	2000      	movs	r0, #0
  }
 800a10e:	b007      	add	sp, #28
 800a110:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a114:	0800b5e0 	.word	0x0800b5e0

0800a118 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800a118:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800a11a:	e003      	b.n	800a124 <LoopCopyDataInit>

0800a11c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800a11c:	4b0b      	ldr	r3, [pc, #44]	; (800a14c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800a11e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800a120:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800a122:	3104      	adds	r1, #4

0800a124 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800a124:	480a      	ldr	r0, [pc, #40]	; (800a150 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800a126:	4b0b      	ldr	r3, [pc, #44]	; (800a154 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800a128:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800a12a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800a12c:	d3f6      	bcc.n	800a11c <CopyDataInit>
  ldr r2, =_sbss
 800a12e:	4a0a      	ldr	r2, [pc, #40]	; (800a158 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800a130:	e002      	b.n	800a138 <LoopFillZerobss>

0800a132 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800a132:	2300      	movs	r3, #0
  str r3, [r2], #4
 800a134:	f842 3b04 	str.w	r3, [r2], #4

0800a138 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800a138:	4b08      	ldr	r3, [pc, #32]	; (800a15c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800a13a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800a13c:	d3f9      	bcc.n	800a132 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800a13e:	f7f7 f8ab 	bl	8001298 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a142:	f000 fa55 	bl	800a5f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800a146:	f7f6 faa3 	bl	8000690 <main>
  bx lr
 800a14a:	4770      	bx	lr
  ldr r3, =_sidata
 800a14c:	0800bcf4 	.word	0x0800bcf4
  ldr r0, =_sdata
 800a150:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800a154:	20000518 	.word	0x20000518
  ldr r2, =_sbss
 800a158:	20000518 	.word	0x20000518
  ldr r3, = _ebss
 800a15c:	20001bc8 	.word	0x20001bc8

0800a160 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a160:	e7fe      	b.n	800a160 <ADC1_2_IRQHandler>
	...

0800a164 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 800a164:	b510      	push	{r4, lr}
 800a166:	4604      	mov	r4, r0
 800a168:	4b02      	ldr	r3, [pc, #8]	; (800a174 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 800a16a:	6003      	str	r3, [r0, #0]
 800a16c:	f000 f8b6 	bl	800a2dc <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800a170:	4620      	mov	r0, r4
 800a172:	bd10      	pop	{r4, pc}
 800a174:	0800b9cc 	.word	0x0800b9cc

0800a178 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 800a178:	b510      	push	{r4, lr}
 800a17a:	4604      	mov	r4, r0
 800a17c:	4b04      	ldr	r3, [pc, #16]	; (800a190 <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x18>)
 800a17e:	6003      	str	r3, [r0, #0]
 800a180:	f000 f8ac 	bl	800a2dc <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800a184:	4620      	mov	r0, r4
 800a186:	210c      	movs	r1, #12
 800a188:	f000 f884 	bl	800a294 <_ZdlPvj>
 800a18c:	4620      	mov	r0, r4
 800a18e:	bd10      	pop	{r4, pc}
 800a190:	0800b9cc 	.word	0x0800b9cc

0800a194 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 800a194:	b570      	push	{r4, r5, r6, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	9c06      	ldr	r4, [sp, #24]
 800a19a:	460d      	mov	r5, r1
 800a19c:	4294      	cmp	r4, r2
 800a19e:	4606      	mov	r6, r0
 800a1a0:	d009      	beq.n	800a1b6 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x22>
 800a1a2:	68b0      	ldr	r0, [r6, #8]
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	6806      	ldr	r6, [r0, #0]
 800a1a8:	9406      	str	r4, [sp, #24]
 800a1aa:	6a34      	ldr	r4, [r6, #32]
 800a1ac:	46a4      	mov	ip, r4
 800a1ae:	b002      	add	sp, #8
 800a1b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a1b4:	4760      	bx	ip
 800a1b6:	4619      	mov	r1, r3
 800a1b8:	9201      	str	r2, [sp, #4]
 800a1ba:	9300      	str	r3, [sp, #0]
 800a1bc:	f000 f8f6 	bl	800a3ac <_ZNKSt9type_infoeqERKS_>
 800a1c0:	9b00      	ldr	r3, [sp, #0]
 800a1c2:	9a01      	ldr	r2, [sp, #4]
 800a1c4:	2800      	cmp	r0, #0
 800a1c6:	d0ec      	beq.n	800a1a2 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 800a1c8:	2006      	movs	r0, #6
 800a1ca:	b002      	add	sp, #8
 800a1cc:	bd70      	pop	{r4, r5, r6, pc}
 800a1ce:	bf00      	nop

0800a1d0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 800a1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d4:	4689      	mov	r9, r1
 800a1d6:	b081      	sub	sp, #4
 800a1d8:	4619      	mov	r1, r3
 800a1da:	461d      	mov	r5, r3
 800a1dc:	4616      	mov	r6, r2
 800a1de:	4607      	mov	r7, r0
 800a1e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a1e2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800a1e6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a1ea:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800a1ee:	f000 f8dd 	bl	800a3ac <_ZNKSt9type_infoeqERKS_>
 800a1f2:	b188      	cbz	r0, 800a218 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x48>
 800a1f4:	f1b9 0f00 	cmp.w	r9, #0
 800a1f8:	f8c8 4000 	str.w	r4, [r8]
 800a1fc:	f888 6004 	strb.w	r6, [r8, #4]
 800a200:	db1e      	blt.n	800a240 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x70>
 800a202:	444c      	add	r4, r9
 800a204:	45a2      	cmp	sl, r4
 800a206:	bf0c      	ite	eq
 800a208:	2406      	moveq	r4, #6
 800a20a:	2401      	movne	r4, #1
 800a20c:	f888 4006 	strb.w	r4, [r8, #6]
 800a210:	2000      	movs	r0, #0
 800a212:	b001      	add	sp, #4
 800a214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a218:	4554      	cmp	r4, sl
 800a21a:	d018      	beq.n	800a24e <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x7e>
 800a21c:	68b8      	ldr	r0, [r7, #8]
 800a21e:	462b      	mov	r3, r5
 800a220:	6805      	ldr	r5, [r0, #0]
 800a222:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800a226:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800a22a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a22e:	940a      	str	r4, [sp, #40]	; 0x28
 800a230:	69ec      	ldr	r4, [r5, #28]
 800a232:	4632      	mov	r2, r6
 800a234:	4649      	mov	r1, r9
 800a236:	46a4      	mov	ip, r4
 800a238:	b001      	add	sp, #4
 800a23a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a23e:	4760      	bx	ip
 800a240:	f119 0f02 	cmn.w	r9, #2
 800a244:	d1e4      	bne.n	800a210 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x40>
 800a246:	2301      	movs	r3, #1
 800a248:	f888 3006 	strb.w	r3, [r8, #6]
 800a24c:	e7e0      	b.n	800a210 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x40>
 800a24e:	4659      	mov	r1, fp
 800a250:	4638      	mov	r0, r7
 800a252:	f000 f8ab 	bl	800a3ac <_ZNKSt9type_infoeqERKS_>
 800a256:	2800      	cmp	r0, #0
 800a258:	d0e0      	beq.n	800a21c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x4c>
 800a25a:	2000      	movs	r0, #0
 800a25c:	f888 6005 	strb.w	r6, [r8, #5]
 800a260:	b001      	add	sp, #4
 800a262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a266:	bf00      	nop

0800a268 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 800a268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a26c:	4607      	mov	r7, r0
 800a26e:	460c      	mov	r4, r1
 800a270:	4615      	mov	r5, r2
 800a272:	461e      	mov	r6, r3
 800a274:	f000 f84a 	bl	800a30c <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 800a278:	b108      	cbz	r0, 800a27e <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x16>
 800a27a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a27e:	68b8      	ldr	r0, [r7, #8]
 800a280:	4633      	mov	r3, r6
 800a282:	6806      	ldr	r6, [r0, #0]
 800a284:	4621      	mov	r1, r4
 800a286:	69b4      	ldr	r4, [r6, #24]
 800a288:	462a      	mov	r2, r5
 800a28a:	46a4      	mov	ip, r4
 800a28c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a290:	4760      	bx	ip
 800a292:	bf00      	nop

0800a294 <_ZdlPvj>:
 800a294:	f000 b8a2 	b.w	800a3dc <_ZdlPv>

0800a298 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 800a298:	b570      	push	{r4, r5, r6, lr}
 800a29a:	2400      	movs	r4, #0
 800a29c:	2610      	movs	r6, #16
 800a29e:	6803      	ldr	r3, [r0, #0]
 800a2a0:	b084      	sub	sp, #16
 800a2a2:	4615      	mov	r5, r2
 800a2a4:	9602      	str	r6, [sp, #8]
 800a2a6:	6812      	ldr	r2, [r2, #0]
 800a2a8:	699e      	ldr	r6, [r3, #24]
 800a2aa:	9400      	str	r4, [sp, #0]
 800a2ac:	466b      	mov	r3, sp
 800a2ae:	f88d 4004 	strb.w	r4, [sp, #4]
 800a2b2:	9403      	str	r4, [sp, #12]
 800a2b4:	47b0      	blx	r6
 800a2b6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a2ba:	f003 0306 	and.w	r3, r3, #6
 800a2be:	2b06      	cmp	r3, #6
 800a2c0:	bf09      	itett	eq
 800a2c2:	2001      	moveq	r0, #1
 800a2c4:	4620      	movne	r0, r4
 800a2c6:	9b00      	ldreq	r3, [sp, #0]
 800a2c8:	602b      	streq	r3, [r5, #0]
 800a2ca:	b004      	add	sp, #16
 800a2cc:	bd70      	pop	{r4, r5, r6, pc}
 800a2ce:	bf00      	nop

0800a2d0 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 800a2d0:	9800      	ldr	r0, [sp, #0]
 800a2d2:	4290      	cmp	r0, r2
 800a2d4:	bf0c      	ite	eq
 800a2d6:	2006      	moveq	r0, #6
 800a2d8:	2001      	movne	r0, #1
 800a2da:	4770      	bx	lr

0800a2dc <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 800a2dc:	b510      	push	{r4, lr}
 800a2de:	4604      	mov	r4, r0
 800a2e0:	4b02      	ldr	r3, [pc, #8]	; (800a2ec <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 800a2e2:	6003      	str	r3, [r0, #0]
 800a2e4:	f000 f854 	bl	800a390 <_ZNSt9type_infoD1Ev>
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	bd10      	pop	{r4, pc}
 800a2ec:	0800ba28 	.word	0x0800ba28

0800a2f0 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 800a2f0:	b510      	push	{r4, lr}
 800a2f2:	4604      	mov	r4, r0
 800a2f4:	4b04      	ldr	r3, [pc, #16]	; (800a308 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x18>)
 800a2f6:	6003      	str	r3, [r0, #0]
 800a2f8:	f000 f84a 	bl	800a390 <_ZNSt9type_infoD1Ev>
 800a2fc:	4620      	mov	r0, r4
 800a2fe:	2108      	movs	r1, #8
 800a300:	f7ff ffc8 	bl	800a294 <_ZdlPvj>
 800a304:	4620      	mov	r0, r4
 800a306:	bd10      	pop	{r4, pc}
 800a308:	0800ba28 	.word	0x0800ba28

0800a30c <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 800a30c:	b538      	push	{r3, r4, r5, lr}
 800a30e:	4615      	mov	r5, r2
 800a310:	461c      	mov	r4, r3
 800a312:	f000 f84b 	bl	800a3ac <_ZNKSt9type_infoeqERKS_>
 800a316:	b120      	cbz	r0, 800a322 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 800a318:	2208      	movs	r2, #8
 800a31a:	2306      	movs	r3, #6
 800a31c:	6025      	str	r5, [r4, #0]
 800a31e:	60e2      	str	r2, [r4, #12]
 800a320:	7123      	strb	r3, [r4, #4]
 800a322:	bd38      	pop	{r3, r4, r5, pc}

0800a324 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 800a324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a328:	4617      	mov	r7, r2
 800a32a:	461c      	mov	r4, r3
 800a32c:	4606      	mov	r6, r0
 800a32e:	460d      	mov	r5, r1
 800a330:	f000 f83c 	bl	800a3ac <_ZNKSt9type_infoeqERKS_>
 800a334:	b908      	cbnz	r0, 800a33a <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x16>
 800a336:	2c03      	cmp	r4, #3
 800a338:	d901      	bls.n	800a33e <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x1a>
 800a33a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a33e:	682b      	ldr	r3, [r5, #0]
 800a340:	463a      	mov	r2, r7
 800a342:	4631      	mov	r1, r6
 800a344:	4628      	mov	r0, r5
 800a346:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a34a:	695b      	ldr	r3, [r3, #20]
 800a34c:	4718      	bx	r3
 800a34e:	bf00      	nop

0800a350 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 800a350:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a352:	b083      	sub	sp, #12
 800a354:	9d08      	ldr	r5, [sp, #32]
 800a356:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a358:	4617      	mov	r7, r2
 800a35a:	428d      	cmp	r5, r1
 800a35c:	4606      	mov	r6, r0
 800a35e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a360:	d00b      	beq.n	800a37a <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2a>
 800a362:	4619      	mov	r1, r3
 800a364:	4630      	mov	r0, r6
 800a366:	f000 f821 	bl	800a3ac <_ZNKSt9type_infoeqERKS_>
 800a36a:	b118      	cbz	r0, 800a374 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 800a36c:	2301      	movs	r3, #1
 800a36e:	6025      	str	r5, [r4, #0]
 800a370:	7127      	strb	r7, [r4, #4]
 800a372:	71a3      	strb	r3, [r4, #6]
 800a374:	2000      	movs	r0, #0
 800a376:	b003      	add	sp, #12
 800a378:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a37a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a37c:	9301      	str	r3, [sp, #4]
 800a37e:	f000 f815 	bl	800a3ac <_ZNKSt9type_infoeqERKS_>
 800a382:	b118      	cbz	r0, 800a38c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x3c>
 800a384:	2000      	movs	r0, #0
 800a386:	7167      	strb	r7, [r4, #5]
 800a388:	b003      	add	sp, #12
 800a38a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a38c:	9b01      	ldr	r3, [sp, #4]
 800a38e:	e7e8      	b.n	800a362 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x12>

0800a390 <_ZNSt9type_infoD1Ev>:
 800a390:	4770      	bx	lr
 800a392:	bf00      	nop

0800a394 <_ZNKSt9type_info14__is_pointer_pEv>:
 800a394:	2000      	movs	r0, #0
 800a396:	4770      	bx	lr

0800a398 <_ZNKSt9type_info11__do_upcastEPKN10__cxxabiv117__class_type_infoEPPv>:
 800a398:	2000      	movs	r0, #0
 800a39a:	4770      	bx	lr

0800a39c <_ZNSt9type_infoD0Ev>:
 800a39c:	b510      	push	{r4, lr}
 800a39e:	4604      	mov	r4, r0
 800a3a0:	2108      	movs	r1, #8
 800a3a2:	f7ff ff77 	bl	800a294 <_ZdlPvj>
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	bd10      	pop	{r4, pc}
 800a3aa:	bf00      	nop

0800a3ac <_ZNKSt9type_infoeqERKS_>:
 800a3ac:	4281      	cmp	r1, r0
 800a3ae:	d011      	beq.n	800a3d4 <_ZNKSt9type_infoeqERKS_+0x28>
 800a3b0:	b508      	push	{r3, lr}
 800a3b2:	6840      	ldr	r0, [r0, #4]
 800a3b4:	7803      	ldrb	r3, [r0, #0]
 800a3b6:	2b2a      	cmp	r3, #42	; 0x2a
 800a3b8:	d00a      	beq.n	800a3d0 <_ZNKSt9type_infoeqERKS_+0x24>
 800a3ba:	6849      	ldr	r1, [r1, #4]
 800a3bc:	780b      	ldrb	r3, [r1, #0]
 800a3be:	2b2a      	cmp	r3, #42	; 0x2a
 800a3c0:	bf08      	it	eq
 800a3c2:	3101      	addeq	r1, #1
 800a3c4:	f7fd f916 	bl	80075f4 <strcmp>
 800a3c8:	fab0 f080 	clz	r0, r0
 800a3cc:	0940      	lsrs	r0, r0, #5
 800a3ce:	bd08      	pop	{r3, pc}
 800a3d0:	2000      	movs	r0, #0
 800a3d2:	bd08      	pop	{r3, pc}
 800a3d4:	2001      	movs	r0, #1
 800a3d6:	4770      	bx	lr

0800a3d8 <_ZNKSt9type_info10__do_catchEPKS_PPvj>:
 800a3d8:	f7ff bfe8 	b.w	800a3ac <_ZNKSt9type_infoeqERKS_>

0800a3dc <_ZdlPv>:
 800a3dc:	f000 b934 	b.w	800a648 <free>

0800a3e0 <sqrt>:
 800a3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e4:	b08b      	sub	sp, #44	; 0x2c
 800a3e6:	4604      	mov	r4, r0
 800a3e8:	460d      	mov	r5, r1
 800a3ea:	f000 f84d 	bl	800a488 <__ieee754_sqrt>
 800a3ee:	4b24      	ldr	r3, [pc, #144]	; (800a480 <sqrt+0xa0>)
 800a3f0:	4680      	mov	r8, r0
 800a3f2:	f993 a000 	ldrsb.w	sl, [r3]
 800a3f6:	4689      	mov	r9, r1
 800a3f8:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800a3fc:	d02b      	beq.n	800a456 <sqrt+0x76>
 800a3fe:	4622      	mov	r2, r4
 800a400:	462b      	mov	r3, r5
 800a402:	4620      	mov	r0, r4
 800a404:	4629      	mov	r1, r5
 800a406:	f7fd fd59 	bl	8007ebc <__aeabi_dcmpun>
 800a40a:	4683      	mov	fp, r0
 800a40c:	bb18      	cbnz	r0, 800a456 <sqrt+0x76>
 800a40e:	2600      	movs	r6, #0
 800a410:	2700      	movs	r7, #0
 800a412:	4632      	mov	r2, r6
 800a414:	463b      	mov	r3, r7
 800a416:	4620      	mov	r0, r4
 800a418:	4629      	mov	r1, r5
 800a41a:	f7fd fd27 	bl	8007e6c <__aeabi_dcmplt>
 800a41e:	b1d0      	cbz	r0, 800a456 <sqrt+0x76>
 800a420:	2301      	movs	r3, #1
 800a422:	9300      	str	r3, [sp, #0]
 800a424:	4b17      	ldr	r3, [pc, #92]	; (800a484 <sqrt+0xa4>)
 800a426:	f8cd b020 	str.w	fp, [sp, #32]
 800a42a:	9301      	str	r3, [sp, #4]
 800a42c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800a430:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a434:	f1ba 0f00 	cmp.w	sl, #0
 800a438:	d112      	bne.n	800a460 <sqrt+0x80>
 800a43a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a43e:	4668      	mov	r0, sp
 800a440:	f000 f8ce 	bl	800a5e0 <matherr>
 800a444:	b1b8      	cbz	r0, 800a476 <sqrt+0x96>
 800a446:	9b08      	ldr	r3, [sp, #32]
 800a448:	b11b      	cbz	r3, 800a452 <sqrt+0x72>
 800a44a:	f000 f8cb 	bl	800a5e4 <__errno>
 800a44e:	9b08      	ldr	r3, [sp, #32]
 800a450:	6003      	str	r3, [r0, #0]
 800a452:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800a456:	4640      	mov	r0, r8
 800a458:	4649      	mov	r1, r9
 800a45a:	b00b      	add	sp, #44	; 0x2c
 800a45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a460:	4632      	mov	r2, r6
 800a462:	463b      	mov	r3, r7
 800a464:	4630      	mov	r0, r6
 800a466:	4639      	mov	r1, r7
 800a468:	f7fd fbb8 	bl	8007bdc <__aeabi_ddiv>
 800a46c:	f1ba 0f02 	cmp.w	sl, #2
 800a470:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a474:	d1e3      	bne.n	800a43e <sqrt+0x5e>
 800a476:	f000 f8b5 	bl	800a5e4 <__errno>
 800a47a:	2321      	movs	r3, #33	; 0x21
 800a47c:	6003      	str	r3, [r0, #0]
 800a47e:	e7e2      	b.n	800a446 <sqrt+0x66>
 800a480:	20000010 	.word	0x20000010
 800a484:	0800ba84 	.word	0x0800ba84

0800a488 <__ieee754_sqrt>:
 800a488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a48c:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800a5dc <__ieee754_sqrt+0x154>
 800a490:	4606      	mov	r6, r0
 800a492:	ea3e 0e01 	bics.w	lr, lr, r1
 800a496:	460d      	mov	r5, r1
 800a498:	4607      	mov	r7, r0
 800a49a:	460a      	mov	r2, r1
 800a49c:	460c      	mov	r4, r1
 800a49e:	4603      	mov	r3, r0
 800a4a0:	d10f      	bne.n	800a4c2 <__ieee754_sqrt+0x3a>
 800a4a2:	4602      	mov	r2, r0
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	f7fd fa6f 	bl	8007988 <__aeabi_dmul>
 800a4aa:	4602      	mov	r2, r0
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	4630      	mov	r0, r6
 800a4b0:	4629      	mov	r1, r5
 800a4b2:	f7fd f8b7 	bl	8007624 <__adddf3>
 800a4b6:	4606      	mov	r6, r0
 800a4b8:	460d      	mov	r5, r1
 800a4ba:	4630      	mov	r0, r6
 800a4bc:	4629      	mov	r1, r5
 800a4be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4c2:	2900      	cmp	r1, #0
 800a4c4:	dc0e      	bgt.n	800a4e4 <__ieee754_sqrt+0x5c>
 800a4c6:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 800a4ca:	ea5e 0707 	orrs.w	r7, lr, r7
 800a4ce:	d0f4      	beq.n	800a4ba <__ieee754_sqrt+0x32>
 800a4d0:	b141      	cbz	r1, 800a4e4 <__ieee754_sqrt+0x5c>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	f7fd f8a3 	bl	8007620 <__aeabi_dsub>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	460b      	mov	r3, r1
 800a4de:	f7fd fb7d 	bl	8007bdc <__aeabi_ddiv>
 800a4e2:	e7e8      	b.n	800a4b6 <__ieee754_sqrt+0x2e>
 800a4e4:	1512      	asrs	r2, r2, #20
 800a4e6:	d10c      	bne.n	800a502 <__ieee754_sqrt+0x7a>
 800a4e8:	2c00      	cmp	r4, #0
 800a4ea:	d06e      	beq.n	800a5ca <__ieee754_sqrt+0x142>
 800a4ec:	2100      	movs	r1, #0
 800a4ee:	02e6      	lsls	r6, r4, #11
 800a4f0:	d56f      	bpl.n	800a5d2 <__ieee754_sqrt+0x14a>
 800a4f2:	1e48      	subs	r0, r1, #1
 800a4f4:	1a12      	subs	r2, r2, r0
 800a4f6:	f1c1 0020 	rsb	r0, r1, #32
 800a4fa:	fa23 f000 	lsr.w	r0, r3, r0
 800a4fe:	4304      	orrs	r4, r0
 800a500:	408b      	lsls	r3, r1
 800a502:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a506:	07d5      	lsls	r5, r2, #31
 800a508:	f04f 0500 	mov.w	r5, #0
 800a50c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a510:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800a514:	bf42      	ittt	mi
 800a516:	0064      	lslmi	r4, r4, #1
 800a518:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 800a51c:	005b      	lslmi	r3, r3, #1
 800a51e:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 800a522:	1050      	asrs	r0, r2, #1
 800a524:	4421      	add	r1, r4
 800a526:	2216      	movs	r2, #22
 800a528:	462c      	mov	r4, r5
 800a52a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a52e:	005b      	lsls	r3, r3, #1
 800a530:	19a7      	adds	r7, r4, r6
 800a532:	428f      	cmp	r7, r1
 800a534:	bfde      	ittt	le
 800a536:	1bc9      	suble	r1, r1, r7
 800a538:	19bc      	addle	r4, r7, r6
 800a53a:	19ad      	addle	r5, r5, r6
 800a53c:	0049      	lsls	r1, r1, #1
 800a53e:	3a01      	subs	r2, #1
 800a540:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800a544:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a548:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a54c:	d1f0      	bne.n	800a530 <__ieee754_sqrt+0xa8>
 800a54e:	f04f 0e20 	mov.w	lr, #32
 800a552:	4694      	mov	ip, r2
 800a554:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a558:	42a1      	cmp	r1, r4
 800a55a:	eb06 070c 	add.w	r7, r6, ip
 800a55e:	dc02      	bgt.n	800a566 <__ieee754_sqrt+0xde>
 800a560:	d112      	bne.n	800a588 <__ieee754_sqrt+0x100>
 800a562:	429f      	cmp	r7, r3
 800a564:	d810      	bhi.n	800a588 <__ieee754_sqrt+0x100>
 800a566:	2f00      	cmp	r7, #0
 800a568:	eb07 0c06 	add.w	ip, r7, r6
 800a56c:	da34      	bge.n	800a5d8 <__ieee754_sqrt+0x150>
 800a56e:	f1bc 0f00 	cmp.w	ip, #0
 800a572:	db31      	blt.n	800a5d8 <__ieee754_sqrt+0x150>
 800a574:	f104 0801 	add.w	r8, r4, #1
 800a578:	1b09      	subs	r1, r1, r4
 800a57a:	4644      	mov	r4, r8
 800a57c:	429f      	cmp	r7, r3
 800a57e:	bf88      	it	hi
 800a580:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 800a584:	1bdb      	subs	r3, r3, r7
 800a586:	4432      	add	r2, r6
 800a588:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 800a58c:	f1be 0e01 	subs.w	lr, lr, #1
 800a590:	4439      	add	r1, r7
 800a592:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a596:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a59a:	d1dd      	bne.n	800a558 <__ieee754_sqrt+0xd0>
 800a59c:	430b      	orrs	r3, r1
 800a59e:	d006      	beq.n	800a5ae <__ieee754_sqrt+0x126>
 800a5a0:	1c54      	adds	r4, r2, #1
 800a5a2:	bf0b      	itete	eq
 800a5a4:	4672      	moveq	r2, lr
 800a5a6:	3201      	addne	r2, #1
 800a5a8:	3501      	addeq	r5, #1
 800a5aa:	f022 0201 	bicne.w	r2, r2, #1
 800a5ae:	106b      	asrs	r3, r5, #1
 800a5b0:	0852      	lsrs	r2, r2, #1
 800a5b2:	07e9      	lsls	r1, r5, #31
 800a5b4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a5b8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a5bc:	bf48      	it	mi
 800a5be:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800a5c2:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 800a5c6:	4616      	mov	r6, r2
 800a5c8:	e777      	b.n	800a4ba <__ieee754_sqrt+0x32>
 800a5ca:	0adc      	lsrs	r4, r3, #11
 800a5cc:	3a15      	subs	r2, #21
 800a5ce:	055b      	lsls	r3, r3, #21
 800a5d0:	e78a      	b.n	800a4e8 <__ieee754_sqrt+0x60>
 800a5d2:	0064      	lsls	r4, r4, #1
 800a5d4:	3101      	adds	r1, #1
 800a5d6:	e78a      	b.n	800a4ee <__ieee754_sqrt+0x66>
 800a5d8:	46a0      	mov	r8, r4
 800a5da:	e7cd      	b.n	800a578 <__ieee754_sqrt+0xf0>
 800a5dc:	7ff00000 	.word	0x7ff00000

0800a5e0 <matherr>:
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	4770      	bx	lr

0800a5e4 <__errno>:
 800a5e4:	4b01      	ldr	r3, [pc, #4]	; (800a5ec <__errno+0x8>)
 800a5e6:	6818      	ldr	r0, [r3, #0]
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	20000014 	.word	0x20000014

0800a5f0 <__libc_init_array>:
 800a5f0:	b570      	push	{r4, r5, r6, lr}
 800a5f2:	2500      	movs	r5, #0
 800a5f4:	4e0c      	ldr	r6, [pc, #48]	; (800a628 <__libc_init_array+0x38>)
 800a5f6:	4c0d      	ldr	r4, [pc, #52]	; (800a62c <__libc_init_array+0x3c>)
 800a5f8:	1ba4      	subs	r4, r4, r6
 800a5fa:	10a4      	asrs	r4, r4, #2
 800a5fc:	42a5      	cmp	r5, r4
 800a5fe:	d109      	bne.n	800a614 <__libc_init_array+0x24>
 800a600:	f000 fe70 	bl	800b2e4 <_init>
 800a604:	2500      	movs	r5, #0
 800a606:	4e0a      	ldr	r6, [pc, #40]	; (800a630 <__libc_init_array+0x40>)
 800a608:	4c0a      	ldr	r4, [pc, #40]	; (800a634 <__libc_init_array+0x44>)
 800a60a:	1ba4      	subs	r4, r4, r6
 800a60c:	10a4      	asrs	r4, r4, #2
 800a60e:	42a5      	cmp	r5, r4
 800a610:	d105      	bne.n	800a61e <__libc_init_array+0x2e>
 800a612:	bd70      	pop	{r4, r5, r6, pc}
 800a614:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a618:	4798      	blx	r3
 800a61a:	3501      	adds	r5, #1
 800a61c:	e7ee      	b.n	800a5fc <__libc_init_array+0xc>
 800a61e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a622:	4798      	blx	r3
 800a624:	3501      	adds	r5, #1
 800a626:	e7f2      	b.n	800a60e <__libc_init_array+0x1e>
 800a628:	0800bce8 	.word	0x0800bce8
 800a62c:	0800bce8 	.word	0x0800bce8
 800a630:	0800bce8 	.word	0x0800bce8
 800a634:	0800bcf0 	.word	0x0800bcf0

0800a638 <malloc>:
 800a638:	4b02      	ldr	r3, [pc, #8]	; (800a644 <malloc+0xc>)
 800a63a:	4601      	mov	r1, r0
 800a63c:	6818      	ldr	r0, [r3, #0]
 800a63e:	f000 b80b 	b.w	800a658 <_malloc_r>
 800a642:	bf00      	nop
 800a644:	20000014 	.word	0x20000014

0800a648 <free>:
 800a648:	4b02      	ldr	r3, [pc, #8]	; (800a654 <free+0xc>)
 800a64a:	4601      	mov	r1, r0
 800a64c:	6818      	ldr	r0, [r3, #0]
 800a64e:	f000 bc1f 	b.w	800ae90 <_free_r>
 800a652:	bf00      	nop
 800a654:	20000014 	.word	0x20000014

0800a658 <_malloc_r>:
 800a658:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a65c:	f101 040b 	add.w	r4, r1, #11
 800a660:	2c16      	cmp	r4, #22
 800a662:	4681      	mov	r9, r0
 800a664:	d907      	bls.n	800a676 <_malloc_r+0x1e>
 800a666:	f034 0407 	bics.w	r4, r4, #7
 800a66a:	d505      	bpl.n	800a678 <_malloc_r+0x20>
 800a66c:	230c      	movs	r3, #12
 800a66e:	f8c9 3000 	str.w	r3, [r9]
 800a672:	2600      	movs	r6, #0
 800a674:	e131      	b.n	800a8da <_malloc_r+0x282>
 800a676:	2410      	movs	r4, #16
 800a678:	428c      	cmp	r4, r1
 800a67a:	d3f7      	bcc.n	800a66c <_malloc_r+0x14>
 800a67c:	4648      	mov	r0, r9
 800a67e:	f000 fa0b 	bl	800aa98 <__malloc_lock>
 800a682:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800a686:	4d9b      	ldr	r5, [pc, #620]	; (800a8f4 <_malloc_r+0x29c>)
 800a688:	d236      	bcs.n	800a6f8 <_malloc_r+0xa0>
 800a68a:	f104 0208 	add.w	r2, r4, #8
 800a68e:	442a      	add	r2, r5
 800a690:	6856      	ldr	r6, [r2, #4]
 800a692:	f1a2 0108 	sub.w	r1, r2, #8
 800a696:	428e      	cmp	r6, r1
 800a698:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800a69c:	d102      	bne.n	800a6a4 <_malloc_r+0x4c>
 800a69e:	68d6      	ldr	r6, [r2, #12]
 800a6a0:	42b2      	cmp	r2, r6
 800a6a2:	d010      	beq.n	800a6c6 <_malloc_r+0x6e>
 800a6a4:	6873      	ldr	r3, [r6, #4]
 800a6a6:	68f2      	ldr	r2, [r6, #12]
 800a6a8:	68b1      	ldr	r1, [r6, #8]
 800a6aa:	f023 0303 	bic.w	r3, r3, #3
 800a6ae:	60ca      	str	r2, [r1, #12]
 800a6b0:	4433      	add	r3, r6
 800a6b2:	6091      	str	r1, [r2, #8]
 800a6b4:	685a      	ldr	r2, [r3, #4]
 800a6b6:	f042 0201 	orr.w	r2, r2, #1
 800a6ba:	605a      	str	r2, [r3, #4]
 800a6bc:	4648      	mov	r0, r9
 800a6be:	f000 f9f1 	bl	800aaa4 <__malloc_unlock>
 800a6c2:	3608      	adds	r6, #8
 800a6c4:	e109      	b.n	800a8da <_malloc_r+0x282>
 800a6c6:	3302      	adds	r3, #2
 800a6c8:	4a8b      	ldr	r2, [pc, #556]	; (800a8f8 <_malloc_r+0x2a0>)
 800a6ca:	692e      	ldr	r6, [r5, #16]
 800a6cc:	4611      	mov	r1, r2
 800a6ce:	4296      	cmp	r6, r2
 800a6d0:	d06d      	beq.n	800a7ae <_malloc_r+0x156>
 800a6d2:	6870      	ldr	r0, [r6, #4]
 800a6d4:	f020 0003 	bic.w	r0, r0, #3
 800a6d8:	1b07      	subs	r7, r0, r4
 800a6da:	2f0f      	cmp	r7, #15
 800a6dc:	dd47      	ble.n	800a76e <_malloc_r+0x116>
 800a6de:	1933      	adds	r3, r6, r4
 800a6e0:	f044 0401 	orr.w	r4, r4, #1
 800a6e4:	6074      	str	r4, [r6, #4]
 800a6e6:	616b      	str	r3, [r5, #20]
 800a6e8:	612b      	str	r3, [r5, #16]
 800a6ea:	60da      	str	r2, [r3, #12]
 800a6ec:	609a      	str	r2, [r3, #8]
 800a6ee:	f047 0201 	orr.w	r2, r7, #1
 800a6f2:	605a      	str	r2, [r3, #4]
 800a6f4:	5037      	str	r7, [r6, r0]
 800a6f6:	e7e1      	b.n	800a6bc <_malloc_r+0x64>
 800a6f8:	0a63      	lsrs	r3, r4, #9
 800a6fa:	d02a      	beq.n	800a752 <_malloc_r+0xfa>
 800a6fc:	2b04      	cmp	r3, #4
 800a6fe:	d812      	bhi.n	800a726 <_malloc_r+0xce>
 800a700:	09a3      	lsrs	r3, r4, #6
 800a702:	3338      	adds	r3, #56	; 0x38
 800a704:	1c5a      	adds	r2, r3, #1
 800a706:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800a70a:	6856      	ldr	r6, [r2, #4]
 800a70c:	f1a2 0008 	sub.w	r0, r2, #8
 800a710:	4286      	cmp	r6, r0
 800a712:	d006      	beq.n	800a722 <_malloc_r+0xca>
 800a714:	6872      	ldr	r2, [r6, #4]
 800a716:	f022 0203 	bic.w	r2, r2, #3
 800a71a:	1b11      	subs	r1, r2, r4
 800a71c:	290f      	cmp	r1, #15
 800a71e:	dd1c      	ble.n	800a75a <_malloc_r+0x102>
 800a720:	3b01      	subs	r3, #1
 800a722:	3301      	adds	r3, #1
 800a724:	e7d0      	b.n	800a6c8 <_malloc_r+0x70>
 800a726:	2b14      	cmp	r3, #20
 800a728:	d801      	bhi.n	800a72e <_malloc_r+0xd6>
 800a72a:	335b      	adds	r3, #91	; 0x5b
 800a72c:	e7ea      	b.n	800a704 <_malloc_r+0xac>
 800a72e:	2b54      	cmp	r3, #84	; 0x54
 800a730:	d802      	bhi.n	800a738 <_malloc_r+0xe0>
 800a732:	0b23      	lsrs	r3, r4, #12
 800a734:	336e      	adds	r3, #110	; 0x6e
 800a736:	e7e5      	b.n	800a704 <_malloc_r+0xac>
 800a738:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a73c:	d802      	bhi.n	800a744 <_malloc_r+0xec>
 800a73e:	0be3      	lsrs	r3, r4, #15
 800a740:	3377      	adds	r3, #119	; 0x77
 800a742:	e7df      	b.n	800a704 <_malloc_r+0xac>
 800a744:	f240 5254 	movw	r2, #1364	; 0x554
 800a748:	4293      	cmp	r3, r2
 800a74a:	d804      	bhi.n	800a756 <_malloc_r+0xfe>
 800a74c:	0ca3      	lsrs	r3, r4, #18
 800a74e:	337c      	adds	r3, #124	; 0x7c
 800a750:	e7d8      	b.n	800a704 <_malloc_r+0xac>
 800a752:	233f      	movs	r3, #63	; 0x3f
 800a754:	e7d6      	b.n	800a704 <_malloc_r+0xac>
 800a756:	237e      	movs	r3, #126	; 0x7e
 800a758:	e7d4      	b.n	800a704 <_malloc_r+0xac>
 800a75a:	2900      	cmp	r1, #0
 800a75c:	68f1      	ldr	r1, [r6, #12]
 800a75e:	db04      	blt.n	800a76a <_malloc_r+0x112>
 800a760:	68b3      	ldr	r3, [r6, #8]
 800a762:	60d9      	str	r1, [r3, #12]
 800a764:	608b      	str	r3, [r1, #8]
 800a766:	18b3      	adds	r3, r6, r2
 800a768:	e7a4      	b.n	800a6b4 <_malloc_r+0x5c>
 800a76a:	460e      	mov	r6, r1
 800a76c:	e7d0      	b.n	800a710 <_malloc_r+0xb8>
 800a76e:	2f00      	cmp	r7, #0
 800a770:	616a      	str	r2, [r5, #20]
 800a772:	612a      	str	r2, [r5, #16]
 800a774:	db05      	blt.n	800a782 <_malloc_r+0x12a>
 800a776:	4430      	add	r0, r6
 800a778:	6843      	ldr	r3, [r0, #4]
 800a77a:	f043 0301 	orr.w	r3, r3, #1
 800a77e:	6043      	str	r3, [r0, #4]
 800a780:	e79c      	b.n	800a6bc <_malloc_r+0x64>
 800a782:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a786:	d244      	bcs.n	800a812 <_malloc_r+0x1ba>
 800a788:	2201      	movs	r2, #1
 800a78a:	08c0      	lsrs	r0, r0, #3
 800a78c:	1087      	asrs	r7, r0, #2
 800a78e:	fa02 f707 	lsl.w	r7, r2, r7
 800a792:	686a      	ldr	r2, [r5, #4]
 800a794:	3001      	adds	r0, #1
 800a796:	433a      	orrs	r2, r7
 800a798:	606a      	str	r2, [r5, #4]
 800a79a:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800a79e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a7a2:	3a08      	subs	r2, #8
 800a7a4:	60f2      	str	r2, [r6, #12]
 800a7a6:	60b7      	str	r7, [r6, #8]
 800a7a8:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800a7ac:	60fe      	str	r6, [r7, #12]
 800a7ae:	2001      	movs	r0, #1
 800a7b0:	109a      	asrs	r2, r3, #2
 800a7b2:	fa00 f202 	lsl.w	r2, r0, r2
 800a7b6:	6868      	ldr	r0, [r5, #4]
 800a7b8:	4282      	cmp	r2, r0
 800a7ba:	f200 809f 	bhi.w	800a8fc <_malloc_r+0x2a4>
 800a7be:	4202      	tst	r2, r0
 800a7c0:	d106      	bne.n	800a7d0 <_malloc_r+0x178>
 800a7c2:	f023 0303 	bic.w	r3, r3, #3
 800a7c6:	0052      	lsls	r2, r2, #1
 800a7c8:	4202      	tst	r2, r0
 800a7ca:	f103 0304 	add.w	r3, r3, #4
 800a7ce:	d0fa      	beq.n	800a7c6 <_malloc_r+0x16e>
 800a7d0:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800a7d4:	46e0      	mov	r8, ip
 800a7d6:	469e      	mov	lr, r3
 800a7d8:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800a7dc:	4546      	cmp	r6, r8
 800a7de:	d153      	bne.n	800a888 <_malloc_r+0x230>
 800a7e0:	f10e 0e01 	add.w	lr, lr, #1
 800a7e4:	f01e 0f03 	tst.w	lr, #3
 800a7e8:	f108 0808 	add.w	r8, r8, #8
 800a7ec:	d1f4      	bne.n	800a7d8 <_malloc_r+0x180>
 800a7ee:	0798      	lsls	r0, r3, #30
 800a7f0:	d179      	bne.n	800a8e6 <_malloc_r+0x28e>
 800a7f2:	686b      	ldr	r3, [r5, #4]
 800a7f4:	ea23 0302 	bic.w	r3, r3, r2
 800a7f8:	606b      	str	r3, [r5, #4]
 800a7fa:	6868      	ldr	r0, [r5, #4]
 800a7fc:	0052      	lsls	r2, r2, #1
 800a7fe:	4282      	cmp	r2, r0
 800a800:	d87c      	bhi.n	800a8fc <_malloc_r+0x2a4>
 800a802:	2a00      	cmp	r2, #0
 800a804:	d07a      	beq.n	800a8fc <_malloc_r+0x2a4>
 800a806:	4673      	mov	r3, lr
 800a808:	4202      	tst	r2, r0
 800a80a:	d1e1      	bne.n	800a7d0 <_malloc_r+0x178>
 800a80c:	3304      	adds	r3, #4
 800a80e:	0052      	lsls	r2, r2, #1
 800a810:	e7fa      	b.n	800a808 <_malloc_r+0x1b0>
 800a812:	0a42      	lsrs	r2, r0, #9
 800a814:	2a04      	cmp	r2, #4
 800a816:	d815      	bhi.n	800a844 <_malloc_r+0x1ec>
 800a818:	0982      	lsrs	r2, r0, #6
 800a81a:	3238      	adds	r2, #56	; 0x38
 800a81c:	1c57      	adds	r7, r2, #1
 800a81e:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800a822:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800a826:	45be      	cmp	lr, r7
 800a828:	d126      	bne.n	800a878 <_malloc_r+0x220>
 800a82a:	2001      	movs	r0, #1
 800a82c:	1092      	asrs	r2, r2, #2
 800a82e:	fa00 f202 	lsl.w	r2, r0, r2
 800a832:	6868      	ldr	r0, [r5, #4]
 800a834:	4310      	orrs	r0, r2
 800a836:	6068      	str	r0, [r5, #4]
 800a838:	f8c6 e00c 	str.w	lr, [r6, #12]
 800a83c:	60b7      	str	r7, [r6, #8]
 800a83e:	f8ce 6008 	str.w	r6, [lr, #8]
 800a842:	e7b3      	b.n	800a7ac <_malloc_r+0x154>
 800a844:	2a14      	cmp	r2, #20
 800a846:	d801      	bhi.n	800a84c <_malloc_r+0x1f4>
 800a848:	325b      	adds	r2, #91	; 0x5b
 800a84a:	e7e7      	b.n	800a81c <_malloc_r+0x1c4>
 800a84c:	2a54      	cmp	r2, #84	; 0x54
 800a84e:	d802      	bhi.n	800a856 <_malloc_r+0x1fe>
 800a850:	0b02      	lsrs	r2, r0, #12
 800a852:	326e      	adds	r2, #110	; 0x6e
 800a854:	e7e2      	b.n	800a81c <_malloc_r+0x1c4>
 800a856:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a85a:	d802      	bhi.n	800a862 <_malloc_r+0x20a>
 800a85c:	0bc2      	lsrs	r2, r0, #15
 800a85e:	3277      	adds	r2, #119	; 0x77
 800a860:	e7dc      	b.n	800a81c <_malloc_r+0x1c4>
 800a862:	f240 5754 	movw	r7, #1364	; 0x554
 800a866:	42ba      	cmp	r2, r7
 800a868:	bf9a      	itte	ls
 800a86a:	0c82      	lsrls	r2, r0, #18
 800a86c:	327c      	addls	r2, #124	; 0x7c
 800a86e:	227e      	movhi	r2, #126	; 0x7e
 800a870:	e7d4      	b.n	800a81c <_malloc_r+0x1c4>
 800a872:	68bf      	ldr	r7, [r7, #8]
 800a874:	45be      	cmp	lr, r7
 800a876:	d004      	beq.n	800a882 <_malloc_r+0x22a>
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	f022 0203 	bic.w	r2, r2, #3
 800a87e:	4290      	cmp	r0, r2
 800a880:	d3f7      	bcc.n	800a872 <_malloc_r+0x21a>
 800a882:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800a886:	e7d7      	b.n	800a838 <_malloc_r+0x1e0>
 800a888:	6870      	ldr	r0, [r6, #4]
 800a88a:	68f7      	ldr	r7, [r6, #12]
 800a88c:	f020 0003 	bic.w	r0, r0, #3
 800a890:	eba0 0a04 	sub.w	sl, r0, r4
 800a894:	f1ba 0f0f 	cmp.w	sl, #15
 800a898:	dd10      	ble.n	800a8bc <_malloc_r+0x264>
 800a89a:	68b2      	ldr	r2, [r6, #8]
 800a89c:	1933      	adds	r3, r6, r4
 800a89e:	f044 0401 	orr.w	r4, r4, #1
 800a8a2:	6074      	str	r4, [r6, #4]
 800a8a4:	60d7      	str	r7, [r2, #12]
 800a8a6:	60ba      	str	r2, [r7, #8]
 800a8a8:	f04a 0201 	orr.w	r2, sl, #1
 800a8ac:	616b      	str	r3, [r5, #20]
 800a8ae:	612b      	str	r3, [r5, #16]
 800a8b0:	60d9      	str	r1, [r3, #12]
 800a8b2:	6099      	str	r1, [r3, #8]
 800a8b4:	605a      	str	r2, [r3, #4]
 800a8b6:	f846 a000 	str.w	sl, [r6, r0]
 800a8ba:	e6ff      	b.n	800a6bc <_malloc_r+0x64>
 800a8bc:	f1ba 0f00 	cmp.w	sl, #0
 800a8c0:	db0f      	blt.n	800a8e2 <_malloc_r+0x28a>
 800a8c2:	4430      	add	r0, r6
 800a8c4:	6843      	ldr	r3, [r0, #4]
 800a8c6:	f043 0301 	orr.w	r3, r3, #1
 800a8ca:	6043      	str	r3, [r0, #4]
 800a8cc:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800a8d0:	4648      	mov	r0, r9
 800a8d2:	60df      	str	r7, [r3, #12]
 800a8d4:	60bb      	str	r3, [r7, #8]
 800a8d6:	f000 f8e5 	bl	800aaa4 <__malloc_unlock>
 800a8da:	4630      	mov	r0, r6
 800a8dc:	b003      	add	sp, #12
 800a8de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8e2:	463e      	mov	r6, r7
 800a8e4:	e77a      	b.n	800a7dc <_malloc_r+0x184>
 800a8e6:	f85c 0908 	ldr.w	r0, [ip], #-8
 800a8ea:	3b01      	subs	r3, #1
 800a8ec:	4584      	cmp	ip, r0
 800a8ee:	f43f af7e 	beq.w	800a7ee <_malloc_r+0x196>
 800a8f2:	e782      	b.n	800a7fa <_malloc_r+0x1a2>
 800a8f4:	20000108 	.word	0x20000108
 800a8f8:	20000110 	.word	0x20000110
 800a8fc:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800a900:	f8db 6004 	ldr.w	r6, [fp, #4]
 800a904:	f026 0603 	bic.w	r6, r6, #3
 800a908:	42b4      	cmp	r4, r6
 800a90a:	d803      	bhi.n	800a914 <_malloc_r+0x2bc>
 800a90c:	1b33      	subs	r3, r6, r4
 800a90e:	2b0f      	cmp	r3, #15
 800a910:	f300 8095 	bgt.w	800aa3e <_malloc_r+0x3e6>
 800a914:	4a4f      	ldr	r2, [pc, #316]	; (800aa54 <_malloc_r+0x3fc>)
 800a916:	eb0b 0306 	add.w	r3, fp, r6
 800a91a:	6817      	ldr	r7, [r2, #0]
 800a91c:	4a4e      	ldr	r2, [pc, #312]	; (800aa58 <_malloc_r+0x400>)
 800a91e:	3710      	adds	r7, #16
 800a920:	6811      	ldr	r1, [r2, #0]
 800a922:	4427      	add	r7, r4
 800a924:	3101      	adds	r1, #1
 800a926:	d005      	beq.n	800a934 <_malloc_r+0x2dc>
 800a928:	494c      	ldr	r1, [pc, #304]	; (800aa5c <_malloc_r+0x404>)
 800a92a:	3901      	subs	r1, #1
 800a92c:	440f      	add	r7, r1
 800a92e:	3101      	adds	r1, #1
 800a930:	4249      	negs	r1, r1
 800a932:	400f      	ands	r7, r1
 800a934:	4639      	mov	r1, r7
 800a936:	4648      	mov	r0, r9
 800a938:	9201      	str	r2, [sp, #4]
 800a93a:	9300      	str	r3, [sp, #0]
 800a93c:	f000 fa42 	bl	800adc4 <_sbrk_r>
 800a940:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a944:	4680      	mov	r8, r0
 800a946:	d055      	beq.n	800a9f4 <_malloc_r+0x39c>
 800a948:	9b00      	ldr	r3, [sp, #0]
 800a94a:	9a01      	ldr	r2, [sp, #4]
 800a94c:	4283      	cmp	r3, r0
 800a94e:	d901      	bls.n	800a954 <_malloc_r+0x2fc>
 800a950:	45ab      	cmp	fp, r5
 800a952:	d14f      	bne.n	800a9f4 <_malloc_r+0x39c>
 800a954:	4842      	ldr	r0, [pc, #264]	; (800aa60 <_malloc_r+0x408>)
 800a956:	4543      	cmp	r3, r8
 800a958:	6801      	ldr	r1, [r0, #0]
 800a95a:	4682      	mov	sl, r0
 800a95c:	eb07 0e01 	add.w	lr, r7, r1
 800a960:	f8c0 e000 	str.w	lr, [r0]
 800a964:	493f      	ldr	r1, [pc, #252]	; (800aa64 <_malloc_r+0x40c>)
 800a966:	d113      	bne.n	800a990 <_malloc_r+0x338>
 800a968:	420b      	tst	r3, r1
 800a96a:	d111      	bne.n	800a990 <_malloc_r+0x338>
 800a96c:	68ab      	ldr	r3, [r5, #8]
 800a96e:	443e      	add	r6, r7
 800a970:	f046 0601 	orr.w	r6, r6, #1
 800a974:	605e      	str	r6, [r3, #4]
 800a976:	4a3c      	ldr	r2, [pc, #240]	; (800aa68 <_malloc_r+0x410>)
 800a978:	f8da 3000 	ldr.w	r3, [sl]
 800a97c:	6811      	ldr	r1, [r2, #0]
 800a97e:	428b      	cmp	r3, r1
 800a980:	bf88      	it	hi
 800a982:	6013      	strhi	r3, [r2, #0]
 800a984:	4a39      	ldr	r2, [pc, #228]	; (800aa6c <_malloc_r+0x414>)
 800a986:	6811      	ldr	r1, [r2, #0]
 800a988:	428b      	cmp	r3, r1
 800a98a:	bf88      	it	hi
 800a98c:	6013      	strhi	r3, [r2, #0]
 800a98e:	e031      	b.n	800a9f4 <_malloc_r+0x39c>
 800a990:	6810      	ldr	r0, [r2, #0]
 800a992:	3001      	adds	r0, #1
 800a994:	bf1b      	ittet	ne
 800a996:	eba8 0303 	subne.w	r3, r8, r3
 800a99a:	4473      	addne	r3, lr
 800a99c:	f8c2 8000 	streq.w	r8, [r2]
 800a9a0:	f8ca 3000 	strne.w	r3, [sl]
 800a9a4:	f018 0007 	ands.w	r0, r8, #7
 800a9a8:	bf1c      	itt	ne
 800a9aa:	f1c0 0008 	rsbne	r0, r0, #8
 800a9ae:	4480      	addne	r8, r0
 800a9b0:	4b2a      	ldr	r3, [pc, #168]	; (800aa5c <_malloc_r+0x404>)
 800a9b2:	4447      	add	r7, r8
 800a9b4:	4418      	add	r0, r3
 800a9b6:	400f      	ands	r7, r1
 800a9b8:	1bc7      	subs	r7, r0, r7
 800a9ba:	4639      	mov	r1, r7
 800a9bc:	4648      	mov	r0, r9
 800a9be:	f000 fa01 	bl	800adc4 <_sbrk_r>
 800a9c2:	1c43      	adds	r3, r0, #1
 800a9c4:	bf04      	itt	eq
 800a9c6:	4640      	moveq	r0, r8
 800a9c8:	2700      	moveq	r7, #0
 800a9ca:	f8da 3000 	ldr.w	r3, [sl]
 800a9ce:	eba0 0008 	sub.w	r0, r0, r8
 800a9d2:	443b      	add	r3, r7
 800a9d4:	4407      	add	r7, r0
 800a9d6:	f047 0701 	orr.w	r7, r7, #1
 800a9da:	45ab      	cmp	fp, r5
 800a9dc:	f8c5 8008 	str.w	r8, [r5, #8]
 800a9e0:	f8ca 3000 	str.w	r3, [sl]
 800a9e4:	f8c8 7004 	str.w	r7, [r8, #4]
 800a9e8:	d0c5      	beq.n	800a976 <_malloc_r+0x31e>
 800a9ea:	2e0f      	cmp	r6, #15
 800a9ec:	d810      	bhi.n	800aa10 <_malloc_r+0x3b8>
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	f8c8 3004 	str.w	r3, [r8, #4]
 800a9f4:	68ab      	ldr	r3, [r5, #8]
 800a9f6:	685a      	ldr	r2, [r3, #4]
 800a9f8:	f022 0203 	bic.w	r2, r2, #3
 800a9fc:	4294      	cmp	r4, r2
 800a9fe:	eba2 0304 	sub.w	r3, r2, r4
 800aa02:	d801      	bhi.n	800aa08 <_malloc_r+0x3b0>
 800aa04:	2b0f      	cmp	r3, #15
 800aa06:	dc1a      	bgt.n	800aa3e <_malloc_r+0x3e6>
 800aa08:	4648      	mov	r0, r9
 800aa0a:	f000 f84b 	bl	800aaa4 <__malloc_unlock>
 800aa0e:	e630      	b.n	800a672 <_malloc_r+0x1a>
 800aa10:	2205      	movs	r2, #5
 800aa12:	f8db 3004 	ldr.w	r3, [fp, #4]
 800aa16:	3e0c      	subs	r6, #12
 800aa18:	f026 0607 	bic.w	r6, r6, #7
 800aa1c:	f003 0301 	and.w	r3, r3, #1
 800aa20:	4333      	orrs	r3, r6
 800aa22:	f8cb 3004 	str.w	r3, [fp, #4]
 800aa26:	2e0f      	cmp	r6, #15
 800aa28:	eb0b 0306 	add.w	r3, fp, r6
 800aa2c:	605a      	str	r2, [r3, #4]
 800aa2e:	609a      	str	r2, [r3, #8]
 800aa30:	d9a1      	bls.n	800a976 <_malloc_r+0x31e>
 800aa32:	f10b 0108 	add.w	r1, fp, #8
 800aa36:	4648      	mov	r0, r9
 800aa38:	f000 fa2a 	bl	800ae90 <_free_r>
 800aa3c:	e79b      	b.n	800a976 <_malloc_r+0x31e>
 800aa3e:	68ae      	ldr	r6, [r5, #8]
 800aa40:	f044 0201 	orr.w	r2, r4, #1
 800aa44:	f043 0301 	orr.w	r3, r3, #1
 800aa48:	4434      	add	r4, r6
 800aa4a:	6072      	str	r2, [r6, #4]
 800aa4c:	60ac      	str	r4, [r5, #8]
 800aa4e:	6063      	str	r3, [r4, #4]
 800aa50:	e634      	b.n	800a6bc <_malloc_r+0x64>
 800aa52:	bf00      	nop
 800aa54:	20001b88 	.word	0x20001b88
 800aa58:	20000510 	.word	0x20000510
 800aa5c:	00001000 	.word	0x00001000
 800aa60:	20001b58 	.word	0x20001b58
 800aa64:	00000fff 	.word	0x00000fff
 800aa68:	20001b80 	.word	0x20001b80
 800aa6c:	20001b84 	.word	0x20001b84

0800aa70 <memcpy>:
 800aa70:	b510      	push	{r4, lr}
 800aa72:	1e43      	subs	r3, r0, #1
 800aa74:	440a      	add	r2, r1
 800aa76:	4291      	cmp	r1, r2
 800aa78:	d100      	bne.n	800aa7c <memcpy+0xc>
 800aa7a:	bd10      	pop	{r4, pc}
 800aa7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa80:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa84:	e7f7      	b.n	800aa76 <memcpy+0x6>

0800aa86 <memset>:
 800aa86:	4603      	mov	r3, r0
 800aa88:	4402      	add	r2, r0
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d100      	bne.n	800aa90 <memset+0xa>
 800aa8e:	4770      	bx	lr
 800aa90:	f803 1b01 	strb.w	r1, [r3], #1
 800aa94:	e7f9      	b.n	800aa8a <memset+0x4>
	...

0800aa98 <__malloc_lock>:
 800aa98:	4801      	ldr	r0, [pc, #4]	; (800aaa0 <__malloc_lock+0x8>)
 800aa9a:	f000 baba 	b.w	800b012 <__retarget_lock_acquire_recursive>
 800aa9e:	bf00      	nop
 800aaa0:	20001bbc 	.word	0x20001bbc

0800aaa4 <__malloc_unlock>:
 800aaa4:	4801      	ldr	r0, [pc, #4]	; (800aaac <__malloc_unlock+0x8>)
 800aaa6:	f000 baba 	b.w	800b01e <__retarget_lock_release_recursive>
 800aaaa:	bf00      	nop
 800aaac:	20001bbc 	.word	0x20001bbc

0800aab0 <realloc>:
 800aab0:	4b02      	ldr	r3, [pc, #8]	; (800aabc <realloc+0xc>)
 800aab2:	460a      	mov	r2, r1
 800aab4:	4601      	mov	r1, r0
 800aab6:	6818      	ldr	r0, [r3, #0]
 800aab8:	f000 b802 	b.w	800aac0 <_realloc_r>
 800aabc:	20000014 	.word	0x20000014

0800aac0 <_realloc_r>:
 800aac0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aac4:	4682      	mov	sl, r0
 800aac6:	460c      	mov	r4, r1
 800aac8:	b929      	cbnz	r1, 800aad6 <_realloc_r+0x16>
 800aaca:	4611      	mov	r1, r2
 800aacc:	b003      	add	sp, #12
 800aace:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aad2:	f7ff bdc1 	b.w	800a658 <_malloc_r>
 800aad6:	9201      	str	r2, [sp, #4]
 800aad8:	f7ff ffde 	bl	800aa98 <__malloc_lock>
 800aadc:	9a01      	ldr	r2, [sp, #4]
 800aade:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800aae2:	f102 080b 	add.w	r8, r2, #11
 800aae6:	f1b8 0f16 	cmp.w	r8, #22
 800aaea:	f1a4 0908 	sub.w	r9, r4, #8
 800aaee:	f025 0603 	bic.w	r6, r5, #3
 800aaf2:	d90a      	bls.n	800ab0a <_realloc_r+0x4a>
 800aaf4:	f038 0807 	bics.w	r8, r8, #7
 800aaf8:	d509      	bpl.n	800ab0e <_realloc_r+0x4e>
 800aafa:	230c      	movs	r3, #12
 800aafc:	2700      	movs	r7, #0
 800aafe:	f8ca 3000 	str.w	r3, [sl]
 800ab02:	4638      	mov	r0, r7
 800ab04:	b003      	add	sp, #12
 800ab06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab0a:	f04f 0810 	mov.w	r8, #16
 800ab0e:	4590      	cmp	r8, r2
 800ab10:	d3f3      	bcc.n	800aafa <_realloc_r+0x3a>
 800ab12:	45b0      	cmp	r8, r6
 800ab14:	f340 8148 	ble.w	800ada8 <_realloc_r+0x2e8>
 800ab18:	4ba9      	ldr	r3, [pc, #676]	; (800adc0 <_realloc_r+0x300>)
 800ab1a:	eb09 0106 	add.w	r1, r9, r6
 800ab1e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800ab22:	469b      	mov	fp, r3
 800ab24:	4571      	cmp	r1, lr
 800ab26:	684b      	ldr	r3, [r1, #4]
 800ab28:	d005      	beq.n	800ab36 <_realloc_r+0x76>
 800ab2a:	f023 0001 	bic.w	r0, r3, #1
 800ab2e:	4408      	add	r0, r1
 800ab30:	6840      	ldr	r0, [r0, #4]
 800ab32:	07c7      	lsls	r7, r0, #31
 800ab34:	d447      	bmi.n	800abc6 <_realloc_r+0x106>
 800ab36:	f023 0303 	bic.w	r3, r3, #3
 800ab3a:	4571      	cmp	r1, lr
 800ab3c:	eb06 0703 	add.w	r7, r6, r3
 800ab40:	d119      	bne.n	800ab76 <_realloc_r+0xb6>
 800ab42:	f108 0010 	add.w	r0, r8, #16
 800ab46:	4287      	cmp	r7, r0
 800ab48:	db3f      	blt.n	800abca <_realloc_r+0x10a>
 800ab4a:	eba7 0708 	sub.w	r7, r7, r8
 800ab4e:	eb09 0308 	add.w	r3, r9, r8
 800ab52:	f047 0701 	orr.w	r7, r7, #1
 800ab56:	f8cb 3008 	str.w	r3, [fp, #8]
 800ab5a:	605f      	str	r7, [r3, #4]
 800ab5c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ab60:	4650      	mov	r0, sl
 800ab62:	f003 0301 	and.w	r3, r3, #1
 800ab66:	ea43 0308 	orr.w	r3, r3, r8
 800ab6a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab6e:	f7ff ff99 	bl	800aaa4 <__malloc_unlock>
 800ab72:	4627      	mov	r7, r4
 800ab74:	e7c5      	b.n	800ab02 <_realloc_r+0x42>
 800ab76:	45b8      	cmp	r8, r7
 800ab78:	dc27      	bgt.n	800abca <_realloc_r+0x10a>
 800ab7a:	68cb      	ldr	r3, [r1, #12]
 800ab7c:	688a      	ldr	r2, [r1, #8]
 800ab7e:	60d3      	str	r3, [r2, #12]
 800ab80:	609a      	str	r2, [r3, #8]
 800ab82:	eba7 0008 	sub.w	r0, r7, r8
 800ab86:	280f      	cmp	r0, #15
 800ab88:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ab8c:	eb09 0207 	add.w	r2, r9, r7
 800ab90:	f240 810c 	bls.w	800adac <_realloc_r+0x2ec>
 800ab94:	f003 0301 	and.w	r3, r3, #1
 800ab98:	eb09 0108 	add.w	r1, r9, r8
 800ab9c:	ea43 0308 	orr.w	r3, r3, r8
 800aba0:	f040 0001 	orr.w	r0, r0, #1
 800aba4:	f8c9 3004 	str.w	r3, [r9, #4]
 800aba8:	6048      	str	r0, [r1, #4]
 800abaa:	6853      	ldr	r3, [r2, #4]
 800abac:	3108      	adds	r1, #8
 800abae:	f043 0301 	orr.w	r3, r3, #1
 800abb2:	6053      	str	r3, [r2, #4]
 800abb4:	4650      	mov	r0, sl
 800abb6:	f000 f96b 	bl	800ae90 <_free_r>
 800abba:	4650      	mov	r0, sl
 800abbc:	f7ff ff72 	bl	800aaa4 <__malloc_unlock>
 800abc0:	f109 0708 	add.w	r7, r9, #8
 800abc4:	e79d      	b.n	800ab02 <_realloc_r+0x42>
 800abc6:	2300      	movs	r3, #0
 800abc8:	4619      	mov	r1, r3
 800abca:	07e8      	lsls	r0, r5, #31
 800abcc:	f100 8085 	bmi.w	800acda <_realloc_r+0x21a>
 800abd0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800abd4:	eba9 0505 	sub.w	r5, r9, r5
 800abd8:	6868      	ldr	r0, [r5, #4]
 800abda:	f020 0003 	bic.w	r0, r0, #3
 800abde:	4430      	add	r0, r6
 800abe0:	2900      	cmp	r1, #0
 800abe2:	d077      	beq.n	800acd4 <_realloc_r+0x214>
 800abe4:	4571      	cmp	r1, lr
 800abe6:	d151      	bne.n	800ac8c <_realloc_r+0x1cc>
 800abe8:	4403      	add	r3, r0
 800abea:	f108 0110 	add.w	r1, r8, #16
 800abee:	428b      	cmp	r3, r1
 800abf0:	db70      	blt.n	800acd4 <_realloc_r+0x214>
 800abf2:	462f      	mov	r7, r5
 800abf4:	68ea      	ldr	r2, [r5, #12]
 800abf6:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800abfa:	60ca      	str	r2, [r1, #12]
 800abfc:	6091      	str	r1, [r2, #8]
 800abfe:	1f32      	subs	r2, r6, #4
 800ac00:	2a24      	cmp	r2, #36	; 0x24
 800ac02:	d83c      	bhi.n	800ac7e <_realloc_r+0x1be>
 800ac04:	2a13      	cmp	r2, #19
 800ac06:	d937      	bls.n	800ac78 <_realloc_r+0x1b8>
 800ac08:	6821      	ldr	r1, [r4, #0]
 800ac0a:	2a1b      	cmp	r2, #27
 800ac0c:	60a9      	str	r1, [r5, #8]
 800ac0e:	6861      	ldr	r1, [r4, #4]
 800ac10:	60e9      	str	r1, [r5, #12]
 800ac12:	d81c      	bhi.n	800ac4e <_realloc_r+0x18e>
 800ac14:	f105 0210 	add.w	r2, r5, #16
 800ac18:	f104 0108 	add.w	r1, r4, #8
 800ac1c:	6808      	ldr	r0, [r1, #0]
 800ac1e:	6010      	str	r0, [r2, #0]
 800ac20:	6848      	ldr	r0, [r1, #4]
 800ac22:	6050      	str	r0, [r2, #4]
 800ac24:	6889      	ldr	r1, [r1, #8]
 800ac26:	6091      	str	r1, [r2, #8]
 800ac28:	eba3 0308 	sub.w	r3, r3, r8
 800ac2c:	eb05 0208 	add.w	r2, r5, r8
 800ac30:	f043 0301 	orr.w	r3, r3, #1
 800ac34:	f8cb 2008 	str.w	r2, [fp, #8]
 800ac38:	6053      	str	r3, [r2, #4]
 800ac3a:	686b      	ldr	r3, [r5, #4]
 800ac3c:	f003 0301 	and.w	r3, r3, #1
 800ac40:	ea43 0308 	orr.w	r3, r3, r8
 800ac44:	606b      	str	r3, [r5, #4]
 800ac46:	4650      	mov	r0, sl
 800ac48:	f7ff ff2c 	bl	800aaa4 <__malloc_unlock>
 800ac4c:	e759      	b.n	800ab02 <_realloc_r+0x42>
 800ac4e:	68a1      	ldr	r1, [r4, #8]
 800ac50:	2a24      	cmp	r2, #36	; 0x24
 800ac52:	6129      	str	r1, [r5, #16]
 800ac54:	68e1      	ldr	r1, [r4, #12]
 800ac56:	bf18      	it	ne
 800ac58:	f105 0218 	addne.w	r2, r5, #24
 800ac5c:	6169      	str	r1, [r5, #20]
 800ac5e:	bf09      	itett	eq
 800ac60:	6922      	ldreq	r2, [r4, #16]
 800ac62:	f104 0110 	addne.w	r1, r4, #16
 800ac66:	61aa      	streq	r2, [r5, #24]
 800ac68:	6960      	ldreq	r0, [r4, #20]
 800ac6a:	bf02      	ittt	eq
 800ac6c:	f105 0220 	addeq.w	r2, r5, #32
 800ac70:	f104 0118 	addeq.w	r1, r4, #24
 800ac74:	61e8      	streq	r0, [r5, #28]
 800ac76:	e7d1      	b.n	800ac1c <_realloc_r+0x15c>
 800ac78:	463a      	mov	r2, r7
 800ac7a:	4621      	mov	r1, r4
 800ac7c:	e7ce      	b.n	800ac1c <_realloc_r+0x15c>
 800ac7e:	4621      	mov	r1, r4
 800ac80:	4638      	mov	r0, r7
 800ac82:	9301      	str	r3, [sp, #4]
 800ac84:	f000 f9cc 	bl	800b020 <memmove>
 800ac88:	9b01      	ldr	r3, [sp, #4]
 800ac8a:	e7cd      	b.n	800ac28 <_realloc_r+0x168>
 800ac8c:	18c7      	adds	r7, r0, r3
 800ac8e:	45b8      	cmp	r8, r7
 800ac90:	dc20      	bgt.n	800acd4 <_realloc_r+0x214>
 800ac92:	68cb      	ldr	r3, [r1, #12]
 800ac94:	688a      	ldr	r2, [r1, #8]
 800ac96:	60d3      	str	r3, [r2, #12]
 800ac98:	609a      	str	r2, [r3, #8]
 800ac9a:	4628      	mov	r0, r5
 800ac9c:	68eb      	ldr	r3, [r5, #12]
 800ac9e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800aca2:	60d3      	str	r3, [r2, #12]
 800aca4:	609a      	str	r2, [r3, #8]
 800aca6:	1f32      	subs	r2, r6, #4
 800aca8:	2a24      	cmp	r2, #36	; 0x24
 800acaa:	d843      	bhi.n	800ad34 <_realloc_r+0x274>
 800acac:	2a13      	cmp	r2, #19
 800acae:	d93f      	bls.n	800ad30 <_realloc_r+0x270>
 800acb0:	6823      	ldr	r3, [r4, #0]
 800acb2:	2a1b      	cmp	r2, #27
 800acb4:	60ab      	str	r3, [r5, #8]
 800acb6:	6863      	ldr	r3, [r4, #4]
 800acb8:	60eb      	str	r3, [r5, #12]
 800acba:	d824      	bhi.n	800ad06 <_realloc_r+0x246>
 800acbc:	f105 0010 	add.w	r0, r5, #16
 800acc0:	f104 0308 	add.w	r3, r4, #8
 800acc4:	681a      	ldr	r2, [r3, #0]
 800acc6:	6002      	str	r2, [r0, #0]
 800acc8:	685a      	ldr	r2, [r3, #4]
 800acca:	6042      	str	r2, [r0, #4]
 800accc:	689b      	ldr	r3, [r3, #8]
 800acce:	6083      	str	r3, [r0, #8]
 800acd0:	46a9      	mov	r9, r5
 800acd2:	e756      	b.n	800ab82 <_realloc_r+0xc2>
 800acd4:	4580      	cmp	r8, r0
 800acd6:	4607      	mov	r7, r0
 800acd8:	dddf      	ble.n	800ac9a <_realloc_r+0x1da>
 800acda:	4611      	mov	r1, r2
 800acdc:	4650      	mov	r0, sl
 800acde:	f7ff fcbb 	bl	800a658 <_malloc_r>
 800ace2:	4607      	mov	r7, r0
 800ace4:	2800      	cmp	r0, #0
 800ace6:	d0ae      	beq.n	800ac46 <_realloc_r+0x186>
 800ace8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800acec:	f1a0 0208 	sub.w	r2, r0, #8
 800acf0:	f023 0301 	bic.w	r3, r3, #1
 800acf4:	444b      	add	r3, r9
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d120      	bne.n	800ad3c <_realloc_r+0x27c>
 800acfa:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800acfe:	f027 0703 	bic.w	r7, r7, #3
 800ad02:	4437      	add	r7, r6
 800ad04:	e73d      	b.n	800ab82 <_realloc_r+0xc2>
 800ad06:	68a3      	ldr	r3, [r4, #8]
 800ad08:	2a24      	cmp	r2, #36	; 0x24
 800ad0a:	612b      	str	r3, [r5, #16]
 800ad0c:	68e3      	ldr	r3, [r4, #12]
 800ad0e:	bf18      	it	ne
 800ad10:	f105 0018 	addne.w	r0, r5, #24
 800ad14:	616b      	str	r3, [r5, #20]
 800ad16:	bf09      	itett	eq
 800ad18:	6923      	ldreq	r3, [r4, #16]
 800ad1a:	f104 0310 	addne.w	r3, r4, #16
 800ad1e:	61ab      	streq	r3, [r5, #24]
 800ad20:	6962      	ldreq	r2, [r4, #20]
 800ad22:	bf02      	ittt	eq
 800ad24:	f105 0020 	addeq.w	r0, r5, #32
 800ad28:	f104 0318 	addeq.w	r3, r4, #24
 800ad2c:	61ea      	streq	r2, [r5, #28]
 800ad2e:	e7c9      	b.n	800acc4 <_realloc_r+0x204>
 800ad30:	4623      	mov	r3, r4
 800ad32:	e7c7      	b.n	800acc4 <_realloc_r+0x204>
 800ad34:	4621      	mov	r1, r4
 800ad36:	f000 f973 	bl	800b020 <memmove>
 800ad3a:	e7c9      	b.n	800acd0 <_realloc_r+0x210>
 800ad3c:	1f32      	subs	r2, r6, #4
 800ad3e:	2a24      	cmp	r2, #36	; 0x24
 800ad40:	d82e      	bhi.n	800ada0 <_realloc_r+0x2e0>
 800ad42:	2a13      	cmp	r2, #19
 800ad44:	d929      	bls.n	800ad9a <_realloc_r+0x2da>
 800ad46:	6823      	ldr	r3, [r4, #0]
 800ad48:	2a1b      	cmp	r2, #27
 800ad4a:	6003      	str	r3, [r0, #0]
 800ad4c:	6863      	ldr	r3, [r4, #4]
 800ad4e:	6043      	str	r3, [r0, #4]
 800ad50:	d80e      	bhi.n	800ad70 <_realloc_r+0x2b0>
 800ad52:	f100 0308 	add.w	r3, r0, #8
 800ad56:	f104 0208 	add.w	r2, r4, #8
 800ad5a:	6811      	ldr	r1, [r2, #0]
 800ad5c:	6019      	str	r1, [r3, #0]
 800ad5e:	6851      	ldr	r1, [r2, #4]
 800ad60:	6059      	str	r1, [r3, #4]
 800ad62:	6892      	ldr	r2, [r2, #8]
 800ad64:	609a      	str	r2, [r3, #8]
 800ad66:	4621      	mov	r1, r4
 800ad68:	4650      	mov	r0, sl
 800ad6a:	f000 f891 	bl	800ae90 <_free_r>
 800ad6e:	e76a      	b.n	800ac46 <_realloc_r+0x186>
 800ad70:	68a3      	ldr	r3, [r4, #8]
 800ad72:	2a24      	cmp	r2, #36	; 0x24
 800ad74:	6083      	str	r3, [r0, #8]
 800ad76:	68e3      	ldr	r3, [r4, #12]
 800ad78:	bf18      	it	ne
 800ad7a:	f104 0210 	addne.w	r2, r4, #16
 800ad7e:	60c3      	str	r3, [r0, #12]
 800ad80:	bf09      	itett	eq
 800ad82:	6923      	ldreq	r3, [r4, #16]
 800ad84:	f100 0310 	addne.w	r3, r0, #16
 800ad88:	6103      	streq	r3, [r0, #16]
 800ad8a:	6961      	ldreq	r1, [r4, #20]
 800ad8c:	bf02      	ittt	eq
 800ad8e:	f100 0318 	addeq.w	r3, r0, #24
 800ad92:	f104 0218 	addeq.w	r2, r4, #24
 800ad96:	6141      	streq	r1, [r0, #20]
 800ad98:	e7df      	b.n	800ad5a <_realloc_r+0x29a>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	4622      	mov	r2, r4
 800ad9e:	e7dc      	b.n	800ad5a <_realloc_r+0x29a>
 800ada0:	4621      	mov	r1, r4
 800ada2:	f000 f93d 	bl	800b020 <memmove>
 800ada6:	e7de      	b.n	800ad66 <_realloc_r+0x2a6>
 800ada8:	4637      	mov	r7, r6
 800adaa:	e6ea      	b.n	800ab82 <_realloc_r+0xc2>
 800adac:	f003 0301 	and.w	r3, r3, #1
 800adb0:	431f      	orrs	r7, r3
 800adb2:	f8c9 7004 	str.w	r7, [r9, #4]
 800adb6:	6853      	ldr	r3, [r2, #4]
 800adb8:	f043 0301 	orr.w	r3, r3, #1
 800adbc:	6053      	str	r3, [r2, #4]
 800adbe:	e6fc      	b.n	800abba <_realloc_r+0xfa>
 800adc0:	20000108 	.word	0x20000108

0800adc4 <_sbrk_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	2300      	movs	r3, #0
 800adc8:	4c05      	ldr	r4, [pc, #20]	; (800ade0 <_sbrk_r+0x1c>)
 800adca:	4605      	mov	r5, r0
 800adcc:	4608      	mov	r0, r1
 800adce:	6023      	str	r3, [r4, #0]
 800add0:	f000 fa76 	bl	800b2c0 <_sbrk>
 800add4:	1c43      	adds	r3, r0, #1
 800add6:	d102      	bne.n	800adde <_sbrk_r+0x1a>
 800add8:	6823      	ldr	r3, [r4, #0]
 800adda:	b103      	cbz	r3, 800adde <_sbrk_r+0x1a>
 800addc:	602b      	str	r3, [r5, #0]
 800adde:	bd38      	pop	{r3, r4, r5, pc}
 800ade0:	20001bc4 	.word	0x20001bc4

0800ade4 <_malloc_trim_r>:
 800ade4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ade8:	4689      	mov	r9, r1
 800adea:	4f25      	ldr	r7, [pc, #148]	; (800ae80 <_malloc_trim_r+0x9c>)
 800adec:	4606      	mov	r6, r0
 800adee:	f7ff fe53 	bl	800aa98 <__malloc_lock>
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 800ae8c <_malloc_trim_r+0xa8>
 800adf8:	685d      	ldr	r5, [r3, #4]
 800adfa:	f1a8 0411 	sub.w	r4, r8, #17
 800adfe:	f025 0503 	bic.w	r5, r5, #3
 800ae02:	eba4 0409 	sub.w	r4, r4, r9
 800ae06:	442c      	add	r4, r5
 800ae08:	fbb4 f4f8 	udiv	r4, r4, r8
 800ae0c:	3c01      	subs	r4, #1
 800ae0e:	fb08 f404 	mul.w	r4, r8, r4
 800ae12:	4544      	cmp	r4, r8
 800ae14:	da05      	bge.n	800ae22 <_malloc_trim_r+0x3e>
 800ae16:	4630      	mov	r0, r6
 800ae18:	f7ff fe44 	bl	800aaa4 <__malloc_unlock>
 800ae1c:	2000      	movs	r0, #0
 800ae1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae22:	2100      	movs	r1, #0
 800ae24:	4630      	mov	r0, r6
 800ae26:	f7ff ffcd 	bl	800adc4 <_sbrk_r>
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	442b      	add	r3, r5
 800ae2e:	4298      	cmp	r0, r3
 800ae30:	d1f1      	bne.n	800ae16 <_malloc_trim_r+0x32>
 800ae32:	4261      	negs	r1, r4
 800ae34:	4630      	mov	r0, r6
 800ae36:	f7ff ffc5 	bl	800adc4 <_sbrk_r>
 800ae3a:	3001      	adds	r0, #1
 800ae3c:	d110      	bne.n	800ae60 <_malloc_trim_r+0x7c>
 800ae3e:	2100      	movs	r1, #0
 800ae40:	4630      	mov	r0, r6
 800ae42:	f7ff ffbf 	bl	800adc4 <_sbrk_r>
 800ae46:	68ba      	ldr	r2, [r7, #8]
 800ae48:	1a83      	subs	r3, r0, r2
 800ae4a:	2b0f      	cmp	r3, #15
 800ae4c:	dde3      	ble.n	800ae16 <_malloc_trim_r+0x32>
 800ae4e:	490d      	ldr	r1, [pc, #52]	; (800ae84 <_malloc_trim_r+0xa0>)
 800ae50:	f043 0301 	orr.w	r3, r3, #1
 800ae54:	6809      	ldr	r1, [r1, #0]
 800ae56:	6053      	str	r3, [r2, #4]
 800ae58:	1a40      	subs	r0, r0, r1
 800ae5a:	490b      	ldr	r1, [pc, #44]	; (800ae88 <_malloc_trim_r+0xa4>)
 800ae5c:	6008      	str	r0, [r1, #0]
 800ae5e:	e7da      	b.n	800ae16 <_malloc_trim_r+0x32>
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	4a09      	ldr	r2, [pc, #36]	; (800ae88 <_malloc_trim_r+0xa4>)
 800ae64:	1b2d      	subs	r5, r5, r4
 800ae66:	f045 0501 	orr.w	r5, r5, #1
 800ae6a:	605d      	str	r5, [r3, #4]
 800ae6c:	6813      	ldr	r3, [r2, #0]
 800ae6e:	4630      	mov	r0, r6
 800ae70:	1b1c      	subs	r4, r3, r4
 800ae72:	6014      	str	r4, [r2, #0]
 800ae74:	f7ff fe16 	bl	800aaa4 <__malloc_unlock>
 800ae78:	2001      	movs	r0, #1
 800ae7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae7e:	bf00      	nop
 800ae80:	20000108 	.word	0x20000108
 800ae84:	20000510 	.word	0x20000510
 800ae88:	20001b58 	.word	0x20001b58
 800ae8c:	00001000 	.word	0x00001000

0800ae90 <_free_r>:
 800ae90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae94:	4604      	mov	r4, r0
 800ae96:	4688      	mov	r8, r1
 800ae98:	2900      	cmp	r1, #0
 800ae9a:	f000 80ab 	beq.w	800aff4 <_free_r+0x164>
 800ae9e:	f7ff fdfb 	bl	800aa98 <__malloc_lock>
 800aea2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800aea6:	4d54      	ldr	r5, [pc, #336]	; (800aff8 <_free_r+0x168>)
 800aea8:	f022 0001 	bic.w	r0, r2, #1
 800aeac:	f1a8 0308 	sub.w	r3, r8, #8
 800aeb0:	181f      	adds	r7, r3, r0
 800aeb2:	68a9      	ldr	r1, [r5, #8]
 800aeb4:	687e      	ldr	r6, [r7, #4]
 800aeb6:	428f      	cmp	r7, r1
 800aeb8:	f026 0603 	bic.w	r6, r6, #3
 800aebc:	f002 0201 	and.w	r2, r2, #1
 800aec0:	d11b      	bne.n	800aefa <_free_r+0x6a>
 800aec2:	4430      	add	r0, r6
 800aec4:	b93a      	cbnz	r2, 800aed6 <_free_r+0x46>
 800aec6:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800aeca:	1a9b      	subs	r3, r3, r2
 800aecc:	6899      	ldr	r1, [r3, #8]
 800aece:	4410      	add	r0, r2
 800aed0:	68da      	ldr	r2, [r3, #12]
 800aed2:	60ca      	str	r2, [r1, #12]
 800aed4:	6091      	str	r1, [r2, #8]
 800aed6:	f040 0201 	orr.w	r2, r0, #1
 800aeda:	605a      	str	r2, [r3, #4]
 800aedc:	60ab      	str	r3, [r5, #8]
 800aede:	4b47      	ldr	r3, [pc, #284]	; (800affc <_free_r+0x16c>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4298      	cmp	r0, r3
 800aee4:	d304      	bcc.n	800aef0 <_free_r+0x60>
 800aee6:	4b46      	ldr	r3, [pc, #280]	; (800b000 <_free_r+0x170>)
 800aee8:	4620      	mov	r0, r4
 800aeea:	6819      	ldr	r1, [r3, #0]
 800aeec:	f7ff ff7a 	bl	800ade4 <_malloc_trim_r>
 800aef0:	4620      	mov	r0, r4
 800aef2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aef6:	f7ff bdd5 	b.w	800aaa4 <__malloc_unlock>
 800aefa:	607e      	str	r6, [r7, #4]
 800aefc:	2a00      	cmp	r2, #0
 800aefe:	d139      	bne.n	800af74 <_free_r+0xe4>
 800af00:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800af04:	f105 0e08 	add.w	lr, r5, #8
 800af08:	1a5b      	subs	r3, r3, r1
 800af0a:	4408      	add	r0, r1
 800af0c:	6899      	ldr	r1, [r3, #8]
 800af0e:	4571      	cmp	r1, lr
 800af10:	d032      	beq.n	800af78 <_free_r+0xe8>
 800af12:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800af16:	f8c1 e00c 	str.w	lr, [r1, #12]
 800af1a:	f8ce 1008 	str.w	r1, [lr, #8]
 800af1e:	19b9      	adds	r1, r7, r6
 800af20:	6849      	ldr	r1, [r1, #4]
 800af22:	07c9      	lsls	r1, r1, #31
 800af24:	d40a      	bmi.n	800af3c <_free_r+0xac>
 800af26:	4430      	add	r0, r6
 800af28:	68b9      	ldr	r1, [r7, #8]
 800af2a:	bb3a      	cbnz	r2, 800af7c <_free_r+0xec>
 800af2c:	4e35      	ldr	r6, [pc, #212]	; (800b004 <_free_r+0x174>)
 800af2e:	42b1      	cmp	r1, r6
 800af30:	d124      	bne.n	800af7c <_free_r+0xec>
 800af32:	2201      	movs	r2, #1
 800af34:	616b      	str	r3, [r5, #20]
 800af36:	612b      	str	r3, [r5, #16]
 800af38:	60d9      	str	r1, [r3, #12]
 800af3a:	6099      	str	r1, [r3, #8]
 800af3c:	f040 0101 	orr.w	r1, r0, #1
 800af40:	6059      	str	r1, [r3, #4]
 800af42:	5018      	str	r0, [r3, r0]
 800af44:	2a00      	cmp	r2, #0
 800af46:	d1d3      	bne.n	800aef0 <_free_r+0x60>
 800af48:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800af4c:	d21a      	bcs.n	800af84 <_free_r+0xf4>
 800af4e:	2201      	movs	r2, #1
 800af50:	08c0      	lsrs	r0, r0, #3
 800af52:	1081      	asrs	r1, r0, #2
 800af54:	408a      	lsls	r2, r1
 800af56:	6869      	ldr	r1, [r5, #4]
 800af58:	3001      	adds	r0, #1
 800af5a:	430a      	orrs	r2, r1
 800af5c:	606a      	str	r2, [r5, #4]
 800af5e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800af62:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800af66:	3a08      	subs	r2, #8
 800af68:	60da      	str	r2, [r3, #12]
 800af6a:	6099      	str	r1, [r3, #8]
 800af6c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800af70:	60cb      	str	r3, [r1, #12]
 800af72:	e7bd      	b.n	800aef0 <_free_r+0x60>
 800af74:	2200      	movs	r2, #0
 800af76:	e7d2      	b.n	800af1e <_free_r+0x8e>
 800af78:	2201      	movs	r2, #1
 800af7a:	e7d0      	b.n	800af1e <_free_r+0x8e>
 800af7c:	68fe      	ldr	r6, [r7, #12]
 800af7e:	60ce      	str	r6, [r1, #12]
 800af80:	60b1      	str	r1, [r6, #8]
 800af82:	e7db      	b.n	800af3c <_free_r+0xac>
 800af84:	0a42      	lsrs	r2, r0, #9
 800af86:	2a04      	cmp	r2, #4
 800af88:	d813      	bhi.n	800afb2 <_free_r+0x122>
 800af8a:	0982      	lsrs	r2, r0, #6
 800af8c:	3238      	adds	r2, #56	; 0x38
 800af8e:	1c51      	adds	r1, r2, #1
 800af90:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800af94:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800af98:	428e      	cmp	r6, r1
 800af9a:	d124      	bne.n	800afe6 <_free_r+0x156>
 800af9c:	2001      	movs	r0, #1
 800af9e:	1092      	asrs	r2, r2, #2
 800afa0:	fa00 f202 	lsl.w	r2, r0, r2
 800afa4:	6868      	ldr	r0, [r5, #4]
 800afa6:	4302      	orrs	r2, r0
 800afa8:	606a      	str	r2, [r5, #4]
 800afaa:	60de      	str	r6, [r3, #12]
 800afac:	6099      	str	r1, [r3, #8]
 800afae:	60b3      	str	r3, [r6, #8]
 800afb0:	e7de      	b.n	800af70 <_free_r+0xe0>
 800afb2:	2a14      	cmp	r2, #20
 800afb4:	d801      	bhi.n	800afba <_free_r+0x12a>
 800afb6:	325b      	adds	r2, #91	; 0x5b
 800afb8:	e7e9      	b.n	800af8e <_free_r+0xfe>
 800afba:	2a54      	cmp	r2, #84	; 0x54
 800afbc:	d802      	bhi.n	800afc4 <_free_r+0x134>
 800afbe:	0b02      	lsrs	r2, r0, #12
 800afc0:	326e      	adds	r2, #110	; 0x6e
 800afc2:	e7e4      	b.n	800af8e <_free_r+0xfe>
 800afc4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800afc8:	d802      	bhi.n	800afd0 <_free_r+0x140>
 800afca:	0bc2      	lsrs	r2, r0, #15
 800afcc:	3277      	adds	r2, #119	; 0x77
 800afce:	e7de      	b.n	800af8e <_free_r+0xfe>
 800afd0:	f240 5154 	movw	r1, #1364	; 0x554
 800afd4:	428a      	cmp	r2, r1
 800afd6:	bf9a      	itte	ls
 800afd8:	0c82      	lsrls	r2, r0, #18
 800afda:	327c      	addls	r2, #124	; 0x7c
 800afdc:	227e      	movhi	r2, #126	; 0x7e
 800afde:	e7d6      	b.n	800af8e <_free_r+0xfe>
 800afe0:	6889      	ldr	r1, [r1, #8]
 800afe2:	428e      	cmp	r6, r1
 800afe4:	d004      	beq.n	800aff0 <_free_r+0x160>
 800afe6:	684a      	ldr	r2, [r1, #4]
 800afe8:	f022 0203 	bic.w	r2, r2, #3
 800afec:	4290      	cmp	r0, r2
 800afee:	d3f7      	bcc.n	800afe0 <_free_r+0x150>
 800aff0:	68ce      	ldr	r6, [r1, #12]
 800aff2:	e7da      	b.n	800afaa <_free_r+0x11a>
 800aff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aff8:	20000108 	.word	0x20000108
 800affc:	20000514 	.word	0x20000514
 800b000:	20001b88 	.word	0x20001b88
 800b004:	20000110 	.word	0x20000110

0800b008 <__retarget_lock_init>:
 800b008:	4770      	bx	lr

0800b00a <__retarget_lock_init_recursive>:
 800b00a:	4770      	bx	lr

0800b00c <__retarget_lock_close>:
 800b00c:	4770      	bx	lr

0800b00e <__retarget_lock_close_recursive>:
 800b00e:	4770      	bx	lr

0800b010 <__retarget_lock_acquire>:
 800b010:	4770      	bx	lr

0800b012 <__retarget_lock_acquire_recursive>:
 800b012:	4770      	bx	lr

0800b014 <__retarget_lock_try_acquire>:
 800b014:	2001      	movs	r0, #1
 800b016:	4770      	bx	lr

0800b018 <__retarget_lock_try_acquire_recursive>:
 800b018:	2001      	movs	r0, #1
 800b01a:	4770      	bx	lr

0800b01c <__retarget_lock_release>:
 800b01c:	4770      	bx	lr

0800b01e <__retarget_lock_release_recursive>:
 800b01e:	4770      	bx	lr

0800b020 <memmove>:
 800b020:	4288      	cmp	r0, r1
 800b022:	b510      	push	{r4, lr}
 800b024:	eb01 0302 	add.w	r3, r1, r2
 800b028:	d803      	bhi.n	800b032 <memmove+0x12>
 800b02a:	1e42      	subs	r2, r0, #1
 800b02c:	4299      	cmp	r1, r3
 800b02e:	d10c      	bne.n	800b04a <memmove+0x2a>
 800b030:	bd10      	pop	{r4, pc}
 800b032:	4298      	cmp	r0, r3
 800b034:	d2f9      	bcs.n	800b02a <memmove+0xa>
 800b036:	1881      	adds	r1, r0, r2
 800b038:	1ad2      	subs	r2, r2, r3
 800b03a:	42d3      	cmn	r3, r2
 800b03c:	d100      	bne.n	800b040 <memmove+0x20>
 800b03e:	bd10      	pop	{r4, pc}
 800b040:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b044:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b048:	e7f7      	b.n	800b03a <memmove+0x1a>
 800b04a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b04e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b052:	e7eb      	b.n	800b02c <memmove+0xc>

0800b054 <cleanup_glue>:
 800b054:	b538      	push	{r3, r4, r5, lr}
 800b056:	460c      	mov	r4, r1
 800b058:	6809      	ldr	r1, [r1, #0]
 800b05a:	4605      	mov	r5, r0
 800b05c:	b109      	cbz	r1, 800b062 <cleanup_glue+0xe>
 800b05e:	f7ff fff9 	bl	800b054 <cleanup_glue>
 800b062:	4621      	mov	r1, r4
 800b064:	4628      	mov	r0, r5
 800b066:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b06a:	f7ff bf11 	b.w	800ae90 <_free_r>
	...

0800b070 <_reclaim_reent>:
 800b070:	4b31      	ldr	r3, [pc, #196]	; (800b138 <_reclaim_reent+0xc8>)
 800b072:	b570      	push	{r4, r5, r6, lr}
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4604      	mov	r4, r0
 800b078:	4283      	cmp	r3, r0
 800b07a:	d05c      	beq.n	800b136 <_reclaim_reent+0xc6>
 800b07c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b07e:	b1ab      	cbz	r3, 800b0ac <_reclaim_reent+0x3c>
 800b080:	68db      	ldr	r3, [r3, #12]
 800b082:	b16b      	cbz	r3, 800b0a0 <_reclaim_reent+0x30>
 800b084:	2500      	movs	r5, #0
 800b086:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b088:	68db      	ldr	r3, [r3, #12]
 800b08a:	5959      	ldr	r1, [r3, r5]
 800b08c:	2900      	cmp	r1, #0
 800b08e:	d14c      	bne.n	800b12a <_reclaim_reent+0xba>
 800b090:	3504      	adds	r5, #4
 800b092:	2d80      	cmp	r5, #128	; 0x80
 800b094:	d1f7      	bne.n	800b086 <_reclaim_reent+0x16>
 800b096:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b098:	4620      	mov	r0, r4
 800b09a:	68d9      	ldr	r1, [r3, #12]
 800b09c:	f7ff fef8 	bl	800ae90 <_free_r>
 800b0a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0a2:	6819      	ldr	r1, [r3, #0]
 800b0a4:	b111      	cbz	r1, 800b0ac <_reclaim_reent+0x3c>
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f7ff fef2 	bl	800ae90 <_free_r>
 800b0ac:	6961      	ldr	r1, [r4, #20]
 800b0ae:	b111      	cbz	r1, 800b0b6 <_reclaim_reent+0x46>
 800b0b0:	4620      	mov	r0, r4
 800b0b2:	f7ff feed 	bl	800ae90 <_free_r>
 800b0b6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b0b8:	b111      	cbz	r1, 800b0c0 <_reclaim_reent+0x50>
 800b0ba:	4620      	mov	r0, r4
 800b0bc:	f7ff fee8 	bl	800ae90 <_free_r>
 800b0c0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b0c2:	b111      	cbz	r1, 800b0ca <_reclaim_reent+0x5a>
 800b0c4:	4620      	mov	r0, r4
 800b0c6:	f7ff fee3 	bl	800ae90 <_free_r>
 800b0ca:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b0cc:	b111      	cbz	r1, 800b0d4 <_reclaim_reent+0x64>
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	f7ff fede 	bl	800ae90 <_free_r>
 800b0d4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b0d6:	b111      	cbz	r1, 800b0de <_reclaim_reent+0x6e>
 800b0d8:	4620      	mov	r0, r4
 800b0da:	f7ff fed9 	bl	800ae90 <_free_r>
 800b0de:	f8d4 10ec 	ldr.w	r1, [r4, #236]	; 0xec
 800b0e2:	b111      	cbz	r1, 800b0ea <_reclaim_reent+0x7a>
 800b0e4:	4620      	mov	r0, r4
 800b0e6:	f7ff fed3 	bl	800ae90 <_free_r>
 800b0ea:	f8d4 10e8 	ldr.w	r1, [r4, #232]	; 0xe8
 800b0ee:	b111      	cbz	r1, 800b0f6 <_reclaim_reent+0x86>
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f7ff fecd 	bl	800ae90 <_free_r>
 800b0f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800b0f8:	b12b      	cbz	r3, 800b106 <_reclaim_reent+0x96>
 800b0fa:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 800b0fe:	b111      	cbz	r1, 800b106 <_reclaim_reent+0x96>
 800b100:	4620      	mov	r0, r4
 800b102:	f7ff fec5 	bl	800ae90 <_free_r>
 800b106:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b108:	b111      	cbz	r1, 800b110 <_reclaim_reent+0xa0>
 800b10a:	4620      	mov	r0, r4
 800b10c:	f7ff fec0 	bl	800ae90 <_free_r>
 800b110:	69a3      	ldr	r3, [r4, #24]
 800b112:	b183      	cbz	r3, 800b136 <_reclaim_reent+0xc6>
 800b114:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b116:	4620      	mov	r0, r4
 800b118:	4798      	blx	r3
 800b11a:	f8d4 10d8 	ldr.w	r1, [r4, #216]	; 0xd8
 800b11e:	b151      	cbz	r1, 800b136 <_reclaim_reent+0xc6>
 800b120:	4620      	mov	r0, r4
 800b122:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b126:	f7ff bf95 	b.w	800b054 <cleanup_glue>
 800b12a:	680e      	ldr	r6, [r1, #0]
 800b12c:	4620      	mov	r0, r4
 800b12e:	f7ff feaf 	bl	800ae90 <_free_r>
 800b132:	4631      	mov	r1, r6
 800b134:	e7aa      	b.n	800b08c <_reclaim_reent+0x1c>
 800b136:	bd70      	pop	{r4, r5, r6, pc}
 800b138:	20000014 	.word	0x20000014

0800b13c <abort>:
 800b13c:	b508      	push	{r3, lr}
 800b13e:	2006      	movs	r0, #6
 800b140:	f000 f87c 	bl	800b23c <raise>
 800b144:	2001      	movs	r0, #1
 800b146:	f000 f8c9 	bl	800b2dc <_exit>

0800b14a <_init_signal_r>:
 800b14a:	b538      	push	{r3, r4, r5, lr}
 800b14c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800b14e:	4605      	mov	r5, r0
 800b150:	b10c      	cbz	r4, 800b156 <_init_signal_r+0xc>
 800b152:	2000      	movs	r0, #0
 800b154:	bd38      	pop	{r3, r4, r5, pc}
 800b156:	2180      	movs	r1, #128	; 0x80
 800b158:	f7ff fa7e 	bl	800a658 <_malloc_r>
 800b15c:	6468      	str	r0, [r5, #68]	; 0x44
 800b15e:	b130      	cbz	r0, 800b16e <_init_signal_r+0x24>
 800b160:	1f03      	subs	r3, r0, #4
 800b162:	307c      	adds	r0, #124	; 0x7c
 800b164:	f843 4f04 	str.w	r4, [r3, #4]!
 800b168:	4283      	cmp	r3, r0
 800b16a:	d1fb      	bne.n	800b164 <_init_signal_r+0x1a>
 800b16c:	e7f1      	b.n	800b152 <_init_signal_r+0x8>
 800b16e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b172:	bd38      	pop	{r3, r4, r5, pc}

0800b174 <_signal_r>:
 800b174:	291f      	cmp	r1, #31
 800b176:	b570      	push	{r4, r5, r6, lr}
 800b178:	4604      	mov	r4, r0
 800b17a:	460d      	mov	r5, r1
 800b17c:	4616      	mov	r6, r2
 800b17e:	d904      	bls.n	800b18a <_signal_r+0x16>
 800b180:	2316      	movs	r3, #22
 800b182:	6003      	str	r3, [r0, #0]
 800b184:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b188:	bd70      	pop	{r4, r5, r6, pc}
 800b18a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b18c:	b12b      	cbz	r3, 800b19a <_signal_r+0x26>
 800b18e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800b190:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b194:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
 800b198:	bd70      	pop	{r4, r5, r6, pc}
 800b19a:	f7ff ffd6 	bl	800b14a <_init_signal_r>
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	d0f5      	beq.n	800b18e <_signal_r+0x1a>
 800b1a2:	e7ef      	b.n	800b184 <_signal_r+0x10>

0800b1a4 <_raise_r>:
 800b1a4:	291f      	cmp	r1, #31
 800b1a6:	b538      	push	{r3, r4, r5, lr}
 800b1a8:	4604      	mov	r4, r0
 800b1aa:	460d      	mov	r5, r1
 800b1ac:	d904      	bls.n	800b1b8 <_raise_r+0x14>
 800b1ae:	2316      	movs	r3, #22
 800b1b0:	6003      	str	r3, [r0, #0]
 800b1b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b1b6:	bd38      	pop	{r3, r4, r5, pc}
 800b1b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b1ba:	b112      	cbz	r2, 800b1c2 <_raise_r+0x1e>
 800b1bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1c0:	b94b      	cbnz	r3, 800b1d6 <_raise_r+0x32>
 800b1c2:	4620      	mov	r0, r4
 800b1c4:	f000 f86a 	bl	800b29c <_getpid_r>
 800b1c8:	462a      	mov	r2, r5
 800b1ca:	4601      	mov	r1, r0
 800b1cc:	4620      	mov	r0, r4
 800b1ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1d2:	f000 b851 	b.w	800b278 <_kill_r>
 800b1d6:	2b01      	cmp	r3, #1
 800b1d8:	d00a      	beq.n	800b1f0 <_raise_r+0x4c>
 800b1da:	1c59      	adds	r1, r3, #1
 800b1dc:	d103      	bne.n	800b1e6 <_raise_r+0x42>
 800b1de:	2316      	movs	r3, #22
 800b1e0:	6003      	str	r3, [r0, #0]
 800b1e2:	2001      	movs	r0, #1
 800b1e4:	bd38      	pop	{r3, r4, r5, pc}
 800b1e6:	2400      	movs	r4, #0
 800b1e8:	4628      	mov	r0, r5
 800b1ea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1ee:	4798      	blx	r3
 800b1f0:	2000      	movs	r0, #0
 800b1f2:	bd38      	pop	{r3, r4, r5, pc}

0800b1f4 <__sigtramp_r>:
 800b1f4:	291f      	cmp	r1, #31
 800b1f6:	b538      	push	{r3, r4, r5, lr}
 800b1f8:	4604      	mov	r4, r0
 800b1fa:	460d      	mov	r5, r1
 800b1fc:	d902      	bls.n	800b204 <__sigtramp_r+0x10>
 800b1fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b202:	bd38      	pop	{r3, r4, r5, pc}
 800b204:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b206:	b12b      	cbz	r3, 800b214 <__sigtramp_r+0x20>
 800b208:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800b20a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 800b20e:	b933      	cbnz	r3, 800b21e <__sigtramp_r+0x2a>
 800b210:	2001      	movs	r0, #1
 800b212:	bd38      	pop	{r3, r4, r5, pc}
 800b214:	f7ff ff99 	bl	800b14a <_init_signal_r>
 800b218:	2800      	cmp	r0, #0
 800b21a:	d0f5      	beq.n	800b208 <__sigtramp_r+0x14>
 800b21c:	e7ef      	b.n	800b1fe <__sigtramp_r+0xa>
 800b21e:	1c59      	adds	r1, r3, #1
 800b220:	d008      	beq.n	800b234 <__sigtramp_r+0x40>
 800b222:	2b01      	cmp	r3, #1
 800b224:	d008      	beq.n	800b238 <__sigtramp_r+0x44>
 800b226:	2400      	movs	r4, #0
 800b228:	4628      	mov	r0, r5
 800b22a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b22e:	4798      	blx	r3
 800b230:	4620      	mov	r0, r4
 800b232:	bd38      	pop	{r3, r4, r5, pc}
 800b234:	2002      	movs	r0, #2
 800b236:	bd38      	pop	{r3, r4, r5, pc}
 800b238:	2003      	movs	r0, #3
 800b23a:	bd38      	pop	{r3, r4, r5, pc}

0800b23c <raise>:
 800b23c:	4b02      	ldr	r3, [pc, #8]	; (800b248 <raise+0xc>)
 800b23e:	4601      	mov	r1, r0
 800b240:	6818      	ldr	r0, [r3, #0]
 800b242:	f7ff bfaf 	b.w	800b1a4 <_raise_r>
 800b246:	bf00      	nop
 800b248:	20000014 	.word	0x20000014

0800b24c <signal>:
 800b24c:	4b02      	ldr	r3, [pc, #8]	; (800b258 <signal+0xc>)
 800b24e:	460a      	mov	r2, r1
 800b250:	4601      	mov	r1, r0
 800b252:	6818      	ldr	r0, [r3, #0]
 800b254:	f7ff bf8e 	b.w	800b174 <_signal_r>
 800b258:	20000014 	.word	0x20000014

0800b25c <_init_signal>:
 800b25c:	4b01      	ldr	r3, [pc, #4]	; (800b264 <_init_signal+0x8>)
 800b25e:	6818      	ldr	r0, [r3, #0]
 800b260:	f7ff bf73 	b.w	800b14a <_init_signal_r>
 800b264:	20000014 	.word	0x20000014

0800b268 <__sigtramp>:
 800b268:	4b02      	ldr	r3, [pc, #8]	; (800b274 <__sigtramp+0xc>)
 800b26a:	4601      	mov	r1, r0
 800b26c:	6818      	ldr	r0, [r3, #0]
 800b26e:	f7ff bfc1 	b.w	800b1f4 <__sigtramp_r>
 800b272:	bf00      	nop
 800b274:	20000014 	.word	0x20000014

0800b278 <_kill_r>:
 800b278:	b538      	push	{r3, r4, r5, lr}
 800b27a:	2300      	movs	r3, #0
 800b27c:	4c06      	ldr	r4, [pc, #24]	; (800b298 <_kill_r+0x20>)
 800b27e:	4605      	mov	r5, r0
 800b280:	4608      	mov	r0, r1
 800b282:	4611      	mov	r1, r2
 800b284:	6023      	str	r3, [r4, #0]
 800b286:	f000 f813 	bl	800b2b0 <_kill>
 800b28a:	1c43      	adds	r3, r0, #1
 800b28c:	d102      	bne.n	800b294 <_kill_r+0x1c>
 800b28e:	6823      	ldr	r3, [r4, #0]
 800b290:	b103      	cbz	r3, 800b294 <_kill_r+0x1c>
 800b292:	602b      	str	r3, [r5, #0]
 800b294:	bd38      	pop	{r3, r4, r5, pc}
 800b296:	bf00      	nop
 800b298:	20001bc4 	.word	0x20001bc4

0800b29c <_getpid_r>:
 800b29c:	f000 b800 	b.w	800b2a0 <_getpid>

0800b2a0 <_getpid>:
 800b2a0:	2258      	movs	r2, #88	; 0x58
 800b2a2:	4b02      	ldr	r3, [pc, #8]	; (800b2ac <_getpid+0xc>)
 800b2a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2a8:	601a      	str	r2, [r3, #0]
 800b2aa:	4770      	bx	lr
 800b2ac:	20001bc4 	.word	0x20001bc4

0800b2b0 <_kill>:
 800b2b0:	2258      	movs	r2, #88	; 0x58
 800b2b2:	4b02      	ldr	r3, [pc, #8]	; (800b2bc <_kill+0xc>)
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2b8:	601a      	str	r2, [r3, #0]
 800b2ba:	4770      	bx	lr
 800b2bc:	20001bc4 	.word	0x20001bc4

0800b2c0 <_sbrk>:
 800b2c0:	4b04      	ldr	r3, [pc, #16]	; (800b2d4 <_sbrk+0x14>)
 800b2c2:	4602      	mov	r2, r0
 800b2c4:	6819      	ldr	r1, [r3, #0]
 800b2c6:	b909      	cbnz	r1, 800b2cc <_sbrk+0xc>
 800b2c8:	4903      	ldr	r1, [pc, #12]	; (800b2d8 <_sbrk+0x18>)
 800b2ca:	6019      	str	r1, [r3, #0]
 800b2cc:	6818      	ldr	r0, [r3, #0]
 800b2ce:	4402      	add	r2, r0
 800b2d0:	601a      	str	r2, [r3, #0]
 800b2d2:	4770      	bx	lr
 800b2d4:	20001b8c 	.word	0x20001b8c
 800b2d8:	20001bc8 	.word	0x20001bc8

0800b2dc <_exit>:
 800b2dc:	e7fe      	b.n	800b2dc <_exit>
	...

0800b2e0 <__EH_FRAME_BEGIN__>:
 800b2e0:	0000 0000                                   ....

0800b2e4 <_init>:
 800b2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2e6:	bf00      	nop
 800b2e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ea:	bc08      	pop	{r3}
 800b2ec:	469e      	mov	lr, r3
 800b2ee:	4770      	bx	lr

0800b2f0 <_fini>:
 800b2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2f2:	bf00      	nop
 800b2f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2f6:	bc08      	pop	{r3}
 800b2f8:	469e      	mov	lr, r3
 800b2fa:	4770      	bx	lr
