{
  "module_name": "txgbe_type.h",
  "hash_id": "2b5f12add3464ae5ca919ca77d01e6fce66893a200afcbbb9ced996c07b4ee15",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/wangxun/txgbe/txgbe_type.h",
  "human_readable_source": " \n \n\n#ifndef _TXGBE_TYPE_H_\n#define _TXGBE_TYPE_H_\n\n#include <linux/property.h>\n\n \n#define TXGBE_DEV_ID_SP1000                     0x1001\n#define TXGBE_DEV_ID_WX1820                     0x2001\n\n \n \n#define TXGBE_ID_SP1000_SFP                     0x0000\n#define TXGBE_ID_WX1820_SFP                     0x2000\n#define TXGBE_ID_SFP                            0x00\n\n \n#define TXGBE_ID_SP1000_XAUI                    0x1010\n#define TXGBE_ID_WX1820_XAUI                    0x2010\n#define TXGBE_ID_XAUI                           0x10\n#define TXGBE_ID_SP1000_SGMII                   0x1020\n#define TXGBE_ID_WX1820_SGMII                   0x2020\n#define TXGBE_ID_SGMII                          0x20\n \n#define TXGBE_ID_SP1000_KR_KX_KX4               0x1030\n#define TXGBE_ID_WX1820_KR_KX_KX4               0x2030\n#define TXGBE_ID_KR_KX_KX4                      0x30\n \n#define TXGBE_ID_SP1000_MAC_XAUI                0x1040\n#define TXGBE_ID_WX1820_MAC_XAUI                0x2040\n#define TXGBE_ID_MAC_XAUI                       0x40\n#define TXGBE_ID_SP1000_MAC_SGMII               0x1060\n#define TXGBE_ID_WX1820_MAC_SGMII               0x2060\n#define TXGBE_ID_MAC_SGMII                      0x60\n\n \n#define TXGBE_ID_SFI_XAUI\t\t\t0x50\n\n \n#define TXGBE_SP_MPW  1\n\n \n \n#define TXGBE_MIS_PRB_CTL                       0x10010\n#define TXGBE_MIS_PRB_CTL_LAN_UP(_i)            BIT(1 - (_i))\n \n#define TXGBE_SPI_ILDR_STATUS                   0x10120\n#define TXGBE_SPI_ILDR_STATUS_PERST             BIT(0)  \n#define TXGBE_SPI_ILDR_STATUS_PWRRST            BIT(1)  \n#define TXGBE_SPI_ILDR_STATUS_LAN_SW_RST(_i)    BIT((_i) + 9)  \n\n \n#define TXGBE_TS_CTL                            0x10300\n#define TXGBE_TS_CTL_EVAL_MD                    BIT(31)\n\n \n#define TXGBE_GPIOBIT_0                         BIT(0)  \n#define TXGBE_GPIOBIT_1                         BIT(1)  \n#define TXGBE_GPIOBIT_2                         BIT(2)  \n#define TXGBE_GPIOBIT_3                         BIT(3)  \n#define TXGBE_GPIOBIT_4                         BIT(4)  \n#define TXGBE_GPIOBIT_5                         BIT(5)  \n\n \n#define TXGBE_PX_MISC_ETH_LKDN                  BIT(8)\n#define TXGBE_PX_MISC_DEV_RST                   BIT(10)\n#define TXGBE_PX_MISC_ETH_EVENT                 BIT(17)\n#define TXGBE_PX_MISC_ETH_LK                    BIT(18)\n#define TXGBE_PX_MISC_ETH_AN                    BIT(19)\n#define TXGBE_PX_MISC_INT_ERR                   BIT(20)\n#define TXGBE_PX_MISC_GPIO                      BIT(26)\n#define TXGBE_PX_MISC_IEN_MASK                            \\\n\t(TXGBE_PX_MISC_ETH_LKDN | TXGBE_PX_MISC_DEV_RST | \\\n\t TXGBE_PX_MISC_ETH_EVENT | TXGBE_PX_MISC_ETH_LK | \\\n\t TXGBE_PX_MISC_ETH_AN | TXGBE_PX_MISC_INT_ERR |   \\\n\t TXGBE_PX_MISC_GPIO)\n\n \n#define TXGBE_CFG_PORT_ST                       0x14404\n#define TXGBE_CFG_PORT_ST_LINK_UP               BIT(0)\n\n \n#define TXGBE_I2C_BASE                          0x14900\n\n \n#define TXGBE_XPCS_IDA_ADDR                     0x13000\n#define TXGBE_XPCS_IDA_DATA                     0x13004\n\n \n#define TXGBE_PBANUM_LENGTH                     32\n\n \n#define TXGBE_EEPROM_LAST_WORD                  0x800\n#define TXGBE_EEPROM_CHECKSUM                   0x2F\n#define TXGBE_EEPROM_SUM                        0xBABA\n#define TXGBE_EEPROM_VERSION_L                  0x1D\n#define TXGBE_EEPROM_VERSION_H                  0x1E\n#define TXGBE_ISCSI_BOOT_CONFIG                 0x07\n#define TXGBE_PBANUM0_PTR                       0x05\n#define TXGBE_PBANUM1_PTR                       0x06\n#define TXGBE_PBANUM_PTR_GUARD                  0xFAFA\n\n#define TXGBE_MAX_MSIX_VECTORS          64\n#define TXGBE_MAX_FDIR_INDICES          63\n\n#define TXGBE_MAX_RX_QUEUES   (TXGBE_MAX_FDIR_INDICES + 1)\n#define TXGBE_MAX_TX_QUEUES   (TXGBE_MAX_FDIR_INDICES + 1)\n\n#define TXGBE_SP_MAX_TX_QUEUES  128\n#define TXGBE_SP_MAX_RX_QUEUES  128\n#define TXGBE_SP_RAR_ENTRIES    128\n#define TXGBE_SP_MC_TBL_SIZE    128\n#define TXGBE_SP_VFT_TBL_SIZE   128\n#define TXGBE_SP_RX_PB_SIZE     512\n#define TXGBE_SP_TDB_PB_SZ      (160 * 1024)  \n\n \n#define TXGBE_DEFAULT_TXD               512\n#define TXGBE_DEFAULT_TX_WORK           256\n\n#if (PAGE_SIZE < 8192)\n#define TXGBE_DEFAULT_RXD               512\n#define TXGBE_DEFAULT_RX_WORK           256\n#else\n#define TXGBE_DEFAULT_RXD               256\n#define TXGBE_DEFAULT_RX_WORK           128\n#endif\n\n#define TXGBE_INTR_MISC(A)    BIT((A)->num_q_vectors)\n#define TXGBE_INTR_QALL(A)    (TXGBE_INTR_MISC(A) - 1)\n\n#define TXGBE_MAX_EITR        GENMASK(11, 3)\n\nextern char txgbe_driver_name[];\n\nstatic inline struct txgbe *netdev_to_txgbe(struct net_device *netdev)\n{\n\tstruct wx *wx = netdev_priv(netdev);\n\n\treturn wx->priv;\n}\n\n#define NODE_PROP(_NAME, _PROP)\t\t\t\\\n\t(const struct software_node) {\t\t\\\n\t\t.name = _NAME,\t\t\t\\\n\t\t.properties = _PROP,\t\t\\\n\t}\n\nenum txgbe_swnodes {\n\tSWNODE_GPIO = 0,\n\tSWNODE_I2C,\n\tSWNODE_SFP,\n\tSWNODE_PHYLINK,\n\tSWNODE_MAX\n};\n\nstruct txgbe_nodes {\n\tchar gpio_name[32];\n\tchar i2c_name[32];\n\tchar sfp_name[32];\n\tchar phylink_name[32];\n\tstruct property_entry gpio_props[1];\n\tstruct property_entry i2c_props[3];\n\tstruct property_entry sfp_props[8];\n\tstruct property_entry phylink_props[2];\n\tstruct software_node_ref_args i2c_ref[1];\n\tstruct software_node_ref_args gpio0_ref[1];\n\tstruct software_node_ref_args gpio1_ref[1];\n\tstruct software_node_ref_args gpio2_ref[1];\n\tstruct software_node_ref_args gpio3_ref[1];\n\tstruct software_node_ref_args gpio4_ref[1];\n\tstruct software_node_ref_args gpio5_ref[1];\n\tstruct software_node_ref_args sfp_ref[1];\n\tstruct software_node swnodes[SWNODE_MAX];\n\tconst struct software_node *group[SWNODE_MAX + 1];\n};\n\nstruct txgbe {\n\tstruct wx *wx;\n\tstruct txgbe_nodes nodes;\n\tstruct dw_xpcs *xpcs;\n\tstruct phylink *phylink;\n\tstruct platform_device *sfp_dev;\n\tstruct platform_device *i2c_dev;\n\tstruct clk_lookup *clock;\n\tstruct clk *clk;\n\tstruct gpio_chip *gpio;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}