// Seed: 1837672514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  wire id_5 = 1'b0 || -1 || 1 | id_1 - ~id_1 ? id_2[module_0] : id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd28,
    parameter id_30 = 32'd71,
    parameter id_36 = 32'd80,
    parameter id_39 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    _id_36,
    id_37,
    id_38,
    _id_39,
    id_40
);
  input wire id_40;
  input wire _id_39;
  input wire id_38;
  inout wire id_37;
  inout wire _id_36;
  inout wire id_35;
  input wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  input wire _id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_18,
      id_27
  );
  input wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire _id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_41 = 1;
  wire id_42;
  wire [id_36 : -1  ==  -1 'b0] id_43;
  parameter id_44 = ~id_41;
  initial begin : LABEL_0
    id_5[-1] = 1;
  end
  assign id_6[-1 : 1'b0] = -1;
  wire [id_39 : id_30] id_45;
  logic [-1 : id_10] id_46 = id_17;
endmodule
