INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_4/lab4_1_2/lab4_1_2.srcs/sources_1/new/calc_even_parity_task.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_even_parity_task
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_4/lab4_1_2/lab4_1_2.srcs/sim_1/imports/lab4_1_2/calc_even_parity_task_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_even_parity_task_tb
