{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559109149292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559109149302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 17:52:29 2019 " "Processing started: Wed May 29 17:52:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559109149302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559109149302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniProject -c miniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniProject -c miniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559109149302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1559109150310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 3 1 " "Found 3 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core " "Found design unit 1: de0core" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Display-behavior " "Found design unit 2: Display-behavior" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109150874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behaviour " "Found design unit 1: FSM-behaviour" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150892 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109150892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsfr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsfr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSFR-rtl " "Found design unit 1: LSFR-rtl" {  } { { "LSFR.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/LSFR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150919 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSFR " "Found entity 1: LSFR" {  } { { "LSFR.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/LSFR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109150919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE-BEHAVIOUR " "Found design unit 1: PIPE-BEHAVIOUR" {  } { { "Pipe.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Pipe.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150945 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE " "Found entity 1: PIPE" {  } { { "Pipe.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Pipe.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109150945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150988 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109150988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109150988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151021 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/char_rom.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151045 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151068 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject " "Found entity 1: miniProject" {  } { { "miniProject.bdf" "" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ship.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ship.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIP-BEHAVIOUR " "Found design unit 1: SHIP-BEHAVIOUR" {  } { { "Ship.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Ship.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151134 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ship " "Found entity 1: Ship" {  } { { "Ship.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Ship.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT-behaviour " "Found design unit 1: TEXT-behaviour" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151196 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT " "Found entity 1: TEXT" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegconverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegConverter-behavior " "Found design unit 1: SevenSegConverter-behavior" {  } { { "SevenSegConverter.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/SevenSegConverter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151229 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegConverter " "Found entity 1: SevenSegConverter" {  } { { "SevenSegConverter.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/SevenSegConverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects.vhd 2 1 " "Found 2 design units, including 1 entities, in source file objects.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Objects-BEHAVIOUR " "Found design unit 1: Objects-BEHAVIOUR" {  } { { "Objects.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Objects.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Objects " "Found entity 1: Objects" {  } { { "Objects.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Objects.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background_rom-SYN " "Found design unit 1: background_rom-SYN" {  } { { "background_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/background_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151283 ""} { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/background_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuel_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fuel_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuel_rom-SYN " "Found design unit 1: fuel_rom-SYN" {  } { { "fuel_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/fuel_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151316 ""} { "Info" "ISGN_ENTITY_NAME" "1 fuel_rom " "Found entity 1: fuel_rom" {  } { { "fuel_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/fuel_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_rom-SYN " "Found design unit 1: score_rom-SYN" {  } { { "score_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/score_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151341 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "score_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/score_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ship_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ship_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ship_rom-SYN " "Found design unit 1: ship_rom-SYN" {  } { { "ship_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/ship_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ship_rom " "Found entity 1: ship_rom" {  } { { "ship_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/ship_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109151357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109151357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniProject " "Elaborating entity \"miniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559109151824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:inst17 " "Elaborating entity \"Display\" for hierarchy \"Display:inst17\"" {  } { { "miniProject.bdf" "inst17" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 512 536 800 944 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109151866 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FuelX Display.vhd(67) " "VHDL Signal Declaration warning at Display.vhd(67): used explicit default value for signal \"FuelX\" because signal was never assigned a value" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109151885 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FuelY Display.vhd(68) " "VHDL Signal Declaration warning at Display.vhd(68): used explicit default value for signal \"FuelY\" because signal was never assigned a value" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109151885 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ship_X Display.vhd(104) " "VHDL Process Statement warning at Display.vhd(104): signal \"Ship_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151885 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ship_Y Display.vhd(105) " "VHDL Process Statement warning at Display.vhd(105): signal \"Ship_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151885 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe1_X Display.vhd(113) " "VHDL Process Statement warning at Display.vhd(113): signal \"Pipe1_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151885 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe1_X Display.vhd(114) " "VHDL Process Statement warning at Display.vhd(114): signal \"Pipe1_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151885 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe1_Size Display.vhd(114) " "VHDL Process Statement warning at Display.vhd(114): signal \"Pipe1_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151885 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe1_Y Display.vhd(116) " "VHDL Process Statement warning at Display.vhd(116): signal \"Pipe1_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151885 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe1_Y Display.vhd(117) " "VHDL Process Statement warning at Display.vhd(117): signal \"Pipe1_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151886 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Gap_Size Display.vhd(117) " "VHDL Process Statement warning at Display.vhd(117): signal \"Pipe_Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151886 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe2_X Display.vhd(120) " "VHDL Process Statement warning at Display.vhd(120): signal \"Pipe2_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151886 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe2_X Display.vhd(121) " "VHDL Process Statement warning at Display.vhd(121): signal \"Pipe2_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151886 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe2_Size Display.vhd(121) " "VHDL Process Statement warning at Display.vhd(121): signal \"Pipe2_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151886 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe2_Y Display.vhd(123) " "VHDL Process Statement warning at Display.vhd(123): signal \"Pipe2_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151886 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe2_Y Display.vhd(124) " "VHDL Process Statement warning at Display.vhd(124): signal \"Pipe2_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151886 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Gap_Size Display.vhd(124) " "VHDL Process Statement warning at Display.vhd(124): signal \"Pipe_Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151887 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ship_X Display.vhd(132) " "VHDL Process Statement warning at Display.vhd(132): signal \"Ship_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151887 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ship_Size Display.vhd(132) " "VHDL Process Statement warning at Display.vhd(132): signal \"Ship_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151887 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ship_Y Display.vhd(133) " "VHDL Process Statement warning at Display.vhd(133): signal \"Ship_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151887 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ship_Size Display.vhd(133) " "VHDL Process Statement warning at Display.vhd(133): signal \"Ship_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151887 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ShipColour Display.vhd(134) " "VHDL Process Statement warning at Display.vhd(134): signal \"ShipColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151887 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FuelX Display.vhd(141) " "VHDL Process Statement warning at Display.vhd(141): signal \"FuelX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151887 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FuelY Display.vhd(142) " "VHDL Process Statement warning at Display.vhd(142): signal \"FuelY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151888 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State Display.vhd(142) " "VHDL Process Statement warning at Display.vhd(142): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151888 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fuel_X Display.vhd(149) " "VHDL Process Statement warning at Display.vhd(149): signal \"Fuel_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151888 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FuelSize Display.vhd(149) " "VHDL Process Statement warning at Display.vhd(149): signal \"FuelSize\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151888 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fuel_Y Display.vhd(150) " "VHDL Process Statement warning at Display.vhd(150): signal \"Fuel_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151888 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gift_X Display.vhd(157) " "VHDL Process Statement warning at Display.vhd(157): signal \"Gift_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151888 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GiftSize Display.vhd(157) " "VHDL Process Statement warning at Display.vhd(157): signal \"GiftSize\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151888 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gift_Y Display.vhd(158) " "VHDL Process Statement warning at Display.vhd(158): signal \"Gift_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151889 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_on Display.vhd(165) " "VHDL Process Statement warning at Display.vhd(165): signal \"char_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151889 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CharacterColour Display.vhd(166) " "VHDL Process Statement warning at Display.vhd(166): signal \"CharacterColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151889 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CharacterColour Display.vhd(167) " "VHDL Process Statement warning at Display.vhd(167): signal \"CharacterColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151889 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CharacterColour Display.vhd(168) " "VHDL Process Statement warning at Display.vhd(168): signal \"CharacterColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151889 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fuel_on Display.vhd(169) " "VHDL Process Statement warning at Display.vhd(169): signal \"Fuel_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151889 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FuelX Display.vhd(171) " "VHDL Process Statement warning at Display.vhd(171): signal \"FuelX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151889 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship_fuel Display.vhd(171) " "VHDL Process Statement warning at Display.vhd(171): signal \"ship_fuel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151889 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_on Display.vhd(181) " "VHDL Process Statement warning at Display.vhd(181): signal \"Ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151889 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State Display.vhd(181) " "VHDL Process Statement warning at Display.vhd(181): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ShipColour Display.vhd(182) " "VHDL Process Statement warning at Display.vhd(182): signal \"ShipColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ShipColour Display.vhd(183) " "VHDL Process Statement warning at Display.vhd(183): signal \"ShipColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ShipColour Display.vhd(184) " "VHDL Process Statement warning at Display.vhd(184): signal \"ShipColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FuelDrop_on Display.vhd(185) " "VHDL Process Statement warning at Display.vhd(185): signal \"FuelDrop_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State Display.vhd(185) " "VHDL Process Statement warning at Display.vhd(185): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GiftDrop_on Display.vhd(189) " "VHDL Process Statement warning at Display.vhd(189): signal \"GiftDrop_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State Display.vhd(189) " "VHDL Process Statement warning at Display.vhd(189): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_on Display.vhd(193) " "VHDL Process Statement warning at Display.vhd(193): signal \"Pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State Display.vhd(193) " "VHDL Process Statement warning at Display.vhd(193): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BackgroundColour Display.vhd(198) " "VHDL Process Statement warning at Display.vhd(198): signal \"BackgroundColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151890 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BackgroundColour Display.vhd(199) " "VHDL Process Statement warning at Display.vhd(199): signal \"BackgroundColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151891 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BackgroundColour Display.vhd(200) " "VHDL Process Statement warning at Display.vhd(200): signal \"BackgroundColour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109151891 "|miniProject|Display:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pipeColour Display.vhd(88) " "VHDL Process Statement warning at Display.vhd(88): inferring latch(es) for signal or variable \"pipeColour\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559109151891 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[0\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[0\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151891 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[1\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[1\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151891 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[2\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[2\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151891 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[3\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[3\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151891 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[4\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[4\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151891 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[5\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[5\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151891 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[6\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[6\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151892 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[7\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[7\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151892 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[8\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[8\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151892 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[9\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[9\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151892 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[10\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[10\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151892 "|miniProject|Display:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_Display:pipeColour\[11\] Display.vhd(113) " "Inferred latch for \"RGB_Display:pipeColour\[11\]\" at Display.vhd(113)" {  } { { "Display.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109151892 "|miniProject|Display:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC Display:inst17\|VGA_SYNC:SYNC " "Elaborating entity \"VGA_SYNC\" for hierarchy \"Display:inst17\|VGA_SYNC:SYNC\"" {  } { { "Display.vhd" "SYNC" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Display.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109151898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst5 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst5\"" {  } { { "miniProject.bdf" "inst5" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 160 -32 208 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109151912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst5\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst5\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559109152037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst5\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152039 ""}  } { { "PLL.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559109152039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109152145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109152145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ship Ship:inst7 " "Elaborating entity \"Ship\" for hierarchy \"Ship:inst7\"" {  } { { "miniProject.bdf" "inst7" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 160 448 752 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152164 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Size Ship.vhd(44) " "VHDL Signal Declaration warning at Ship.vhd(44): used explicit default value for signal \"Size\" because signal was never assigned a value" {  } { { "Ship.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Ship.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152193 "|miniProject|Ship:inst7"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Pipe_Size Ship.vhd(45) " "VHDL Signal Declaration warning at Ship.vhd(45): used explicit default value for signal \"Pipe_Size\" because signal was never assigned a value" {  } { { "Ship.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Ship.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152193 "|miniProject|Ship:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "miniProject.bdf" "inst1" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 568 -240 24 712 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152199 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.VHD(25) " "Verilog HDL or VHDL warning at mouse.VHD(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559109152208 "|miniProject|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(151) " "VHDL Process Statement warning at mouse.VHD(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152208 "|miniProject|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(155) " "VHDL Process Statement warning at mouse.VHD(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152208 "|miniProject|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(156) " "VHDL Process Statement warning at mouse.VHD(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152208 "|miniProject|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(157) " "VHDL Process Statement warning at mouse.VHD(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152208 "|miniProject|MOUSE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Objects Objects:inst11 " "Elaborating entity \"Objects\" for hierarchy \"Objects:inst11\"" {  } { { "miniProject.bdf" "inst11" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 1112 80 328 1352 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE PIPE:inst8 " "Elaborating entity \"PIPE\" for hierarchy \"PIPE:inst8\"" {  } { { "miniProject.bdf" "inst8" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 752 80 304 896 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152238 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Gap_Size Pipe.vhd(26) " "VHDL Signal Declaration warning at Pipe.vhd(26): used explicit default value for signal \"Gap_Size\" because signal was never assigned a value" {  } { { "Pipe.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Pipe.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152264 "|miniProject|PIPE:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSFR LSFR:inst10 " "Elaborating entity \"LSFR\" for hierarchy \"LSFR:inst10\"" {  } { { "miniProject.bdf" "inst10" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 800 -256 -112 880 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst12 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst12\"" {  } { { "miniProject.bdf" "inst12" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 328 -32 152 440 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE PIPE:inst9 " "Elaborating entity \"PIPE\" for hierarchy \"PIPE:inst9\"" {  } { { "miniProject.bdf" "inst9" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 952 80 304 1096 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152329 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Gap_Size Pipe.vhd(26) " "VHDL Signal Declaration warning at Pipe.vhd(26): used explicit default value for signal \"Gap_Size\" because signal was never assigned a value" {  } { { "Pipe.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/Pipe.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152347 "|miniProject|PIPE:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSFR LSFR:inst6 " "Elaborating entity \"LSFR\" for hierarchy \"LSFR:inst6\"" {  } { { "miniProject.bdf" "inst6" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 1000 -256 -112 1080 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSFR LSFR:inst15 " "Elaborating entity \"LSFR\" for hierarchy \"LSFR:inst15\"" {  } { { "miniProject.bdf" "inst15" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 1296 -256 -112 1376 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSFR LSFR:inst14 " "Elaborating entity \"LSFR\" for hierarchy \"LSFR:inst14\"" {  } { { "miniProject.bdf" "inst14" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 1160 -256 -112 1240 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEXT TEXT:inst13 " "Elaborating entity \"TEXT\" for hierarchy \"TEXT:inst13\"" {  } { { "miniProject.bdf" "inst13" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 608 1008 1280 848 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152464 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine1X TEXT.vhd(41) " "VHDL Signal Declaration warning at TEXT.vhd(41): used explicit default value for signal \"menuLine1X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152488 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine1Y TEXT.vhd(42) " "VHDL Signal Declaration warning at TEXT.vhd(42): used explicit default value for signal \"menuLine1Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152489 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine2X TEXT.vhd(44) " "VHDL Signal Declaration warning at TEXT.vhd(44): used explicit default value for signal \"menuLine2X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152489 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine2Y TEXT.vhd(45) " "VHDL Signal Declaration warning at TEXT.vhd(45): used explicit default value for signal \"menuLine2Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152489 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine3X TEXT.vhd(47) " "VHDL Signal Declaration warning at TEXT.vhd(47): used explicit default value for signal \"menuLine3X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152489 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine3Y TEXT.vhd(48) " "VHDL Signal Declaration warning at TEXT.vhd(48): used explicit default value for signal \"menuLine3Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152489 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine4X TEXT.vhd(50) " "VHDL Signal Declaration warning at TEXT.vhd(50): used explicit default value for signal \"menuLine4X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152489 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine4Y TEXT.vhd(51) " "VHDL Signal Declaration warning at TEXT.vhd(51): used explicit default value for signal \"menuLine4Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152490 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine5X TEXT.vhd(53) " "VHDL Signal Declaration warning at TEXT.vhd(53): used explicit default value for signal \"menuLine5X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152490 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "menuLine5Y TEXT.vhd(54) " "VHDL Signal Declaration warning at TEXT.vhd(54): used explicit default value for signal \"menuLine5Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152490 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "trainingLine1X TEXT.vhd(58) " "VHDL Signal Declaration warning at TEXT.vhd(58): used explicit default value for signal \"trainingLine1X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152490 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "trainingLine1Y TEXT.vhd(59) " "VHDL Signal Declaration warning at TEXT.vhd(59): used explicit default value for signal \"trainingLine1Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152490 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "normalLine1X TEXT.vhd(63) " "VHDL Signal Declaration warning at TEXT.vhd(63): used explicit default value for signal \"normalLine1X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152490 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "normalLine1Y TEXT.vhd(64) " "VHDL Signal Declaration warning at TEXT.vhd(64): used explicit default value for signal \"normalLine1Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152490 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "normalLine2X TEXT.vhd(66) " "VHDL Signal Declaration warning at TEXT.vhd(66): used explicit default value for signal \"normalLine2X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152491 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "normalLine2Y TEXT.vhd(67) " "VHDL Signal Declaration warning at TEXT.vhd(67): used explicit default value for signal \"normalLine2Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152491 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "normalFuelX TEXT.vhd(69) " "VHDL Signal Declaration warning at TEXT.vhd(69): used explicit default value for signal \"normalFuelX\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152491 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "normalFuelY TEXT.vhd(70) " "VHDL Signal Declaration warning at TEXT.vhd(70): used explicit default value for signal \"normalFuelY\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152491 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gameoverLine1X TEXT.vhd(74) " "VHDL Signal Declaration warning at TEXT.vhd(74): used explicit default value for signal \"gameoverLine1X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152491 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gameoverLine1Y TEXT.vhd(75) " "VHDL Signal Declaration warning at TEXT.vhd(75): used explicit default value for signal \"gameoverLine1Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152491 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gameoverLine2X TEXT.vhd(77) " "VHDL Signal Declaration warning at TEXT.vhd(77): used explicit default value for signal \"gameoverLine2X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152491 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gameoverLine2Y TEXT.vhd(78) " "VHDL Signal Declaration warning at TEXT.vhd(78): used explicit default value for signal \"gameoverLine2Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152491 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gameoverLine3X TEXT.vhd(80) " "VHDL Signal Declaration warning at TEXT.vhd(80): used explicit default value for signal \"gameoverLine3X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152492 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gameoverLine3Y TEXT.vhd(81) " "VHDL Signal Declaration warning at TEXT.vhd(81): used explicit default value for signal \"gameoverLine3Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152492 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gameoverLine4X TEXT.vhd(83) " "VHDL Signal Declaration warning at TEXT.vhd(83): used explicit default value for signal \"gameoverLine4X\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152492 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gameoverLine4Y TEXT.vhd(84) " "VHDL Signal Declaration warning at TEXT.vhd(84): used explicit default value for signal \"gameoverLine4Y\" because signal was never assigned a value" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1559109152492 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTHOUSAND TEXT.vhd(92) " "VHDL Process Statement warning at TEXT.vhd(92): signal \"scoreTHOUSAND\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152492 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHUNDRED TEXT.vhd(107) " "VHDL Process Statement warning at TEXT.vhd(107): signal \"scoreHUNDRED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152492 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTEN TEXT.vhd(122) " "VHDL Process Statement warning at TEXT.vhd(122): signal \"scoreTEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152492 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreONE TEXT.vhd(137) " "VHDL Process Statement warning at TEXT.vhd(137): signal \"scoreONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152493 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentCHAR TEXT.vhd(152) " "VHDL Process Statement warning at TEXT.vhd(152): signal \"currentCHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152493 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State TEXT.vhd(198) " "VHDL Process Statement warning at TEXT.vhd(198): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152493 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine1Y TEXT.vhd(201) " "VHDL Process Statement warning at TEXT.vhd(201): signal \"menuLine1Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152493 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine1X TEXT.vhd(207) " "VHDL Process Statement warning at TEXT.vhd(207): signal \"menuLine1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152493 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine1Y TEXT.vhd(208) " "VHDL Process Statement warning at TEXT.vhd(208): signal \"menuLine1Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152493 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine1X TEXT.vhd(210) " "VHDL Process Statement warning at TEXT.vhd(210): signal \"menuLine1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152493 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine2Y TEXT.vhd(229) " "VHDL Process Statement warning at TEXT.vhd(229): signal \"menuLine2Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152494 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine2X TEXT.vhd(235) " "VHDL Process Statement warning at TEXT.vhd(235): signal \"menuLine2X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152494 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine2Y TEXT.vhd(236) " "VHDL Process Statement warning at TEXT.vhd(236): signal \"menuLine2Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152494 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine2X TEXT.vhd(238) " "VHDL Process Statement warning at TEXT.vhd(238): signal \"menuLine2X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152494 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine3Y TEXT.vhd(260) " "VHDL Process Statement warning at TEXT.vhd(260): signal \"menuLine3Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152494 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switchIN TEXT.vhd(262) " "VHDL Process Statement warning at TEXT.vhd(262): signal \"switchIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152494 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine3X TEXT.vhd(270) " "VHDL Process Statement warning at TEXT.vhd(270): signal \"menuLine3X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152494 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine3Y TEXT.vhd(271) " "VHDL Process Statement warning at TEXT.vhd(271): signal \"menuLine3Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152495 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine3X TEXT.vhd(273) " "VHDL Process Statement warning at TEXT.vhd(273): signal \"menuLine3X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152495 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine4Y TEXT.vhd(305) " "VHDL Process Statement warning at TEXT.vhd(305): signal \"menuLine4Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152495 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switchIN TEXT.vhd(307) " "VHDL Process Statement warning at TEXT.vhd(307): signal \"switchIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152495 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine4X TEXT.vhd(315) " "VHDL Process Statement warning at TEXT.vhd(315): signal \"menuLine4X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152495 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine4Y TEXT.vhd(316) " "VHDL Process Statement warning at TEXT.vhd(316): signal \"menuLine4Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152495 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine4X TEXT.vhd(318) " "VHDL Process Statement warning at TEXT.vhd(318): signal \"menuLine4X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152495 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine5Y TEXT.vhd(350) " "VHDL Process Statement warning at TEXT.vhd(350): signal \"menuLine5Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152496 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine5X TEXT.vhd(356) " "VHDL Process Statement warning at TEXT.vhd(356): signal \"menuLine5X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152496 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine5Y TEXT.vhd(357) " "VHDL Process Statement warning at TEXT.vhd(357): signal \"menuLine5Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152496 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menuLine5X TEXT.vhd(359) " "VHDL Process Statement warning at TEXT.vhd(359): signal \"menuLine5X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152496 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trainingLine1Y TEXT.vhd(397) " "VHDL Process Statement warning at TEXT.vhd(397): signal \"trainingLine1Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152496 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trainingLine1X TEXT.vhd(403) " "VHDL Process Statement warning at TEXT.vhd(403): signal \"trainingLine1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152496 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trainingLine1Y TEXT.vhd(404) " "VHDL Process Statement warning at TEXT.vhd(404): signal \"trainingLine1Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152496 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trainingLine1X TEXT.vhd(406) " "VHDL Process Statement warning at TEXT.vhd(406): signal \"trainingLine1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152497 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalLine1Y TEXT.vhd(430) " "VHDL Process Statement warning at TEXT.vhd(430): signal \"normalLine1Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152497 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalLine1X TEXT.vhd(430) " "VHDL Process Statement warning at TEXT.vhd(430): signal \"normalLine1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152497 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalLine1X TEXT.vhd(436) " "VHDL Process Statement warning at TEXT.vhd(436): signal \"normalLine1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152497 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalLine1Y TEXT.vhd(437) " "VHDL Process Statement warning at TEXT.vhd(437): signal \"normalLine1Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152497 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalLine1X TEXT.vhd(439) " "VHDL Process Statement warning at TEXT.vhd(439): signal \"normalLine1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152497 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalFuelY TEXT.vhd(458) " "VHDL Process Statement warning at TEXT.vhd(458): signal \"normalFuelY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152497 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalFuelX TEXT.vhd(464) " "VHDL Process Statement warning at TEXT.vhd(464): signal \"normalFuelX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalFuelY TEXT.vhd(465) " "VHDL Process Statement warning at TEXT.vhd(465): signal \"normalFuelY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalFuelX TEXT.vhd(467) " "VHDL Process Statement warning at TEXT.vhd(467): signal \"normalFuelX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalLine2Y TEXT.vhd(484) " "VHDL Process Statement warning at TEXT.vhd(484): signal \"normalLine2Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalLine2X TEXT.vhd(490) " "VHDL Process Statement warning at TEXT.vhd(490): signal \"normalLine2X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalLine2Y TEXT.vhd(491) " "VHDL Process Statement warning at TEXT.vhd(491): signal \"normalLine2Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normalLine2X TEXT.vhd(493) " "VHDL Process Statement warning at TEXT.vhd(493): signal \"normalLine2X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "thousands TEXT.vhd(502) " "VHDL Process Statement warning at TEXT.vhd(502): signal \"thousands\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hundreds TEXT.vhd(503) " "VHDL Process Statement warning at TEXT.vhd(503): signal \"hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tens TEXT.vhd(504) " "VHDL Process Statement warning at TEXT.vhd(504): signal \"tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152498 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones TEXT.vhd(505) " "VHDL Process Statement warning at TEXT.vhd(505): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152499 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine1Y TEXT.vhd(519) " "VHDL Process Statement warning at TEXT.vhd(519): signal \"gameoverLine1Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152499 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine1X TEXT.vhd(525) " "VHDL Process Statement warning at TEXT.vhd(525): signal \"gameoverLine1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152499 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine1Y TEXT.vhd(526) " "VHDL Process Statement warning at TEXT.vhd(526): signal \"gameoverLine1Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152499 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine1X TEXT.vhd(528) " "VHDL Process Statement warning at TEXT.vhd(528): signal \"gameoverLine1X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152500 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine2Y TEXT.vhd(545) " "VHDL Process Statement warning at TEXT.vhd(545): signal \"gameoverLine2Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152500 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine2X TEXT.vhd(551) " "VHDL Process Statement warning at TEXT.vhd(551): signal \"gameoverLine2X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152500 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine2Y TEXT.vhd(552) " "VHDL Process Statement warning at TEXT.vhd(552): signal \"gameoverLine2Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine2X TEXT.vhd(554) " "VHDL Process Statement warning at TEXT.vhd(554): signal \"gameoverLine2X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine3Y TEXT.vhd(571) " "VHDL Process Statement warning at TEXT.vhd(571): signal \"gameoverLine3Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine3X TEXT.vhd(577) " "VHDL Process Statement warning at TEXT.vhd(577): signal \"gameoverLine3X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine3Y TEXT.vhd(578) " "VHDL Process Statement warning at TEXT.vhd(578): signal \"gameoverLine3Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine3X TEXT.vhd(580) " "VHDL Process Statement warning at TEXT.vhd(580): signal \"gameoverLine3X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "thousands TEXT.vhd(590) " "VHDL Process Statement warning at TEXT.vhd(590): signal \"thousands\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hundreds TEXT.vhd(591) " "VHDL Process Statement warning at TEXT.vhd(591): signal \"hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tens TEXT.vhd(592) " "VHDL Process Statement warning at TEXT.vhd(592): signal \"tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones TEXT.vhd(593) " "VHDL Process Statement warning at TEXT.vhd(593): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine4Y TEXT.vhd(604) " "VHDL Process Statement warning at TEXT.vhd(604): signal \"gameoverLine4Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152501 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine4X TEXT.vhd(610) " "VHDL Process Statement warning at TEXT.vhd(610): signal \"gameoverLine4X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152502 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine4Y TEXT.vhd(611) " "VHDL Process Statement warning at TEXT.vhd(611): signal \"gameoverLine4Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152502 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameoverLine4X TEXT.vhd(613) " "VHDL Process Statement warning at TEXT.vhd(613): signal \"gameoverLine4X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152502 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_data TEXT.vhd(651) " "VHDL Process Statement warning at TEXT.vhd(651): signal \"char_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 651 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152502 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "printCHAR TEXT.vhd(651) " "VHDL Process Statement warning at TEXT.vhd(651): signal \"printCHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 651 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559109152502 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_Colour TEXT.vhd(87) " "VHDL Process Statement warning at TEXT.vhd(87): inferring latch(es) for signal or variable \"char_Colour\", which holds its previous value in one or more paths through the process" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559109152502 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "currentCHAR TEXT.vhd(87) " "VHDL Process Statement warning at TEXT.vhd(87): inferring latch(es) for signal or variable \"currentCHAR\", which holds its previous value in one or more paths through the process" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_col TEXT.vhd(87) " "VHDL Process Statement warning at TEXT.vhd(87): inferring latch(es) for signal or variable \"char_col\", which holds its previous value in one or more paths through the process" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_row TEXT.vhd(87) " "VHDL Process Statement warning at TEXT.vhd(87): inferring latch(es) for signal or variable \"char_row\", which holds its previous value in one or more paths through the process" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_row\[0\] TEXT.vhd(87) " "Inferred latch for \"char_row\[0\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_row\[1\] TEXT.vhd(87) " "Inferred latch for \"char_row\[1\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_row\[2\] TEXT.vhd(87) " "Inferred latch for \"char_row\[2\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_col\[0\] TEXT.vhd(87) " "Inferred latch for \"char_col\[0\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_col\[1\] TEXT.vhd(87) " "Inferred latch for \"char_col\[1\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_col\[2\] TEXT.vhd(87) " "Inferred latch for \"char_col\[2\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.COLON TEXT.vhd(87) " "Inferred latch for \"currentCHAR.COLON\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152503 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.SPACE TEXT.vhd(87) " "Inferred latch for \"currentCHAR.SPACE\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.NINE TEXT.vhd(87) " "Inferred latch for \"currentCHAR.NINE\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.EIGHT TEXT.vhd(87) " "Inferred latch for \"currentCHAR.EIGHT\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.SEVEN TEXT.vhd(87) " "Inferred latch for \"currentCHAR.SEVEN\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.SIX TEXT.vhd(87) " "Inferred latch for \"currentCHAR.SIX\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.FIVE TEXT.vhd(87) " "Inferred latch for \"currentCHAR.FIVE\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.FOUR TEXT.vhd(87) " "Inferred latch for \"currentCHAR.FOUR\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.THREE TEXT.vhd(87) " "Inferred latch for \"currentCHAR.THREE\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.TWO TEXT.vhd(87) " "Inferred latch for \"currentCHAR.TWO\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.ONE TEXT.vhd(87) " "Inferred latch for \"currentCHAR.ONE\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.ZERO TEXT.vhd(87) " "Inferred latch for \"currentCHAR.ZERO\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.Z TEXT.vhd(87) " "Inferred latch for \"currentCHAR.Z\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152504 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.Y TEXT.vhd(87) " "Inferred latch for \"currentCHAR.Y\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.X TEXT.vhd(87) " "Inferred latch for \"currentCHAR.X\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.W TEXT.vhd(87) " "Inferred latch for \"currentCHAR.W\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.V TEXT.vhd(87) " "Inferred latch for \"currentCHAR.V\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.U TEXT.vhd(87) " "Inferred latch for \"currentCHAR.U\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.T TEXT.vhd(87) " "Inferred latch for \"currentCHAR.T\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.S TEXT.vhd(87) " "Inferred latch for \"currentCHAR.S\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.R TEXT.vhd(87) " "Inferred latch for \"currentCHAR.R\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.Q TEXT.vhd(87) " "Inferred latch for \"currentCHAR.Q\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.P TEXT.vhd(87) " "Inferred latch for \"currentCHAR.P\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152505 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.O TEXT.vhd(87) " "Inferred latch for \"currentCHAR.O\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.N TEXT.vhd(87) " "Inferred latch for \"currentCHAR.N\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.M TEXT.vhd(87) " "Inferred latch for \"currentCHAR.M\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.L TEXT.vhd(87) " "Inferred latch for \"currentCHAR.L\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.K TEXT.vhd(87) " "Inferred latch for \"currentCHAR.K\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.J TEXT.vhd(87) " "Inferred latch for \"currentCHAR.J\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.I TEXT.vhd(87) " "Inferred latch for \"currentCHAR.I\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.H TEXT.vhd(87) " "Inferred latch for \"currentCHAR.H\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.G TEXT.vhd(87) " "Inferred latch for \"currentCHAR.G\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.F TEXT.vhd(87) " "Inferred latch for \"currentCHAR.F\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.E TEXT.vhd(87) " "Inferred latch for \"currentCHAR.E\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.D TEXT.vhd(87) " "Inferred latch for \"currentCHAR.D\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.C TEXT.vhd(87) " "Inferred latch for \"currentCHAR.C\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.B TEXT.vhd(87) " "Inferred latch for \"currentCHAR.B\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentCHAR.A TEXT.vhd(87) " "Inferred latch for \"currentCHAR.A\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[0\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[0\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[1\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[1\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[2\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[2\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[3\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[3\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[4\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[4\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[5\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[5\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[6\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[6\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[7\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[7\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[8\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[8\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[9\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[9\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[10\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[10\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_Colour\[11\] TEXT.vhd(87) " "Inferred latch for \"char_Colour\[11\]\" at TEXT.vhd(87)" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559109152506 "|miniProject|TEXT:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst3 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst3\"" {  } { { "miniProject.bdf" "inst3" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 608 1456 1720 720 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/char_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/char_rom.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152616 ""}  } { { "char_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/char_rom.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559109152616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109152716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109152716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:inst3\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom background_rom:inst16 " "Elaborating entity \"background_rom\" for hierarchy \"background_rom:inst16\"" {  } { { "miniProject.bdf" "inst16" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 856 1008 1192 936 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background_rom:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background_rom:inst16\|altsyncram:altsyncram_component\"" {  } { { "background_rom.vhd" "altsyncram_component" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/background_rom.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background_rom:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background_rom:inst16\|altsyncram:altsyncram_component\"" {  } { { "background_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/background_rom.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background_rom:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"background_rom:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dark-outer-space-stars.MIF " "Parameter \"init_file\" = \"dark-outer-space-stars.MIF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152776 ""}  } { { "background_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/background_rom.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559109152776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_toc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_toc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_toc1 " "Found entity 1: altsyncram_toc1" {  } { { "db/altsyncram_toc1.tdf" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/altsyncram_toc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109152886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109152886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_toc1 background_rom:inst16\|altsyncram:altsyncram_component\|altsyncram_toc1:auto_generated " "Elaborating entity \"altsyncram_toc1\" for hierarchy \"background_rom:inst16\|altsyncram:altsyncram_component\|altsyncram_toc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_57a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_57a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_57a " "Found entity 1: decode_57a" {  } { { "db/decode_57a.tdf" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/decode_57a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109152986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109152986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_57a background_rom:inst16\|altsyncram:altsyncram_component\|altsyncram_toc1:auto_generated\|decode_57a:rden_decode " "Elaborating entity \"decode_57a\" for hierarchy \"background_rom:inst16\|altsyncram:altsyncram_component\|altsyncram_toc1:auto_generated\|decode_57a:rden_decode\"" {  } { { "db/altsyncram_toc1.tdf" "rden_decode" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/altsyncram_toc1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109152986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/mux_7nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109153105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109153105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb background_rom:inst16\|altsyncram:altsyncram_component\|altsyncram_toc1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"background_rom:inst16\|altsyncram:altsyncram_component\|altsyncram_toc1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_toc1.tdf" "mux2" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/altsyncram_toc1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ship_rom ship_rom:inst19 " "Elaborating entity \"ship_rom\" for hierarchy \"ship_rom:inst19\"" {  } { { "miniProject.bdf" "inst19" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 944 1008 1192 1024 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ship_rom:inst19\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ship_rom:inst19\|altsyncram:altsyncram_component\"" {  } { { "ship_rom.vhd" "altsyncram_component" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/ship_rom.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ship_rom:inst19\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ship_rom:inst19\|altsyncram:altsyncram_component\"" {  } { { "ship_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/ship_rom.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ship_rom:inst19\|altsyncram:altsyncram_component " "Instantiated megafunction \"ship_rom:inst19\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Spaceship.mif " "Parameter \"init_file\" = \"Spaceship.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153216 ""}  } { { "ship_rom.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/ship_rom.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559109153216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igb1 " "Found entity 1: altsyncram_igb1" {  } { { "db/altsyncram_igb1.tdf" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/altsyncram_igb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559109153321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559109153321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igb1 ship_rom:inst19\|altsyncram:altsyncram_component\|altsyncram_igb1:auto_generated " "Elaborating entity \"altsyncram_igb1\" for hierarchy \"ship_rom:inst19\|altsyncram:altsyncram_component\|altsyncram_igb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegConverter SevenSegConverter:inst4 " "Elaborating entity \"SevenSegConverter\" for hierarchy \"SevenSegConverter:inst4\"" {  } { { "miniProject.bdf" "inst4" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 280 1032 1272 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109153371 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TEXT:inst13\|char_Colour\[2\] TEXT:inst13\|char_Colour\[3\] " "Duplicate LATCH primitive \"TEXT:inst13\|char_Colour\[2\]\" merged with LATCH primitive \"TEXT:inst13\|char_Colour\[3\]\"" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109157193 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TEXT:inst13\|char_Colour\[1\] TEXT:inst13\|char_Colour\[3\] " "Duplicate LATCH primitive \"TEXT:inst13\|char_Colour\[1\]\" merged with LATCH primitive \"TEXT:inst13\|char_Colour\[3\]\"" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109157193 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TEXT:inst13\|char_Colour\[0\] TEXT:inst13\|char_Colour\[3\] " "Duplicate LATCH primitive \"TEXT:inst13\|char_Colour\[0\]\" merged with LATCH primitive \"TEXT:inst13\|char_Colour\[3\]\"" {  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559109157193 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1559109157193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|char_Colour\[3\] " "Latch TEXT:inst13\|char_Colour\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157196 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|char_col\[1\] " "Latch TEXT:inst13\|char_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[0\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157196 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|char_col\[0\] " "Latch TEXT:inst13\|char_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[0\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157196 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|char_col\[2\] " "Latch TEXT:inst13\|char_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157197 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|char_row\[0\] " "Latch TEXT:inst13\|char_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display:inst17\|VGA_SYNC:SYNC\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal Display:inst17\|VGA_SYNC:SYNC\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/vga_sync.vhd" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157197 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|char_row\[1\] " "Latch TEXT:inst13\|char_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157199 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|char_row\[2\] " "Latch TEXT:inst13\|char_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157199 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.SEVEN_10418 " "Latch TEXT:inst13\|currentCHAR.SEVEN_10418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157199 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.NINE_9800 " "Latch TEXT:inst13\|currentCHAR.NINE_9800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157199 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.COLON_9182 " "Latch TEXT:inst13\|currentCHAR.COLON_9182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157199 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.FIVE_11036 " "Latch TEXT:inst13\|currentCHAR.FIVE_11036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157200 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.THREE_11654 " "Latch TEXT:inst13\|currentCHAR.THREE_11654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157200 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.ONE_12272 " "Latch TEXT:inst13\|currentCHAR.ONE_12272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157200 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.Y_13199 " "Latch TEXT:inst13\|currentCHAR.Y_13199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[9\]" {  } { { "vga_sync.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/vga_sync.vhd" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157200 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.W_13817 " "Latch TEXT:inst13\|currentCHAR.W_13817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157200 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.U_14435 " "Latch TEXT:inst13\|currentCHAR.U_14435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157200 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.S_15053 " "Latch TEXT:inst13\|currentCHAR.S_15053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157201 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.O_16289 " "Latch TEXT:inst13\|currentCHAR.O_16289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157201 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.M_16907 " "Latch TEXT:inst13\|currentCHAR.M_16907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157201 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.I_18143 " "Latch TEXT:inst13\|currentCHAR.I_18143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157201 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.G_18761 " "Latch TEXT:inst13\|currentCHAR.G_18761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157202 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.E_19379 " "Latch TEXT:inst13\|currentCHAR.E_19379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157202 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.C_19997 " "Latch TEXT:inst13\|currentCHAR.C_19997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157203 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.A_20615 " "Latch TEXT:inst13\|currentCHAR.A_20615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157203 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.TWO_11963 " "Latch TEXT:inst13\|currentCHAR.TWO_11963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157203 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.V_14126 " "Latch TEXT:inst13\|currentCHAR.V_14126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157203 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.R_15362 " "Latch TEXT:inst13\|currentCHAR.R_15362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157203 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.N_16598 " "Latch TEXT:inst13\|currentCHAR.N_16598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[0\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157203 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.F_19070 " "Latch TEXT:inst13\|currentCHAR.F_19070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157204 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.B_20306 " "Latch TEXT:inst13\|currentCHAR.B_20306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157205 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.SIX_10727 " "Latch TEXT:inst13\|currentCHAR.SIX_10727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157205 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.FOUR_11345 " "Latch TEXT:inst13\|currentCHAR.FOUR_11345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157205 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.T_14744 " "Latch TEXT:inst13\|currentCHAR.T_14744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157205 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.L_17216 " "Latch TEXT:inst13\|currentCHAR.L_17216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[0\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157205 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.D_19688 " "Latch TEXT:inst13\|currentCHAR.D_19688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[9\]" {  } { { "vga_sync.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/vga_sync.vhd" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157206 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.EIGHT_10109 " "Latch TEXT:inst13\|currentCHAR.EIGHT_10109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157206 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.H_18452 " "Latch TEXT:inst13\|currentCHAR.H_18452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display:inst17\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal Display:inst17\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/vga_sync.vhd" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157206 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.SPACE_9491 " "Latch TEXT:inst13\|currentCHAR.SPACE_9491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157206 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEXT:inst13\|currentCHAR.ZERO_12581 " "Latch TEXT:inst13\|currentCHAR.ZERO_12581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst12\|State\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:inst12\|State\[1\]" {  } { { "FSM.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/FSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559109157207 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559109157207 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 37 -1 0 } } { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1559109157214 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1559109157215 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seg0_Out\[6\] VCC " "Pin \"Seg0_Out\[6\]\" is stuck at VCC" {  } { { "miniProject.bdf" "" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 352 1464 1640 368 "Seg0_Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559109158587 "|miniProject|Seg0_Out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg0_Out\[2\] GND " "Pin \"Seg0_Out\[2\]\" is stuck at GND" {  } { { "miniProject.bdf" "" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 352 1464 1640 368 "Seg0_Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559109158587 "|miniProject|Seg0_Out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg0_Out\[1\] GND " "Pin \"Seg0_Out\[1\]\" is stuck at GND" {  } { { "miniProject.bdf" "" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 352 1464 1640 368 "Seg0_Out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559109158587 "|miniProject|Seg0_Out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559109158587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559109158807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559109161488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559109161488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2278 " "Implemented 2278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559109162322 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559109162322 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1559109162322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2174 " "Implemented 2174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559109162322 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559109162322 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1559109162322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559109162322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 244 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 244 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559109162584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 17:52:42 2019 " "Processing ended: Wed May 29 17:52:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559109162584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559109162584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559109162584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559109162584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559109166110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559109166131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 17:52:45 2019 " "Processing started: Wed May 29 17:52:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559109166131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559109166131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off miniProject -c miniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off miniProject -c miniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559109166132 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1559109166334 ""}
{ "Info" "0" "" "Project  = miniProject" {  } {  } 0 0 "Project  = miniProject" 0 0 "Fitter" 0 0 1559109166334 ""}
{ "Info" "0" "" "Revision = miniProject" {  } {  } 0 0 "Revision = miniProject" 0 0 "Fitter" 0 0 1559109166334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559109166681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "miniProject EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"miniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559109166788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559109166848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559109166848 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559109166907 ""}  } { { "db/pll_altpll.v" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559109166907 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559109167028 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559109167389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559109167389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559109167389 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559109167389 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 4708 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559109167394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 4710 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559109167394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 4712 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559109167394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 4714 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559109167394 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559109167394 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559109167398 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559109167402 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1559109168909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "miniProject.sdc " "Synopsys Design Constraints File file not found: 'miniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559109168913 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559109168915 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559109168921 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|Mux44~1  from: datac  to: combout " "Cell: inst13\|Mux44~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.COLON~0  from: datac  to: combout " "Cell: inst13\|currentCHAR.COLON~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~20  from: datad  to: combout " "Cell: inst13\|currentCHAR.SEVEN~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~21  from: datab  to: combout " "Cell: inst13\|currentCHAR.SEVEN~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~21  from: datac  to: combout " "Cell: inst13\|currentCHAR.SEVEN~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~26  from: datad  to: combout " "Cell: inst13\|currentCHAR.SEVEN~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|printCHAR~25  from: datac  to: combout " "Cell: inst13\|printCHAR~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|printCHAR~9  from: datad  to: combout " "Cell: inst13\|printCHAR~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~32  from: datab  to: combout " "Cell: inst13\|process_0~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~32  from: datad  to: combout " "Cell: inst13\|process_0~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~34  from: datab  to: combout " "Cell: inst13\|process_0~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~34  from: datac  to: combout " "Cell: inst13\|process_0~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~43  from: datad  to: combout " "Cell: inst13\|process_0~43  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~45  from: datac  to: combout " "Cell: inst13\|process_0~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~55  from: datab  to: combout " "Cell: inst13\|process_0~55  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109168932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559109168932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559109168940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559109168942 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559109168945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559109169031 ""}  } { { "db/pll_altpll.v" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst5|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559109169031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "Automatically promoted node Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559109169031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "miniProject.bdf" "" { Schematic "H:/COMPSYS 305/MiniProject/Miniproject resources/miniProject.bdf" { { 536 1032 1208 552 "vert_sync_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 4658 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559109169031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559109169031 ""}  } { { "vga_sync.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/vga_sync.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display:inst17|VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 1087 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559109169031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst1\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst1\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559109169033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst1\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst1\|MOUSE_CLK_FILTER~1" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 3350 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559109169033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst1\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst1\|MOUSE_CLK_FILTER~2" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 3351 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559109169033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst1\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst1\|MOUSE_CLK_FILTER~3" {  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 3352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559109169033 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559109169033 ""}  } { { "mouse.VHD" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559109169033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TEXT:inst13\|Mux44~1  " "Automatically promoted node TEXT:inst13\|Mux44~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559109169034 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 198 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEXT:inst13|Mux44~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 2958 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559109169034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TEXT:inst13\|Mux88~1  " "Automatically promoted node TEXT:inst13\|Mux88~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559109169035 ""}  } { { "TEXT.vhd" "" { Text "H:/COMPSYS 305/MiniProject/Miniproject resources/TEXT.vhd" 198 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEXT:inst13|Mux88~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 0 { 0 ""} 0 2219 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559109169035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559109169644 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559109169647 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559109169648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559109169652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559109169656 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559109169658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559109169659 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559109169662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559109169767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559109169771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559109169771 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue_out " "Node \"blue_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559109169828 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green_out " "Node \"green_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "green_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559109169828 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red_out " "Node \"red_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559109169828 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559109169828 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109169831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559109170869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109171397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559109171416 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559109174488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109174489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559109175227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 5.9% " "2e+03 ns of routing delay (approximately 5.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1559109177755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "H:/COMPSYS 305/MiniProject/Miniproject resources/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559109178364 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559109178364 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1559109192364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109199570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559109199574 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559109199574 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.36 " "Total time spent on timing analysis during the Fitter is 3.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559109199623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559109199743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559109200197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559109200316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559109200612 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559109201300 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559109202234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/COMPSYS 305/MiniProject/Miniproject resources/output_files/miniProject.fit.smsg " "Generated suppressed messages file H:/COMPSYS 305/MiniProject/Miniproject resources/output_files/miniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559109202512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1346 " "Peak virtual memory: 1346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559109205770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 17:53:25 2019 " "Processing ended: Wed May 29 17:53:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559109205770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559109205770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559109205770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559109205770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559109211525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559109211547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 17:53:31 2019 " "Processing started: Wed May 29 17:53:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559109211547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559109211547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off miniProject -c miniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off miniProject -c miniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559109211547 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559109212707 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559109212790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559109213777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 17:53:33 2019 " "Processing ended: Wed May 29 17:53:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559109213777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559109213777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559109213777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559109213777 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559109214691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559109215623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559109215683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 17:53:34 2019 " "Processing started: Wed May 29 17:53:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559109215683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559109215683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta miniProject -c miniProject " "Command: quartus_sta miniProject -c miniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559109215683 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559109215893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1559109216502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559109216562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559109216562 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1559109216972 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "miniProject.sdc " "Synopsys Design Constraints File file not found: 'miniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559109217447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559109217448 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217454 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217454 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217454 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559109217454 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " "create_clock -period 1.000 -name Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217458 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217458 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " "create_clock -period 1.000 -name Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217458 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217458 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|Mux44~1  from: datad  to: combout " "Cell: inst13\|Mux44~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.COLON~0  from: dataa  to: combout " "Cell: inst13\|currentCHAR.COLON~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~20  from: datab  to: combout " "Cell: inst13\|currentCHAR.SEVEN~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~21  from: datac  to: combout " "Cell: inst13\|currentCHAR.SEVEN~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~26  from: datac  to: combout " "Cell: inst13\|currentCHAR.SEVEN~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|printCHAR~25  from: dataa  to: combout " "Cell: inst13\|printCHAR~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|printCHAR~9  from: dataa  to: combout " "Cell: inst13\|printCHAR~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~32  from: datac  to: combout " "Cell: inst13\|process_0~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~34  from: datac  to: combout " "Cell: inst13\|process_0~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~43  from: datac  to: combout " "Cell: inst13\|process_0~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~45  from: datad  to: combout " "Cell: inst13\|process_0~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~55  from: dataa  to: combout " "Cell: inst13\|process_0~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217562 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559109217562 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1559109217597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559109217599 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559109217605 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1559109217749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559109217983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559109217983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.557 " "Worst-case setup slack is -10.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.557      -184.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.557      -184.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.570     -1257.170 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -6.570     -1257.170 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.238       -60.977 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]  " "   -2.238       -60.977 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.333       -36.752 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.333       -36.752 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109218040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.116 " "Worst-case hold slack is -6.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.116      -182.545 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]  " "   -6.116      -182.545 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376        -6.458 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.376        -6.458 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245        -0.413 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.245        -0.413 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186        -0.186 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.186        -0.186 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109218130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.162 " "Worst-case recovery slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.162         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109218215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.170 " "Worst-case removal slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170        -1.955 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.170        -1.955 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109218290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.211 " "Worst-case minimum pulse width slack is -3.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.211      -716.831 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]  " "   -3.211      -716.831 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -404.000 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000      -404.000 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 clk  " "    9.825         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.733         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.733         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109218371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109218371 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1559109220547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1559109220577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1559109221097 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|Mux44~1  from: datad  to: combout " "Cell: inst13\|Mux44~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.COLON~0  from: dataa  to: combout " "Cell: inst13\|currentCHAR.COLON~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~20  from: datab  to: combout " "Cell: inst13\|currentCHAR.SEVEN~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~21  from: datac  to: combout " "Cell: inst13\|currentCHAR.SEVEN~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~26  from: datac  to: combout " "Cell: inst13\|currentCHAR.SEVEN~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|printCHAR~25  from: dataa  to: combout " "Cell: inst13\|printCHAR~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|printCHAR~9  from: dataa  to: combout " "Cell: inst13\|printCHAR~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~32  from: datac  to: combout " "Cell: inst13\|process_0~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~34  from: datac  to: combout " "Cell: inst13\|process_0~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~43  from: datac  to: combout " "Cell: inst13\|process_0~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~45  from: datad  to: combout " "Cell: inst13\|process_0~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~55  from: dataa  to: combout " "Cell: inst13\|process_0~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559109221577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559109221667 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559109221667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.356 " "Worst-case setup slack is -9.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.356      -156.135 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.356      -156.135 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.841     -1089.007 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -5.841     -1089.007 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070       -58.274 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]  " "   -2.070       -58.274 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076       -29.464 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.076       -29.464 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109221777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.298 " "Worst-case hold slack is -5.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.298      -159.409 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]  " "   -5.298      -159.409 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.111        -3.695 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.111        -3.695 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293        -0.293 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.293        -0.293 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018        -0.018 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.018        -0.018 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109221897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109221897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.062 " "Worst-case recovery slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.062         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109222017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.054 " "Worst-case removal slack is 0.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.054         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109222127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.797 " "Worst-case minimum pulse width slack is -2.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.797      -628.706 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]  " "   -2.797      -628.706 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -404.000 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000      -404.000 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk  " "    9.785         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.739         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.739         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109222223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109222223 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1559109223902 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|Mux44~1  from: datad  to: combout " "Cell: inst13\|Mux44~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.COLON~0  from: dataa  to: combout " "Cell: inst13\|currentCHAR.COLON~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~20  from: datab  to: combout " "Cell: inst13\|currentCHAR.SEVEN~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~21  from: datac  to: combout " "Cell: inst13\|currentCHAR.SEVEN~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|currentCHAR.SEVEN~26  from: datac  to: combout " "Cell: inst13\|currentCHAR.SEVEN~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|printCHAR~25  from: dataa  to: combout " "Cell: inst13\|printCHAR~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|printCHAR~9  from: dataa  to: combout " "Cell: inst13\|printCHAR~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~32  from: datac  to: combout " "Cell: inst13\|process_0~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~34  from: datac  to: combout " "Cell: inst13\|process_0~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~43  from: datac  to: combout " "Cell: inst13\|process_0~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~45  from: datad  to: combout " "Cell: inst13\|process_0~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|process_0~55  from: dataa  to: combout " "Cell: inst13\|process_0~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559109224190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559109224203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559109224203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.102 " "Worst-case setup slack is -6.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.102       -97.956 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.102       -97.956 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.249      -562.535 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -3.249      -562.535 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950       -21.975 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]  " "   -0.950       -21.975 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315        -5.582 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.315        -5.582 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109224282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.602 " "Worst-case hold slack is -3.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.602      -111.652 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]  " "   -3.602      -111.652 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907        -7.598 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.907        -7.598 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.163        -1.972 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.163        -1.972 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137        -0.137 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.137        -0.137 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109224346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.300 " "Worst-case recovery slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.300         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109224420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.010 " "Worst-case removal slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010        -0.157 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.010        -0.157 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109224505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.832 " "Worst-case minimum pulse width slack is -1.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832      -334.021 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\]  " "   -1.832      -334.021 Display:inst17\|VGA_SYNC:SYNC\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -404.000 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000      -404.000 Display:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 clk  " "    9.585         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.746         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559109224585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559109224585 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559109226844 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559109226844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559109227720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 17:53:47 2019 " "Processing ended: Wed May 29 17:53:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559109227720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559109227720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559109227720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559109227720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559109232781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559109232787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 17:53:52 2019 " "Processing started: Wed May 29 17:53:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559109232787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559109232787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off miniProject -c miniProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off miniProject -c miniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559109232787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "miniProject_6_1200mv_85c_slow.vho H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/ simulation " "Generated file miniProject_6_1200mv_85c_slow.vho in folder \"H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559109234823 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "miniProject_6_1200mv_0c_slow.vho H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/ simulation " "Generated file miniProject_6_1200mv_0c_slow.vho in folder \"H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559109235619 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "miniProject_min_1200mv_0c_fast.vho H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/ simulation " "Generated file miniProject_min_1200mv_0c_fast.vho in folder \"H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559109236313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "miniProject.vho H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/ simulation " "Generated file miniProject.vho in folder \"H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559109237171 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "miniProject_6_1200mv_85c_vhd_slow.sdo H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/ simulation " "Generated file miniProject_6_1200mv_85c_vhd_slow.sdo in folder \"H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559109237893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "miniProject_6_1200mv_0c_vhd_slow.sdo H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/ simulation " "Generated file miniProject_6_1200mv_0c_vhd_slow.sdo in folder \"H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559109238639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "miniProject_min_1200mv_0c_vhd_fast.sdo H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/ simulation " "Generated file miniProject_min_1200mv_0c_vhd_fast.sdo in folder \"H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559109239302 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "miniProject_vhd.sdo H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/ simulation " "Generated file miniProject_vhd.sdo in folder \"H:/COMPSYS 305/MiniProject/Miniproject resources/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559109240033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559109240358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 17:54:00 2019 " "Processing ended: Wed May 29 17:54:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559109240358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559109240358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559109240358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559109240358 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 257 s " "Quartus II Full Compilation was successful. 0 errors, 257 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559109241273 ""}
