{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "apply_defaults_to_fp_fields": false,
        "apply_defaults_to_fp_shapes": false,
        "apply_defaults_to_fp_text": false,
        "board_outline_line_width": 0.05,
        "copper_line_width": 0.2,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.05,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": true,
          "text_position": 0,
          "units_format": 0
        },
        "fab_line_width": 0.1,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.1,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 1.0,
          "width": 1.0
        },
        "silk_line_width": 0.1,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.1,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.1
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [
        [
          "missing_courtyard|143264180|72590820|173bfd51-c98d-4285-86c7-af7ebde6d105|00000000-0000-0000-0000-000000000000",
          ""
        ],
        [
          "missing_courtyard|165185000|66120000|60047d10-993e-47ce-9e19-50328c1e1183|00000000-0000-0000-0000-000000000000",
          ""
        ],
        [
          "shorting_items|125991066|42313934|6f7aece7-4f1a-43b4-8058-e3a879999a64|cbf40c1b-f32c-4f8c-ba29-0ed6492bd00c",
          ""
        ],
        [
          "shorting_items|126385000|36270000|89ee00a1-5fbd-4517-a504-cb01840eb720|c8b43056-ae2b-4667-9551-e844fcf0951b",
          ""
        ],
        [
          "shorting_items|126885000|41270000|c028f1e1-01a0-4260-b523-638affd7ffba|e187cddf-bb33-464b-91da-69dde9ce92e8",
          ""
        ],
        [
          "shorting_items|128278934|42313934|cc14d352-8280-42b3-930b-862f9d51b77d|ee086e22-a99b-4aae-9441-bc181c7db4a0",
          ""
        ],
        [
          "shorting_items|128385000|42420000|1ffe618e-e364-4169-b889-80166e67d5ba|ee086e22-a99b-4aae-9441-bc181c7db4a0",
          ""
        ],
        [
          "shorting_items|129035000|36420000|3a37f375-9f36-4fd7-acc0-37adb66a876c|ffd3f27c-8f3c-4549-92bf-b712c8865b94",
          ""
        ]
      ],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "error",
        "copper_edge_clearance": "error",
        "copper_sliver": "error",
        "courtyards_overlap": "error",
        "creepage": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "error",
        "extra_footprint": "error",
        "footprint": "error",
        "footprint_filters_mismatch": "error",
        "footprint_symbol_mismatch": "error",
        "footprint_type_mismatch": "warning",
        "hole_clearance": "error",
        "hole_to_hole": "warning",
        "holes_co_located": "warning",
        "invalid_outline": "error",
        "isolated_copper": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "error",
        "lib_footprint_mismatch": "ignore",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "mirrored_text_on_front_layer": "error",
        "missing_courtyard": "error",
        "missing_footprint": "error",
        "net_conflict": "error",
        "nonmirrored_text_on_back_layer": "error",
        "npth_inside_courtyard": "error",
        "padstack": "warning",
        "pth_inside_courtyard": "error",
        "shorting_items": "error",
        "silk_edge_clearance": "ignore",
        "silk_over_copper": "error",
        "silk_overlap": "error",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "ignore",
        "starved_thermal": "error",
        "text_height": "error",
        "text_on_edge_cuts": "error",
        "text_thickness": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_angle": "error",
        "track_dangling": "error",
        "track_segment_length": "error",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.09,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.2,
        "min_groove_width": 0.0,
        "min_hole_clearance": 0.2,
        "min_hole_to_hole": 0.2,
        "min_microvia_diameter": 0.2,
        "min_microvia_drill": 0.1,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.8,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.15,
        "min_track_width": 0.105,
        "min_via_annular_width": 0.105,
        "min_via_diameter": 0.25,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": false
      },
      "teardrop_options": [
        {
          "td_onpthpad": true,
          "td_onroundshapesonly": false,
          "td_onsmdpad": true,
          "td_ontrackend": false,
          "td_onvia": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.1,
        0.12,
        0.15,
        0.156464,
        0.2,
        0.25,
        0.3,
        0.35,
        0.4,
        0.5
      ],
      "tuning_pattern_settings": {
        "diff_pair_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 1.0
        },
        "diff_pair_skew_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        },
        "single_track_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        }
      },
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.4,
          "drill": 0.2
        },
        {
          "diameter": 0.41,
          "drill": 0.2
        },
        {
          "diameter": 0.42,
          "drill": 0.2
        },
        {
          "diameter": 0.45,
          "drill": 0.2
        }
      ],
      "zones_allow_external_fillets": false
    },
    "ipc2581": {
      "dist": "",
      "distpn": "",
      "internal_id": "",
      "mfg": "",
      "mpn": ""
    },
    "layer_pairs": [],
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "footprint_filter": "ignore",
      "footprint_link_issues": "warning",
      "four_way_junction": "ignore",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "label_multiple_wires": "warning",
      "lib_symbol_issues": "warning",
      "lib_symbol_mismatch": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "same_local_global_label": "warning",
      "similar_label_and_power": "warning",
      "similar_labels": "warning",
      "similar_power": "warning",
      "simulation_model_issue": "ignore",
      "single_global_label": "ignore",
      "unannotated": "error",
      "unconnected_wire_endpoint": "warning",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "ecap5-bsom-frame.kicad_pro",
    "version": 3
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 2147483647,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-DDR2_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 0,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_width": 0.12,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-DDR2_DIFF_100",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 1,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.12,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 2147483647,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-EMMC_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 2,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-IO_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 3,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_width": 0.12,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-IO_DIFF_100",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 4,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.12,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-SDRAM_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 5,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-SRAM_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 6,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR2_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 0,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_width": 0.12,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR2_DIFF_100",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 1,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.12,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "EMMC_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 2,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "IO_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 3,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_width": 0.12,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "IO_DIFF_100",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 4,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.12,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SDRAM_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 5,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SRAM_50",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "priority": 6,
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 4
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL62B-PadP1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD24P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD15P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad67)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD1N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.IO1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadAC4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO12"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD24N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE40"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GND"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD28N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD14P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO13"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL59A-PadP2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A4"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A14"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.~{OE}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE20"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE48"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.~{UB}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad105)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad139)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD18N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM1.DQMH"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL59C-PadR3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/FLASH.IO2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadAE7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD25P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR14C-PadF29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO4"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE52"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U4-SW)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD0P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR26D-PadK30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RD5P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A6"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ15"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE7"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD28P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR80C-PadAE28)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD9P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE14"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD29P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR59C-PadR30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/VREF"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadE26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A9"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR14D-PadF28)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE27"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ11"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB107B-PadAL32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/DQ5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.~{RAS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/PMON_SDA"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadL28)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB114A-PadAH30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.IO6"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A10"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE19"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB101A-PadAK32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A13"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RD3P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE22"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG23)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ17"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD30P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG9)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR62D-PadU30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD21P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM1.CKE"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U10-NC-PadE2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB101B-PadAJ32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/INITN"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ19"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A11"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE10"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadAG2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB119A-PadAH32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadL5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ22"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad89)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM0.DQML"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad73)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO10"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD27N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE34"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U3-FB)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ31"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD8P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL47B{slash}PCLKC6_1-PadP4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad121)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD7P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad75)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U12-VDDI)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD23P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ20"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM1.DQML"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad115)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK15)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/FLASH.IO0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RD3N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD13P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+1V1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U4-FB)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL65B-PadT2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE8"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK9)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD22P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR53C-PadT29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.CMD"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A8"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/DQ7"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RD6N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD4P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE28"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE21"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE46"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE56"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL62A-PadN1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadV30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR38D-PadL29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ7"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE29"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ12"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB105A-PadAK31)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/FLASH.IO1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR23C-PadF32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE9"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD1P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadAC29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power/en_2v5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U13-NC-PadE2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.IO7"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD14N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK22)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE58"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U1-SW)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD22N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U2-SW)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR56D-PadV26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+2V5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.~{LB}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM0.CKE"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/DQ0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB114B-PadAG30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad113)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/DONE"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE62"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/CFG0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad137)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK12)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D4-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD16P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U9-NC[5]-PadA6)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad81)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A13"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RD2N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE4"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-VIN9_15"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK21)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR65C-PadW30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE50"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power/en_1v8"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD13N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U16-IN+)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR59D-PadT30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE16"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD10P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ27"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG14)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ23"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/LED0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/PMON_SCL"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U5-EN)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR35D-PadJ27)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD19N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.~{CAS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK24)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD20P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+5V"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U11-~{RDQS}-PadA2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadE7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO6"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM1.~{CS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ25"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad83)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE18"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RD2P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad123)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.IO3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.DS"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR65D-PadY30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ10"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE63"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD9N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadW6)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD4N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U11-NC[3]-PadG1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR41D-PadL27)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB105B-PadAJ31)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR50D-PadU26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad131)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A15"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A12"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ18"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U2-BST)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO14"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U7-NC-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ8"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE23"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM0.~{WE}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.~{WE}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG22)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.ODT"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A9"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE31"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U9-NC-PadH6)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ6"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR80D-PadAE29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB121A-PadAJ29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK13)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE13"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad129)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD8N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR68D-PadW32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO7"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+3V3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE59"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U7-NC-Pad5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D5-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad97)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.DM"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR35C{slash}VREF1_2-PadJ26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD31N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.~{RST}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD30N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ13"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.IO2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD29N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR38C-PadK28)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE25"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD11P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM0.~{CAS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/JTAG_TDI"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR44D{slash}PCLKC2_0-PadP26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL53B-PadT5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL68A-PadT1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK10)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD19P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE17"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK19)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM1.~{RAS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD31P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadAG24)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE53"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A8"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE26"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL53A-PadR4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6C-PT80A-PadE19)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG10)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD21N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.IO4"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD12P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE54"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad107)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR32C-PadJ29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR74D-PadAC27)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/JTAG_TCK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL62C-PadU2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.CLK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ14"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/FLASH.CLK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE49"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U3-SW)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/DQ2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD17P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR17D-PadD31)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE33"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A11"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR56C-PadV27)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U3-BST)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/CFG2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE45"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadAE26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RD6P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD12N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE35"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD26N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR44C{slash}PCLKT2_0-PadP27)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RESET_IN"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM1.~{WE}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ9"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadH29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A10"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A7"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A9"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE61"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE65"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD18P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.~{CE}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Clock/CLK_40MHZ"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad91)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD27P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/DQ1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL59D-PadT3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A16"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.DQS-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR26C-PadJ30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR50C{slash}GR_PCLK3_1-PadU27)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U9-NC-PadE3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.~{CS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/DQ6"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE55"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR11C-PadC29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR47D{slash}PCLKC3_0-PadT26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO15"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR32D-PadK29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR71C-PadY28)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U4-BST)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR53D-PadU28)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U9-NC-PadG2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RD5N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/DQ3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD20N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ4"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR77C-PadAC26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL59B-PadP3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO9"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ24"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD0N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD10N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE43"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.CK+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/FLASH.~{CS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE60"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+1V8"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR74C-PadAB26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D1-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL65A-PadR1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ21"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE6"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/DQ4"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad65)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE57"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL53C-PadT4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD16N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/LED1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U17-IN+)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ16"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL68D-PadW1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U2-FB)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD11N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE47"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/JTAG_TDO"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE32"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM0.~{RAS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM0.~{CS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.IO0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE24"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE42"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadH4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE36"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB121B-PadAJ30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U18-IN+)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.CLK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U9-NC-PadH1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A12"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE37"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR29C-PadK32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE11"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A6"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR41C{slash}GR_PCLK2_0-PadL26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U11-NC-PadL7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ26"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.DQS+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.BA1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadW27)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD25N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR77D-PadAD26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR68C-PadV32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE64"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/BA1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/JTAG_TMS"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A4"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD23N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL62D-PadU3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A12"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE39"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ30"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB119B-PadAG32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U1-FB)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/BA0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE51"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE38"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A6"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D2-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG24)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE41"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ28"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power/en_1v1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM0.DQMH"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/CFG1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG19)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadAG31)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR62C-PadU31)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD26P"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J13-Pad99)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6G-PL68B-PadU1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD7N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM1.~{CAS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR71D-PadW28)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.BA0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.CK-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO8"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D3-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG15)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U11-NC-PadL3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR17C-PadD30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/EMMC.IO5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.DQ29"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U14-IN+)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG18)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A17"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE12"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A8"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6F-PB110B-PadAG29)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK18)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 0/SDRAM.A7"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 8/FLASH.IO3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 7/DDR2.CKE"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A10"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR23D-PadH32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadV3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DDR2/A7"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A4"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.A11"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-RESERVED-PadAK25)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6E-PR47C{slash}PCLKT3_0-PadR26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD15N"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.~{WE}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR29D-PadL32)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6D-PR11D-PadC30)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE30"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE44"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/SE15"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U6A-NC-PadG11)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 1/SRAM.IO11"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA Bank 2/RTD17N"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "plot": "gerber/",
      "pos_files": "./",
      "specctra_dsn": "",
      "step": "",
      "svg": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "bom_export_filename": "${PROJECTNAME}.csv",
    "bom_fmt_presets": [],
    "bom_fmt_settings": {
      "field_delimiter": ",",
      "keep_line_breaks": false,
      "keep_tabs": false,
      "name": "CSV",
      "ref_delimiter": ",",
      "ref_range_delimiter": "",
      "string_delimiter": "\""
    },
    "bom_presets": [],
    "bom_settings": {
      "exclude_dnp": false,
      "fields_ordered": [
        {
          "group_by": false,
          "label": "Reference",
          "name": "Reference",
          "show": true
        },
        {
          "group_by": false,
          "label": "Qty",
          "name": "${QUANTITY}",
          "show": true
        },
        {
          "group_by": true,
          "label": "Value",
          "name": "Value",
          "show": true
        },
        {
          "group_by": true,
          "label": "DNP",
          "name": "${DNP}",
          "show": true
        },
        {
          "group_by": true,
          "label": "Exclude from BOM",
          "name": "${EXCLUDE_FROM_BOM}",
          "show": true
        },
        {
          "group_by": true,
          "label": "Exclude from Board",
          "name": "${EXCLUDE_FROM_BOARD}",
          "show": true
        },
        {
          "group_by": true,
          "label": "Footprint",
          "name": "Footprint",
          "show": true
        },
        {
          "group_by": false,
          "label": "Datasheet",
          "name": "Datasheet",
          "show": true
        }
      ],
      "filter_string": "",
      "group_symbols": true,
      "include_excluded_from_bom": true,
      "name": "Default Editing",
      "sort_asc": true,
      "sort_field": "Reference"
    },
    "connection_grid_size": 50.0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "operating_point_overlay_i_precision": 3,
      "operating_point_overlay_i_range": "~A",
      "operating_point_overlay_v_precision": 3,
      "operating_point_overlay_v_range": "~V",
      "overbar_offset_ratio": 1.23,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "space_save_all_events": true,
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_dissipations": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [],
  "text_variables": {
    "Company Name": "ECAP5",
    "Part Number": "N/A",
    "Project Designation": "ECAP5-BSOM",
    "Project Title": "System-On-Module for ECAP5",
    "Revision": "1.0"
  }
}
