
counter.elf:     file format elf32-littlenios2
counter.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000020

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00000be8 memsz 0x00000be8 flags r-x
    LOAD off    0x00001c08 vaddr 0x00000c08 paddr 0x00000cf8 align 2**12
         filesz 0x000000f0 memsz 0x000000f0 flags rw-
    LOAD off    0x00001de8 vaddr 0x00000de8 paddr 0x00000de8 align 2**12
         filesz 0x00000000 memsz 0x00000010 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000000  00000020  00000020  00001cf8  2**0
                  CONTENTS
  2 .text         00000be4  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000004  00000c04  00000c04  00001c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000000f0  00000c08  00000cf8  00001c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000010  00000de8  00000de8  00001de8  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  00000df8  00000df8  00001cf8  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00001cf8  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000288  00000000  00000000  00001d20  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000034fa  00000000  00000000  00001fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000126c  00000000  00000000  000054a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00001505  00000000  00000000  0000670e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000368  00000000  00000000  00007c14  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000f18  00000000  00000000  00007f7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000012b9  00000000  00000000  00008e94  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000030  00000000  00000000  0000a150  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000230  00000000  00000000  0000a180  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0000b46a  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  0000b46d  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0000b472  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0000b473  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0000b474  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0000b478  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0000b47c  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  0000b480  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  0000b489  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  0000b492  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000008  00000000  00000000  0000b49b  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000005e  00000000  00000000  0000b4a3  2**0
                  CONTENTS, READONLY
 29 .jdi          00004f20  00000000  00000000  0000b501  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0003778b  00000000  00000000  00010421  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000020 l    d  .text	00000000 .text
00000c04 l    d  .rodata	00000000 .rodata
00000c08 l    d  .rwdata	00000000 .rwdata
00000de8 l    d  .bss	00000000 .bss
00000df8 l    d  .onchip_memory	00000000 .onchip_memory
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../counter_bsp//obj/HAL/src/crt0.o
00000068 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000150 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00000c08 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000abc g     F .text	0000002c alt_main
00000cf8 g       *ABS*	00000000 __flash_rwdata_start
00000104 g     F .text	0000004c printf
00000cf0 g     O .rwdata	00000004 jtag_uart
00000bc4 g     F .text	00000008 altera_nios2_gen2_irq_init
00000000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00000de8 g     O .bss	00000004 errno
00000df0 g     O .bss	00000004 alt_argv
00008ce8 g       *ABS*	00000000 _gp
000000c8 g     F .text	0000003c _printf_r
00000920 g     F .text	00000064 .hidden __udivsi3
00000bcc g     F .text	00000038 alt_icache_flush
00000ce8 g     O .rwdata	00000004 _global_impure_ptr
00000df8 g       *ABS*	00000000 __bss_end
00000ba0 g     F .text	00000018 alt_dcache_flush_all
00000cf8 g       *ABS*	00000000 __ram_rwdata_end
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
00000ae8 g     F .text	00000060 write
00000c08 g       *ABS*	00000000 __ram_rodata_end
00000984 g     F .text	00000058 .hidden __umodsi3
00000df8 g       *ABS*	00000000 end
00001000 g       *ABS*	00000000 __alt_stack_pointer
00000b6c g     F .text	00000034 altera_avalon_jtag_uart_write
000001bc g     F .text	00000524 ___vfprintf_internal_r
00000020 g     F .text	0000004c _start
00000b68 g     F .text	00000004 alt_sys_init
00000c08 g       *ABS*	00000000 __ram_rwdata_start
00000c04 g       *ABS*	00000000 __ram_rodata_start
00000df8 g       *ABS*	00000000 __alt_stack_base
000006fc g     F .text	000000b8 __sfvwrite_small_dev
00000de8 g       *ABS*	00000000 __bss_start
0000006c g     F .text	0000005c main
00000dec g     O .bss	00000004 alt_envp
00000cf4 g     O .rwdata	00000004 alt_errno
00000828 g     F .text	00000084 .hidden __divsi3
00000c04 g       *ABS*	00000000 __flash_rodata_start
00000b48 g     F .text	00000020 alt_irq_init
000007d0 g     F .text	00000058 _write_r
00000cec g     O .rwdata	00000004 _impure_ptr
00000df4 g     O .bss	00000004 alt_argc
00000020 g       *ABS*	00000000 __ram_exceptions_start
00000cf8 g       *ABS*	00000000 _edata
00000df8 g       *ABS*	00000000 _end
00000020 g       *ABS*	00000000 __ram_exceptions_end
000008ac g     F .text	00000074 .hidden __modsi3
00001000 g       *ABS*	00000000 __alt_data_end
0000001c g       .entry	00000000 _exit
000007b4 g     F .text	0000001c strlen
00000bb8 g     F .text	0000000c alt_icache_flush_all
000006e0 g     F .text	0000001c __vfprintf_internal
000009dc g     F .text	000000e0 alt_load



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <_gp+0xffff731c>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08400814 	ori	at,at,32
    jmp r1
  18:	0800683a 	jmp	at

0000001c <_exit>:
  1c:	00000000 	call	0 <__reset>

Disassembly of section .text:

00000020 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  20:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  24:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  28:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  2c:	00bffd16 	blt	zero,r2,24 <_gp+0xffff733c>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  30:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
  34:	dec40014 	ori	sp,sp,4096
    movhi gp, %hi(_gp)
  38:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
  3c:	d6a33a14 	ori	gp,gp,36072
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  40:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
  44:	10837a14 	ori	r2,r2,3560

    movhi r3, %hi(__bss_end)
  48:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
  4c:	18c37e14 	ori	r3,r3,3576

    beq r2, r3, 1f
  50:	10c00326 	beq	r2,r3,60 <_start+0x40>

0:
    stw zero, (r2)
  54:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  58:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  5c:	10fffd36 	bltu	r2,r3,54 <_gp+0xffff736c>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  60:	00009dc0 	call	9dc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  64:	0000abc0 	call	abc <alt_main>

00000068 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  68:	003fff06 	br	68 <_gp+0xffff7380>

0000006c <main>:
#include <stdio.h>
#include "system.h"
#include "altera_avalon_pio_regs.h"
int main()
{
  6c:	defffb04 	addi	sp,sp,-20
  70:	dcc00315 	stw	r19,12(sp)
  74:	dc800215 	stw	r18,8(sp)
  78:	dc000015 	stw	r16,0(sp)
  7c:	dfc00415 	stw	ra,16(sp)
  80:	dc400115 	stw	r17,4(sp)
	unsigned char count = 0x0;
  84:	0021883a 	mov	r16,zero
	unsigned int delay;

	while(1)
	{
		printf("%i\t", count);
		IOWR_ALTERA_AVALON_PIO_DATA(PIO_DATA_BASE, count);
  88:	04880004 	movi	r18,8192
			delay++;
		}
		delay = 0;


		if(count == 15)
  8c:	04c003c4 	movi	r19,15
	unsigned char count = 0x0;
	unsigned int delay;

	while(1)
	{
		printf("%i\t", count);
  90:	84403fcc 	andi	r17,r16,255
  94:	01000034 	movhi	r4,0
  98:	880b883a 	mov	r5,r17
  9c:	21030104 	addi	r4,r4,3076
  a0:	00001040 	call	104 <printf>
		IOWR_ALTERA_AVALON_PIO_DATA(PIO_DATA_BASE, count);
  a4:	94400035 	stwio	r17,0(r18)
  a8:	00805bb4 	movhi	r2,366
  ac:	108d8004 	addi	r2,r2,13824
  b0:	10bfffc4 	addi	r2,r2,-1
		delay = 0;

		while(delay < 24000000)
  b4:	103ffe1e 	bne	r2,zero,b0 <_gp+0xffff73c8>
			delay++;
		}
		delay = 0;


		if(count == 15)
  b8:	8cc0011e 	bne	r17,r19,c0 <main+0x54>
		{
			count = 0;
  bc:	0021883a 	mov	r16,zero
		}

		count++;
  c0:	84000044 	addi	r16,r16,1
	}
  c4:	003ff206 	br	90 <_gp+0xffff73a8>

000000c8 <_printf_r>:
  c8:	defffd04 	addi	sp,sp,-12
  cc:	dfc00015 	stw	ra,0(sp)
  d0:	d9800115 	stw	r6,4(sp)
  d4:	d9c00215 	stw	r7,8(sp)
  d8:	20c00217 	ldw	r3,8(r4)
  dc:	01800034 	movhi	r6,0
  e0:	3181bf04 	addi	r6,r6,1788
  e4:	19800115 	stw	r6,4(r3)
  e8:	280d883a 	mov	r6,r5
  ec:	21400217 	ldw	r5,8(r4)
  f0:	d9c00104 	addi	r7,sp,4
  f4:	00001bc0 	call	1bc <___vfprintf_internal_r>
  f8:	dfc00017 	ldw	ra,0(sp)
  fc:	dec00304 	addi	sp,sp,12
 100:	f800283a 	ret

00000104 <printf>:
 104:	defffc04 	addi	sp,sp,-16
 108:	dfc00015 	stw	ra,0(sp)
 10c:	d9400115 	stw	r5,4(sp)
 110:	d9800215 	stw	r6,8(sp)
 114:	d9c00315 	stw	r7,12(sp)
 118:	00800034 	movhi	r2,0
 11c:	10833b04 	addi	r2,r2,3308
 120:	10800017 	ldw	r2,0(r2)
 124:	01400034 	movhi	r5,0
 128:	2941bf04 	addi	r5,r5,1788
 12c:	10c00217 	ldw	r3,8(r2)
 130:	d9800104 	addi	r6,sp,4
 134:	19400115 	stw	r5,4(r3)
 138:	200b883a 	mov	r5,r4
 13c:	11000217 	ldw	r4,8(r2)
 140:	00006e00 	call	6e0 <__vfprintf_internal>
 144:	dfc00017 	ldw	ra,0(sp)
 148:	dec00404 	addi	sp,sp,16
 14c:	f800283a 	ret

00000150 <print_repeat>:
 150:	defffb04 	addi	sp,sp,-20
 154:	dc800315 	stw	r18,12(sp)
 158:	dc400215 	stw	r17,8(sp)
 15c:	dc000115 	stw	r16,4(sp)
 160:	dfc00415 	stw	ra,16(sp)
 164:	2025883a 	mov	r18,r4
 168:	2823883a 	mov	r17,r5
 16c:	d9800005 	stb	r6,0(sp)
 170:	3821883a 	mov	r16,r7
 174:	04000a0e 	bge	zero,r16,1a0 <print_repeat+0x50>
 178:	88800117 	ldw	r2,4(r17)
 17c:	01c00044 	movi	r7,1
 180:	d80d883a 	mov	r6,sp
 184:	880b883a 	mov	r5,r17
 188:	9009883a 	mov	r4,r18
 18c:	103ee83a 	callr	r2
 190:	843fffc4 	addi	r16,r16,-1
 194:	103ff726 	beq	r2,zero,174 <_gp+0xffff748c>
 198:	00bfffc4 	movi	r2,-1
 19c:	00000106 	br	1a4 <print_repeat+0x54>
 1a0:	0005883a 	mov	r2,zero
 1a4:	dfc00417 	ldw	ra,16(sp)
 1a8:	dc800317 	ldw	r18,12(sp)
 1ac:	dc400217 	ldw	r17,8(sp)
 1b0:	dc000117 	ldw	r16,4(sp)
 1b4:	dec00504 	addi	sp,sp,20
 1b8:	f800283a 	ret

000001bc <___vfprintf_internal_r>:
 1bc:	deffe504 	addi	sp,sp,-108
 1c0:	d8c00804 	addi	r3,sp,32
 1c4:	df001915 	stw	fp,100(sp)
 1c8:	ddc01815 	stw	r23,96(sp)
 1cc:	dd801715 	stw	r22,92(sp)
 1d0:	dd401615 	stw	r21,88(sp)
 1d4:	dd001515 	stw	r20,84(sp)
 1d8:	dcc01415 	stw	r19,80(sp)
 1dc:	dc801315 	stw	r18,76(sp)
 1e0:	dc401215 	stw	r17,72(sp)
 1e4:	dc001115 	stw	r16,68(sp)
 1e8:	dfc01a15 	stw	ra,104(sp)
 1ec:	2027883a 	mov	r19,r4
 1f0:	2839883a 	mov	fp,r5
 1f4:	382d883a 	mov	r22,r7
 1f8:	d9800f15 	stw	r6,60(sp)
 1fc:	0021883a 	mov	r16,zero
 200:	d8000e15 	stw	zero,56(sp)
 204:	002f883a 	mov	r23,zero
 208:	002b883a 	mov	r21,zero
 20c:	0025883a 	mov	r18,zero
 210:	0023883a 	mov	r17,zero
 214:	d8000c15 	stw	zero,48(sp)
 218:	d8000b15 	stw	zero,44(sp)
 21c:	0029883a 	mov	r20,zero
 220:	d8c00915 	stw	r3,36(sp)
 224:	d8c00f17 	ldw	r3,60(sp)
 228:	19000003 	ldbu	r4,0(r3)
 22c:	20803fcc 	andi	r2,r4,255
 230:	1080201c 	xori	r2,r2,128
 234:	10bfe004 	addi	r2,r2,-128
 238:	10011c26 	beq	r2,zero,6ac <___vfprintf_internal_r+0x4f0>
 23c:	00c00044 	movi	r3,1
 240:	a0c01426 	beq	r20,r3,294 <___vfprintf_internal_r+0xd8>
 244:	1d000216 	blt	r3,r20,250 <___vfprintf_internal_r+0x94>
 248:	a0000626 	beq	r20,zero,264 <___vfprintf_internal_r+0xa8>
 24c:	00011306 	br	69c <___vfprintf_internal_r+0x4e0>
 250:	01400084 	movi	r5,2
 254:	a1401d26 	beq	r20,r5,2cc <___vfprintf_internal_r+0x110>
 258:	014000c4 	movi	r5,3
 25c:	a1402926 	beq	r20,r5,304 <___vfprintf_internal_r+0x148>
 260:	00010e06 	br	69c <___vfprintf_internal_r+0x4e0>
 264:	01400944 	movi	r5,37
 268:	1140fb26 	beq	r2,r5,658 <___vfprintf_internal_r+0x49c>
 26c:	e0800117 	ldw	r2,4(fp)
 270:	d9000005 	stb	r4,0(sp)
 274:	01c00044 	movi	r7,1
 278:	d80d883a 	mov	r6,sp
 27c:	e00b883a 	mov	r5,fp
 280:	9809883a 	mov	r4,r19
 284:	103ee83a 	callr	r2
 288:	1000d61e 	bne	r2,zero,5e4 <___vfprintf_internal_r+0x428>
 28c:	84000044 	addi	r16,r16,1
 290:	00010206 	br	69c <___vfprintf_internal_r+0x4e0>
 294:	01400c04 	movi	r5,48
 298:	1140f826 	beq	r2,r5,67c <___vfprintf_internal_r+0x4c0>
 29c:	01400944 	movi	r5,37
 2a0:	11400a1e 	bne	r2,r5,2cc <___vfprintf_internal_r+0x110>
 2a4:	d8800005 	stb	r2,0(sp)
 2a8:	e0800117 	ldw	r2,4(fp)
 2ac:	a00f883a 	mov	r7,r20
 2b0:	d80d883a 	mov	r6,sp
 2b4:	e00b883a 	mov	r5,fp
 2b8:	9809883a 	mov	r4,r19
 2bc:	103ee83a 	callr	r2
 2c0:	1000c81e 	bne	r2,zero,5e4 <___vfprintf_internal_r+0x428>
 2c4:	84000044 	addi	r16,r16,1
 2c8:	0000f306 	br	698 <___vfprintf_internal_r+0x4dc>
 2cc:	217ff404 	addi	r5,r4,-48
 2d0:	29403fcc 	andi	r5,r5,255
 2d4:	00c00244 	movi	r3,9
 2d8:	19400736 	bltu	r3,r5,2f8 <___vfprintf_internal_r+0x13c>
 2dc:	00bfffc4 	movi	r2,-1
 2e0:	88800226 	beq	r17,r2,2ec <___vfprintf_internal_r+0x130>
 2e4:	8c4002a4 	muli	r17,r17,10
 2e8:	00000106 	br	2f0 <___vfprintf_internal_r+0x134>
 2ec:	0023883a 	mov	r17,zero
 2f0:	2c63883a 	add	r17,r5,r17
 2f4:	0000e206 	br	680 <___vfprintf_internal_r+0x4c4>
 2f8:	01400b84 	movi	r5,46
 2fc:	1140e426 	beq	r2,r5,690 <___vfprintf_internal_r+0x4d4>
 300:	05000084 	movi	r20,2
 304:	213ff404 	addi	r4,r4,-48
 308:	21003fcc 	andi	r4,r4,255
 30c:	00c00244 	movi	r3,9
 310:	19000736 	bltu	r3,r4,330 <___vfprintf_internal_r+0x174>
 314:	00bfffc4 	movi	r2,-1
 318:	90800226 	beq	r18,r2,324 <___vfprintf_internal_r+0x168>
 31c:	948002a4 	muli	r18,r18,10
 320:	00000106 	br	328 <___vfprintf_internal_r+0x16c>
 324:	0025883a 	mov	r18,zero
 328:	24a5883a 	add	r18,r4,r18
 32c:	0000db06 	br	69c <___vfprintf_internal_r+0x4e0>
 330:	00c01b04 	movi	r3,108
 334:	10c0d426 	beq	r2,r3,688 <___vfprintf_internal_r+0x4cc>
 338:	013fffc4 	movi	r4,-1
 33c:	91000226 	beq	r18,r4,348 <___vfprintf_internal_r+0x18c>
 340:	d8000b15 	stw	zero,44(sp)
 344:	00000106 	br	34c <___vfprintf_internal_r+0x190>
 348:	04800044 	movi	r18,1
 34c:	01001a44 	movi	r4,105
 350:	11001626 	beq	r2,r4,3ac <___vfprintf_internal_r+0x1f0>
 354:	20800916 	blt	r4,r2,37c <___vfprintf_internal_r+0x1c0>
 358:	010018c4 	movi	r4,99
 35c:	11008a26 	beq	r2,r4,588 <___vfprintf_internal_r+0x3cc>
 360:	01001904 	movi	r4,100
 364:	11001126 	beq	r2,r4,3ac <___vfprintf_internal_r+0x1f0>
 368:	01001604 	movi	r4,88
 36c:	1100ca1e 	bne	r2,r4,698 <___vfprintf_internal_r+0x4dc>
 370:	00c00044 	movi	r3,1
 374:	d8c00e15 	stw	r3,56(sp)
 378:	00001406 	br	3cc <___vfprintf_internal_r+0x210>
 37c:	01001cc4 	movi	r4,115
 380:	11009a26 	beq	r2,r4,5ec <___vfprintf_internal_r+0x430>
 384:	20800416 	blt	r4,r2,398 <___vfprintf_internal_r+0x1dc>
 388:	01001bc4 	movi	r4,111
 38c:	1100c21e 	bne	r2,r4,698 <___vfprintf_internal_r+0x4dc>
 390:	05400204 	movi	r21,8
 394:	00000e06 	br	3d0 <___vfprintf_internal_r+0x214>
 398:	01001d44 	movi	r4,117
 39c:	11000c26 	beq	r2,r4,3d0 <___vfprintf_internal_r+0x214>
 3a0:	01001e04 	movi	r4,120
 3a4:	11000926 	beq	r2,r4,3cc <___vfprintf_internal_r+0x210>
 3a8:	0000bb06 	br	698 <___vfprintf_internal_r+0x4dc>
 3ac:	b5000104 	addi	r20,r22,4
 3b0:	b8000726 	beq	r23,zero,3d0 <___vfprintf_internal_r+0x214>
 3b4:	dd000d15 	stw	r20,52(sp)
 3b8:	b5800017 	ldw	r22,0(r22)
 3bc:	b000080e 	bge	r22,zero,3e0 <___vfprintf_internal_r+0x224>
 3c0:	05adc83a 	sub	r22,zero,r22
 3c4:	02800044 	movi	r10,1
 3c8:	00000606 	br	3e4 <___vfprintf_internal_r+0x228>
 3cc:	05400404 	movi	r21,16
 3d0:	b0c00104 	addi	r3,r22,4
 3d4:	d8c00d15 	stw	r3,52(sp)
 3d8:	b5800017 	ldw	r22,0(r22)
 3dc:	002f883a 	mov	r23,zero
 3e0:	0015883a 	mov	r10,zero
 3e4:	d829883a 	mov	r20,sp
 3e8:	b0001426 	beq	r22,zero,43c <___vfprintf_internal_r+0x280>
 3ec:	b009883a 	mov	r4,r22
 3f0:	a80b883a 	mov	r5,r21
 3f4:	da801015 	stw	r10,64(sp)
 3f8:	00009200 	call	920 <__udivsi3>
 3fc:	1549383a 	mul	r4,r2,r21
 400:	00c00244 	movi	r3,9
 404:	da801017 	ldw	r10,64(sp)
 408:	b12dc83a 	sub	r22,r22,r4
 40c:	1d800216 	blt	r3,r22,418 <___vfprintf_internal_r+0x25c>
 410:	b5800c04 	addi	r22,r22,48
 414:	00000506 	br	42c <___vfprintf_internal_r+0x270>
 418:	d8c00e17 	ldw	r3,56(sp)
 41c:	18000226 	beq	r3,zero,428 <___vfprintf_internal_r+0x26c>
 420:	b5800dc4 	addi	r22,r22,55
 424:	00000106 	br	42c <___vfprintf_internal_r+0x270>
 428:	b58015c4 	addi	r22,r22,87
 42c:	a5800005 	stb	r22,0(r20)
 430:	a5000044 	addi	r20,r20,1
 434:	102d883a 	mov	r22,r2
 438:	003feb06 	br	3e8 <_gp+0xffff7700>
 43c:	a6c7c83a 	sub	r3,r20,sp
 440:	d8c00a15 	stw	r3,40(sp)
 444:	90c5c83a 	sub	r2,r18,r3
 448:	00800a0e 	bge	zero,r2,474 <___vfprintf_internal_r+0x2b8>
 44c:	a085883a 	add	r2,r20,r2
 450:	01400c04 	movi	r5,48
 454:	d8c00917 	ldw	r3,36(sp)
 458:	a009883a 	mov	r4,r20
 45c:	a0c0032e 	bgeu	r20,r3,46c <___vfprintf_internal_r+0x2b0>
 460:	a5000044 	addi	r20,r20,1
 464:	21400005 	stb	r5,0(r4)
 468:	a0bffa1e 	bne	r20,r2,454 <_gp+0xffff776c>
 46c:	a6c7c83a 	sub	r3,r20,sp
 470:	d8c00a15 	stw	r3,40(sp)
 474:	d8c00a17 	ldw	r3,40(sp)
 478:	50d3883a 	add	r9,r10,r3
 47c:	d8c00b17 	ldw	r3,44(sp)
 480:	8a6dc83a 	sub	r22,r17,r9
 484:	18001726 	beq	r3,zero,4e4 <___vfprintf_internal_r+0x328>
 488:	50000a26 	beq	r10,zero,4b4 <___vfprintf_internal_r+0x2f8>
 48c:	00800b44 	movi	r2,45
 490:	d8800805 	stb	r2,32(sp)
 494:	e0800117 	ldw	r2,4(fp)
 498:	01c00044 	movi	r7,1
 49c:	d9800804 	addi	r6,sp,32
 4a0:	e00b883a 	mov	r5,fp
 4a4:	9809883a 	mov	r4,r19
 4a8:	103ee83a 	callr	r2
 4ac:	10004d1e 	bne	r2,zero,5e4 <___vfprintf_internal_r+0x428>
 4b0:	84000044 	addi	r16,r16,1
 4b4:	0580070e 	bge	zero,r22,4d4 <___vfprintf_internal_r+0x318>
 4b8:	b00f883a 	mov	r7,r22
 4bc:	01800c04 	movi	r6,48
 4c0:	e00b883a 	mov	r5,fp
 4c4:	9809883a 	mov	r4,r19
 4c8:	00001500 	call	150 <print_repeat>
 4cc:	1000451e 	bne	r2,zero,5e4 <___vfprintf_internal_r+0x428>
 4d0:	85a1883a 	add	r16,r16,r22
 4d4:	d8c00a17 	ldw	r3,40(sp)
 4d8:	a013883a 	mov	r9,r20
 4dc:	1d2dc83a 	sub	r22,r3,r20
 4e0:	00002206 	br	56c <___vfprintf_internal_r+0x3b0>
 4e4:	0580090e 	bge	zero,r22,50c <___vfprintf_internal_r+0x350>
 4e8:	b00f883a 	mov	r7,r22
 4ec:	01800804 	movi	r6,32
 4f0:	e00b883a 	mov	r5,fp
 4f4:	9809883a 	mov	r4,r19
 4f8:	da801015 	stw	r10,64(sp)
 4fc:	00001500 	call	150 <print_repeat>
 500:	da801017 	ldw	r10,64(sp)
 504:	1000371e 	bne	r2,zero,5e4 <___vfprintf_internal_r+0x428>
 508:	85a1883a 	add	r16,r16,r22
 50c:	503ff126 	beq	r10,zero,4d4 <_gp+0xffff77ec>
 510:	00800b44 	movi	r2,45
 514:	d8800805 	stb	r2,32(sp)
 518:	e0800117 	ldw	r2,4(fp)
 51c:	01c00044 	movi	r7,1
 520:	d9800804 	addi	r6,sp,32
 524:	e00b883a 	mov	r5,fp
 528:	9809883a 	mov	r4,r19
 52c:	103ee83a 	callr	r2
 530:	10002c1e 	bne	r2,zero,5e4 <___vfprintf_internal_r+0x428>
 534:	84000044 	addi	r16,r16,1
 538:	003fe606 	br	4d4 <_gp+0xffff77ec>
 53c:	4a7fffc4 	addi	r9,r9,-1
 540:	48800003 	ldbu	r2,0(r9)
 544:	01c00044 	movi	r7,1
 548:	d9800804 	addi	r6,sp,32
 54c:	d8800805 	stb	r2,32(sp)
 550:	e0800117 	ldw	r2,4(fp)
 554:	e00b883a 	mov	r5,fp
 558:	da401015 	stw	r9,64(sp)
 55c:	9809883a 	mov	r4,r19
 560:	103ee83a 	callr	r2
 564:	da401017 	ldw	r9,64(sp)
 568:	10001e1e 	bne	r2,zero,5e4 <___vfprintf_internal_r+0x428>
 56c:	8245c83a 	sub	r2,r16,r9
 570:	4d89883a 	add	r4,r9,r22
 574:	a085883a 	add	r2,r20,r2
 578:	013ff016 	blt	zero,r4,53c <_gp+0xffff7854>
 57c:	1021883a 	mov	r16,r2
 580:	dd800d17 	ldw	r22,52(sp)
 584:	00004406 	br	698 <___vfprintf_internal_r+0x4dc>
 588:	00800044 	movi	r2,1
 58c:	1440080e 	bge	r2,r17,5b0 <___vfprintf_internal_r+0x3f4>
 590:	8d3fffc4 	addi	r20,r17,-1
 594:	a00f883a 	mov	r7,r20
 598:	01800804 	movi	r6,32
 59c:	e00b883a 	mov	r5,fp
 5a0:	9809883a 	mov	r4,r19
 5a4:	00001500 	call	150 <print_repeat>
 5a8:	10000e1e 	bne	r2,zero,5e4 <___vfprintf_internal_r+0x428>
 5ac:	8521883a 	add	r16,r16,r20
 5b0:	b0800017 	ldw	r2,0(r22)
 5b4:	01c00044 	movi	r7,1
 5b8:	d80d883a 	mov	r6,sp
 5bc:	d8800005 	stb	r2,0(sp)
 5c0:	e0800117 	ldw	r2,4(fp)
 5c4:	e00b883a 	mov	r5,fp
 5c8:	9809883a 	mov	r4,r19
 5cc:	b5000104 	addi	r20,r22,4
 5d0:	103ee83a 	callr	r2
 5d4:	1000031e 	bne	r2,zero,5e4 <___vfprintf_internal_r+0x428>
 5d8:	84000044 	addi	r16,r16,1
 5dc:	a02d883a 	mov	r22,r20
 5e0:	00002d06 	br	698 <___vfprintf_internal_r+0x4dc>
 5e4:	00bfffc4 	movi	r2,-1
 5e8:	00003106 	br	6b0 <___vfprintf_internal_r+0x4f4>
 5ec:	b5000017 	ldw	r20,0(r22)
 5f0:	b0c00104 	addi	r3,r22,4
 5f4:	d8c00a15 	stw	r3,40(sp)
 5f8:	a009883a 	mov	r4,r20
 5fc:	00007b40 	call	7b4 <strlen>
 600:	8893c83a 	sub	r9,r17,r2
 604:	102d883a 	mov	r22,r2
 608:	0240090e 	bge	zero,r9,630 <___vfprintf_internal_r+0x474>
 60c:	480f883a 	mov	r7,r9
 610:	01800804 	movi	r6,32
 614:	e00b883a 	mov	r5,fp
 618:	9809883a 	mov	r4,r19
 61c:	da401015 	stw	r9,64(sp)
 620:	00001500 	call	150 <print_repeat>
 624:	da401017 	ldw	r9,64(sp)
 628:	103fee1e 	bne	r2,zero,5e4 <_gp+0xffff78fc>
 62c:	8261883a 	add	r16,r16,r9
 630:	e0800117 	ldw	r2,4(fp)
 634:	b00f883a 	mov	r7,r22
 638:	a00d883a 	mov	r6,r20
 63c:	e00b883a 	mov	r5,fp
 640:	9809883a 	mov	r4,r19
 644:	103ee83a 	callr	r2
 648:	103fe61e 	bne	r2,zero,5e4 <_gp+0xffff78fc>
 64c:	85a1883a 	add	r16,r16,r22
 650:	dd800a17 	ldw	r22,40(sp)
 654:	00001006 	br	698 <___vfprintf_internal_r+0x4dc>
 658:	05c00044 	movi	r23,1
 65c:	04bfffc4 	movi	r18,-1
 660:	d8000e15 	stw	zero,56(sp)
 664:	05400284 	movi	r21,10
 668:	9023883a 	mov	r17,r18
 66c:	d8000c15 	stw	zero,48(sp)
 670:	d8000b15 	stw	zero,44(sp)
 674:	b829883a 	mov	r20,r23
 678:	00000806 	br	69c <___vfprintf_internal_r+0x4e0>
 67c:	dd000b15 	stw	r20,44(sp)
 680:	05000084 	movi	r20,2
 684:	00000506 	br	69c <___vfprintf_internal_r+0x4e0>
 688:	00c00044 	movi	r3,1
 68c:	d8c00c15 	stw	r3,48(sp)
 690:	050000c4 	movi	r20,3
 694:	00000106 	br	69c <___vfprintf_internal_r+0x4e0>
 698:	0029883a 	mov	r20,zero
 69c:	d8c00f17 	ldw	r3,60(sp)
 6a0:	18c00044 	addi	r3,r3,1
 6a4:	d8c00f15 	stw	r3,60(sp)
 6a8:	003ede06 	br	224 <_gp+0xffff753c>
 6ac:	8005883a 	mov	r2,r16
 6b0:	dfc01a17 	ldw	ra,104(sp)
 6b4:	df001917 	ldw	fp,100(sp)
 6b8:	ddc01817 	ldw	r23,96(sp)
 6bc:	dd801717 	ldw	r22,92(sp)
 6c0:	dd401617 	ldw	r21,88(sp)
 6c4:	dd001517 	ldw	r20,84(sp)
 6c8:	dcc01417 	ldw	r19,80(sp)
 6cc:	dc801317 	ldw	r18,76(sp)
 6d0:	dc401217 	ldw	r17,72(sp)
 6d4:	dc001117 	ldw	r16,68(sp)
 6d8:	dec01b04 	addi	sp,sp,108
 6dc:	f800283a 	ret

000006e0 <__vfprintf_internal>:
 6e0:	00800034 	movhi	r2,0
 6e4:	10833b04 	addi	r2,r2,3308
 6e8:	300f883a 	mov	r7,r6
 6ec:	280d883a 	mov	r6,r5
 6f0:	200b883a 	mov	r5,r4
 6f4:	11000017 	ldw	r4,0(r2)
 6f8:	00001bc1 	jmpi	1bc <___vfprintf_internal_r>

000006fc <__sfvwrite_small_dev>:
 6fc:	2880000b 	ldhu	r2,0(r5)
 700:	1080020c 	andi	r2,r2,8
 704:	10002126 	beq	r2,zero,78c <__sfvwrite_small_dev+0x90>
 708:	2880008f 	ldh	r2,2(r5)
 70c:	defffa04 	addi	sp,sp,-24
 710:	dc000015 	stw	r16,0(sp)
 714:	dfc00515 	stw	ra,20(sp)
 718:	dd000415 	stw	r20,16(sp)
 71c:	dcc00315 	stw	r19,12(sp)
 720:	dc800215 	stw	r18,8(sp)
 724:	dc400115 	stw	r17,4(sp)
 728:	2821883a 	mov	r16,r5
 72c:	10001216 	blt	r2,zero,778 <__sfvwrite_small_dev+0x7c>
 730:	2027883a 	mov	r19,r4
 734:	3025883a 	mov	r18,r6
 738:	3823883a 	mov	r17,r7
 73c:	05010004 	movi	r20,1024
 740:	04400b0e 	bge	zero,r17,770 <__sfvwrite_small_dev+0x74>
 744:	880f883a 	mov	r7,r17
 748:	a440010e 	bge	r20,r17,750 <__sfvwrite_small_dev+0x54>
 74c:	01c10004 	movi	r7,1024
 750:	8140008f 	ldh	r5,2(r16)
 754:	900d883a 	mov	r6,r18
 758:	9809883a 	mov	r4,r19
 75c:	00007d00 	call	7d0 <_write_r>
 760:	0080050e 	bge	zero,r2,778 <__sfvwrite_small_dev+0x7c>
 764:	88a3c83a 	sub	r17,r17,r2
 768:	90a5883a 	add	r18,r18,r2
 76c:	003ff406 	br	740 <_gp+0xffff7a58>
 770:	0005883a 	mov	r2,zero
 774:	00000706 	br	794 <__sfvwrite_small_dev+0x98>
 778:	8080000b 	ldhu	r2,0(r16)
 77c:	10801014 	ori	r2,r2,64
 780:	8080000d 	sth	r2,0(r16)
 784:	00bfffc4 	movi	r2,-1
 788:	00000206 	br	794 <__sfvwrite_small_dev+0x98>
 78c:	00bfffc4 	movi	r2,-1
 790:	f800283a 	ret
 794:	dfc00517 	ldw	ra,20(sp)
 798:	dd000417 	ldw	r20,16(sp)
 79c:	dcc00317 	ldw	r19,12(sp)
 7a0:	dc800217 	ldw	r18,8(sp)
 7a4:	dc400117 	ldw	r17,4(sp)
 7a8:	dc000017 	ldw	r16,0(sp)
 7ac:	dec00604 	addi	sp,sp,24
 7b0:	f800283a 	ret

000007b4 <strlen>:
 7b4:	2005883a 	mov	r2,r4
 7b8:	10c00007 	ldb	r3,0(r2)
 7bc:	18000226 	beq	r3,zero,7c8 <strlen+0x14>
 7c0:	10800044 	addi	r2,r2,1
 7c4:	003ffc06 	br	7b8 <_gp+0xffff7ad0>
 7c8:	1105c83a 	sub	r2,r2,r4
 7cc:	f800283a 	ret

000007d0 <_write_r>:
 7d0:	defffd04 	addi	sp,sp,-12
 7d4:	dc000015 	stw	r16,0(sp)
 7d8:	04000034 	movhi	r16,0
 7dc:	dc400115 	stw	r17,4(sp)
 7e0:	84037a04 	addi	r16,r16,3560
 7e4:	2023883a 	mov	r17,r4
 7e8:	2809883a 	mov	r4,r5
 7ec:	300b883a 	mov	r5,r6
 7f0:	380d883a 	mov	r6,r7
 7f4:	dfc00215 	stw	ra,8(sp)
 7f8:	80000015 	stw	zero,0(r16)
 7fc:	0000ae80 	call	ae8 <write>
 800:	00ffffc4 	movi	r3,-1
 804:	10c0031e 	bne	r2,r3,814 <_write_r+0x44>
 808:	80c00017 	ldw	r3,0(r16)
 80c:	18000126 	beq	r3,zero,814 <_write_r+0x44>
 810:	88c00015 	stw	r3,0(r17)
 814:	dfc00217 	ldw	ra,8(sp)
 818:	dc400117 	ldw	r17,4(sp)
 81c:	dc000017 	ldw	r16,0(sp)
 820:	dec00304 	addi	sp,sp,12
 824:	f800283a 	ret

00000828 <__divsi3>:
 828:	20001b16 	blt	r4,zero,898 <__divsi3+0x70>
 82c:	000f883a 	mov	r7,zero
 830:	28001616 	blt	r5,zero,88c <__divsi3+0x64>
 834:	200d883a 	mov	r6,r4
 838:	29001a2e 	bgeu	r5,r4,8a4 <__divsi3+0x7c>
 83c:	00800804 	movi	r2,32
 840:	00c00044 	movi	r3,1
 844:	00000106 	br	84c <__divsi3+0x24>
 848:	10000d26 	beq	r2,zero,880 <__divsi3+0x58>
 84c:	294b883a 	add	r5,r5,r5
 850:	10bfffc4 	addi	r2,r2,-1
 854:	18c7883a 	add	r3,r3,r3
 858:	293ffb36 	bltu	r5,r4,848 <_gp+0xffff7b60>
 85c:	0005883a 	mov	r2,zero
 860:	18000726 	beq	r3,zero,880 <__divsi3+0x58>
 864:	0005883a 	mov	r2,zero
 868:	31400236 	bltu	r6,r5,874 <__divsi3+0x4c>
 86c:	314dc83a 	sub	r6,r6,r5
 870:	10c4b03a 	or	r2,r2,r3
 874:	1806d07a 	srli	r3,r3,1
 878:	280ad07a 	srli	r5,r5,1
 87c:	183ffa1e 	bne	r3,zero,868 <_gp+0xffff7b80>
 880:	38000126 	beq	r7,zero,888 <__divsi3+0x60>
 884:	0085c83a 	sub	r2,zero,r2
 888:	f800283a 	ret
 88c:	014bc83a 	sub	r5,zero,r5
 890:	39c0005c 	xori	r7,r7,1
 894:	003fe706 	br	834 <_gp+0xffff7b4c>
 898:	0109c83a 	sub	r4,zero,r4
 89c:	01c00044 	movi	r7,1
 8a0:	003fe306 	br	830 <_gp+0xffff7b48>
 8a4:	00c00044 	movi	r3,1
 8a8:	003fee06 	br	864 <_gp+0xffff7b7c>

000008ac <__modsi3>:
 8ac:	20001716 	blt	r4,zero,90c <__modsi3+0x60>
 8b0:	000f883a 	mov	r7,zero
 8b4:	2005883a 	mov	r2,r4
 8b8:	28001216 	blt	r5,zero,904 <__modsi3+0x58>
 8bc:	2900162e 	bgeu	r5,r4,918 <__modsi3+0x6c>
 8c0:	01800804 	movi	r6,32
 8c4:	00c00044 	movi	r3,1
 8c8:	00000106 	br	8d0 <__modsi3+0x24>
 8cc:	30000a26 	beq	r6,zero,8f8 <__modsi3+0x4c>
 8d0:	294b883a 	add	r5,r5,r5
 8d4:	31bfffc4 	addi	r6,r6,-1
 8d8:	18c7883a 	add	r3,r3,r3
 8dc:	293ffb36 	bltu	r5,r4,8cc <_gp+0xffff7be4>
 8e0:	18000526 	beq	r3,zero,8f8 <__modsi3+0x4c>
 8e4:	1806d07a 	srli	r3,r3,1
 8e8:	11400136 	bltu	r2,r5,8f0 <__modsi3+0x44>
 8ec:	1145c83a 	sub	r2,r2,r5
 8f0:	280ad07a 	srli	r5,r5,1
 8f4:	183ffb1e 	bne	r3,zero,8e4 <_gp+0xffff7bfc>
 8f8:	38000126 	beq	r7,zero,900 <__modsi3+0x54>
 8fc:	0085c83a 	sub	r2,zero,r2
 900:	f800283a 	ret
 904:	014bc83a 	sub	r5,zero,r5
 908:	003fec06 	br	8bc <_gp+0xffff7bd4>
 90c:	0109c83a 	sub	r4,zero,r4
 910:	01c00044 	movi	r7,1
 914:	003fe706 	br	8b4 <_gp+0xffff7bcc>
 918:	00c00044 	movi	r3,1
 91c:	003ff106 	br	8e4 <_gp+0xffff7bfc>

00000920 <__udivsi3>:
 920:	200d883a 	mov	r6,r4
 924:	2900152e 	bgeu	r5,r4,97c <__udivsi3+0x5c>
 928:	28001416 	blt	r5,zero,97c <__udivsi3+0x5c>
 92c:	00800804 	movi	r2,32
 930:	00c00044 	movi	r3,1
 934:	00000206 	br	940 <__udivsi3+0x20>
 938:	10000e26 	beq	r2,zero,974 <__udivsi3+0x54>
 93c:	28000516 	blt	r5,zero,954 <__udivsi3+0x34>
 940:	294b883a 	add	r5,r5,r5
 944:	10bfffc4 	addi	r2,r2,-1
 948:	18c7883a 	add	r3,r3,r3
 94c:	293ffa36 	bltu	r5,r4,938 <_gp+0xffff7c50>
 950:	18000826 	beq	r3,zero,974 <__udivsi3+0x54>
 954:	0005883a 	mov	r2,zero
 958:	31400236 	bltu	r6,r5,964 <__udivsi3+0x44>
 95c:	314dc83a 	sub	r6,r6,r5
 960:	10c4b03a 	or	r2,r2,r3
 964:	1806d07a 	srli	r3,r3,1
 968:	280ad07a 	srli	r5,r5,1
 96c:	183ffa1e 	bne	r3,zero,958 <_gp+0xffff7c70>
 970:	f800283a 	ret
 974:	0005883a 	mov	r2,zero
 978:	f800283a 	ret
 97c:	00c00044 	movi	r3,1
 980:	003ff406 	br	954 <_gp+0xffff7c6c>

00000984 <__umodsi3>:
 984:	2005883a 	mov	r2,r4
 988:	2900122e 	bgeu	r5,r4,9d4 <__umodsi3+0x50>
 98c:	28001116 	blt	r5,zero,9d4 <__umodsi3+0x50>
 990:	01800804 	movi	r6,32
 994:	00c00044 	movi	r3,1
 998:	00000206 	br	9a4 <__umodsi3+0x20>
 99c:	30000c26 	beq	r6,zero,9d0 <__umodsi3+0x4c>
 9a0:	28000516 	blt	r5,zero,9b8 <__umodsi3+0x34>
 9a4:	294b883a 	add	r5,r5,r5
 9a8:	31bfffc4 	addi	r6,r6,-1
 9ac:	18c7883a 	add	r3,r3,r3
 9b0:	293ffa36 	bltu	r5,r4,99c <_gp+0xffff7cb4>
 9b4:	18000626 	beq	r3,zero,9d0 <__umodsi3+0x4c>
 9b8:	1806d07a 	srli	r3,r3,1
 9bc:	11400136 	bltu	r2,r5,9c4 <__umodsi3+0x40>
 9c0:	1145c83a 	sub	r2,r2,r5
 9c4:	280ad07a 	srli	r5,r5,1
 9c8:	183ffb1e 	bne	r3,zero,9b8 <_gp+0xffff7cd0>
 9cc:	f800283a 	ret
 9d0:	f800283a 	ret
 9d4:	00c00044 	movi	r3,1
 9d8:	003ff706 	br	9b8 <_gp+0xffff7cd0>

000009dc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 9dc:	deffff04 	addi	sp,sp,-4
 9e0:	01000034 	movhi	r4,0
 9e4:	01400034 	movhi	r5,0
 9e8:	dfc00015 	stw	ra,0(sp)
 9ec:	21030204 	addi	r4,r4,3080
 9f0:	29433e04 	addi	r5,r5,3320

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 9f4:	2140061e 	bne	r4,r5,a10 <alt_load+0x34>
 9f8:	01000034 	movhi	r4,0
 9fc:	01400034 	movhi	r5,0
 a00:	21000804 	addi	r4,r4,32
 a04:	29400804 	addi	r5,r5,32
 a08:	2140121e 	bne	r4,r5,a54 <alt_load+0x78>
 a0c:	00000b06 	br	a3c <alt_load+0x60>
 a10:	00c00034 	movhi	r3,0
 a14:	18c33e04 	addi	r3,r3,3320
 a18:	1907c83a 	sub	r3,r3,r4
 a1c:	0005883a 	mov	r2,zero
  {
    while( to != end )
 a20:	10fff526 	beq	r2,r3,9f8 <_gp+0xffff7d10>
    {
      *to++ = *from++;
 a24:	114f883a 	add	r7,r2,r5
 a28:	39c00017 	ldw	r7,0(r7)
 a2c:	110d883a 	add	r6,r2,r4
 a30:	10800104 	addi	r2,r2,4
 a34:	31c00015 	stw	r7,0(r6)
 a38:	003ff906 	br	a20 <_gp+0xffff7d38>
 a3c:	01000034 	movhi	r4,0
 a40:	01400034 	movhi	r5,0
 a44:	21030104 	addi	r4,r4,3076
 a48:	29430104 	addi	r5,r5,3076

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 a4c:	2140101e 	bne	r4,r5,a90 <alt_load+0xb4>
 a50:	00000b06 	br	a80 <alt_load+0xa4>
 a54:	00c00034 	movhi	r3,0
 a58:	18c00804 	addi	r3,r3,32
 a5c:	1907c83a 	sub	r3,r3,r4
 a60:	0005883a 	mov	r2,zero
  {
    while( to != end )
 a64:	10fff526 	beq	r2,r3,a3c <_gp+0xffff7d54>
    {
      *to++ = *from++;
 a68:	114f883a 	add	r7,r2,r5
 a6c:	39c00017 	ldw	r7,0(r7)
 a70:	110d883a 	add	r6,r2,r4
 a74:	10800104 	addi	r2,r2,4
 a78:	31c00015 	stw	r7,0(r6)
 a7c:	003ff906 	br	a64 <_gp+0xffff7d7c>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 a80:	0000ba00 	call	ba0 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
 a84:	dfc00017 	ldw	ra,0(sp)
 a88:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
 a8c:	0000bb81 	jmpi	bb8 <alt_icache_flush_all>
 a90:	00c00034 	movhi	r3,0
 a94:	18c30204 	addi	r3,r3,3080
 a98:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
 a9c:	0005883a 	mov	r2,zero
  {
    while( to != end )
 aa0:	18bff726 	beq	r3,r2,a80 <_gp+0xffff7d98>
    {
      *to++ = *from++;
 aa4:	114f883a 	add	r7,r2,r5
 aa8:	39c00017 	ldw	r7,0(r7)
 aac:	110d883a 	add	r6,r2,r4
 ab0:	10800104 	addi	r2,r2,4
 ab4:	31c00015 	stw	r7,0(r6)
 ab8:	003ff906 	br	aa0 <_gp+0xffff7db8>

00000abc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 abc:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 ac0:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 ac4:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 ac8:	0000b480 	call	b48 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 acc:	0000b680 	call	b68 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
 ad0:	d1a04117 	ldw	r6,-32508(gp)
 ad4:	d1604217 	ldw	r5,-32504(gp)
 ad8:	d1204317 	ldw	r4,-32500(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
 adc:	dfc00017 	ldw	ra,0(sp)
 ae0:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
 ae4:	000006c1 	jmpi	6c <main>

00000ae8 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
 ae8:	00800044 	movi	r2,1
 aec:	20800226 	beq	r4,r2,af8 <write+0x10>
 af0:	00800084 	movi	r2,2
 af4:	2080041e 	bne	r4,r2,b08 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
 af8:	01000034 	movhi	r4,0
 afc:	000f883a 	mov	r7,zero
 b00:	21033c04 	addi	r4,r4,3312
 b04:	0000b6c1 	jmpi	b6c <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
 b08:	d0a00317 	ldw	r2,-32756(gp)
 b0c:	10000926 	beq	r2,zero,b34 <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 b10:	deffff04 	addi	sp,sp,-4
 b14:	dfc00015 	stw	ra,0(sp)
 b18:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
 b1c:	00c01444 	movi	r3,81
 b20:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
 b24:	00bfffc4 	movi	r2,-1
 b28:	dfc00017 	ldw	ra,0(sp)
 b2c:	dec00104 	addi	sp,sp,4
 b30:	f800283a 	ret
 b34:	d0a04004 	addi	r2,gp,-32512
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
 b38:	00c01444 	movi	r3,81
 b3c:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
 b40:	00bfffc4 	movi	r2,-1
 b44:	f800283a 	ret

00000b48 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 b48:	deffff04 	addi	sp,sp,-4
 b4c:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2, nios2);
 b50:	0000bc40 	call	bc4 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 b54:	00800044 	movi	r2,1
 b58:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 b5c:	dfc00017 	ldw	ra,0(sp)
 b60:	dec00104 	addi	sp,sp,4
 b64:	f800283a 	ret

00000b68 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 b68:	f800283a 	ret

00000b6c <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
 b6c:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 b70:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
 b74:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
 b78:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
 b7c:	2980072e 	bgeu	r5,r6,b9c <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
 b80:	38c00037 	ldwio	r3,0(r7)
 b84:	18ffffec 	andhi	r3,r3,65535
 b88:	183ffc26 	beq	r3,zero,b7c <_gp+0xffff7e94>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
 b8c:	28c00007 	ldb	r3,0(r5)
 b90:	20c00035 	stwio	r3,0(r4)
 b94:	29400044 	addi	r5,r5,1
 b98:	003ff806 	br	b7c <_gp+0xffff7e94>

  return count;
}
 b9c:	f800283a 	ret

00000ba0 <alt_dcache_flush_all>:
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 ba0:	0005883a 	mov	r2,zero
 ba4:	00c20004 	movi	r3,2048
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 ba8:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 bac:	10800804 	addi	r2,r2,32
 bb0:	10fffd1e 	bne	r2,r3,ba8 <_gp+0xffff7ec0>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 bb4:	f800283a 	ret

00000bb8 <alt_icache_flush_all>:
 */

void alt_icache_flush_all (void)
{
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 bb8:	01440004 	movi	r5,4096
 bbc:	0009883a 	mov	r4,zero
 bc0:	0000bcc1 	jmpi	bcc <alt_icache_flush>

00000bc4 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
 bc4:	000170fa 	wrctl	ienable,zero
 bc8:	f800283a 	ret

00000bcc <alt_icache_flush>:
  if (len > NIOS2_ICACHE_SIZE)
  {
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;
 bcc:	00840004 	movi	r2,4096
 bd0:	1140012e 	bgeu	r2,r5,bd8 <alt_icache_flush+0xc>
 bd4:	100b883a 	mov	r5,r2
 bd8:	214b883a 	add	r5,r4,r5

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 bdc:	2005883a 	mov	r2,r4
 be0:	1140032e 	bgeu	r2,r5,bf0 <alt_icache_flush+0x24>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 be4:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 be8:	10800804 	addi	r2,r2,32
 bec:	003ffc06 	br	be0 <_gp+0xffff7ef8>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 bf0:	210007cc 	andi	r4,r4,31
 bf4:	20000126 	beq	r4,zero,bfc <alt_icache_flush+0x30>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 bf8:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 bfc:	0000203a 	flushp
 c00:	f800283a 	ret
