(module "SiC462EDT1GE3" (layer F.Cu)
  (descr "SiC462ED-T1-GE3-2")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at -0.500 -0.62) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text user %R (at -0.500 -0.62) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value "SiC462EDT1GE3" (at -0.500 -0.62) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -2.5 1.88) (end 2.5 1.88) (layer F.Fab) (width 0.2))
  (fp_line (start 2.5 1.88) (end 2.5 -3.12) (layer F.Fab) (width 0.2))
  (fp_line (start 2.5 -3.12) (end -2.5 -3.12) (layer F.Fab) (width 0.2))
  (fp_line (start -2.5 -3.12) (end -2.5 1.88) (layer F.Fab) (width 0.2))
  (fp_line (start -5 -4.62) (end 4 -4.62) (layer F.CrtYd) (width 0.1))
  (fp_line (start 4 -4.62) (end 4 3.38) (layer F.CrtYd) (width 0.1))
  (fp_line (start 4 3.38) (end -5 3.38) (layer F.CrtYd) (width 0.1))
  (fp_line (start -5 3.38) (end -5 -4.62) (layer F.CrtYd) (width 0.1))
  (fp_line (start -3.95 -2.22) (end -3.95 -2.22) (layer F.SilkS) (width 0.2))
  (fp_line (start -3.95 -2.32) (end -3.95 -2.32) (layer F.SilkS) (width 0.2))
  (fp_line (start -3.95 -2.22) (end -3.95 -2.22) (layer F.SilkS) (width 0.2))
  (fp_arc (start -3.95 -2.27) (end -3.950 -2.22) (angle -180) (layer F.SilkS) (width 0.2))
  (fp_arc (start -3.95 -2.27) (end -3.950 -2.32) (angle -180) (layer F.SilkS) (width 0.2))
  (fp_arc (start -3.95 -2.27) (end -3.950 -2.22) (angle -180) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at -2.526 -2.32 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -2.526 -1.67 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -2.526 -1.02 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -2.526 -0.37 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -2.526 0.63 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at -2.526 1.13 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at -1.520 2.055 0) (size 0.350 0.650) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at -0.870 2.055 0) (size 0.350 0.650) (layers F.Cu F.Paste F.Mask))
  (pad 9 smd rect (at 0.260 2.055 0) (size 0.350 0.650) (layers F.Cu F.Paste F.Mask))
  (pad 10 smd rect (at 0.760 2.055 0) (size 0.350 0.650) (layers F.Cu F.Paste F.Mask))
  (pad 11 smd rect (at 1.260 2.055 0) (size 0.350 0.650) (layers F.Cu F.Paste F.Mask))
  (pad 12 smd rect (at 2.675 1.28 90) (size 0.350 0.650) (layers F.Cu F.Paste F.Mask))
  (pad 13 smd rect (at 2.675 0.78 90) (size 0.350 0.650) (layers F.Cu F.Paste F.Mask))
  (pad 14 smd rect (at 2.675 0.28 90) (size 0.350 0.650) (layers F.Cu F.Paste F.Mask))
  (pad 15 smd rect (at 2.525 -0.37 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 16 smd rect (at 2.525 -0.87 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 17 smd rect (at 2.525 -1.37 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 18 smd rect (at 2.525 -1.87 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 19 smd rect (at 2.525 -2.37 90) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 20 smd rect (at 1.749 -3.145 0) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 21 smd rect (at 1.249 -3.145 0) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 22 smd rect (at 0.749 -3.145 0) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 23 smd rect (at 0.249 -3.145 0) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 24 smd rect (at -0.251 -3.145 0) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 25 smd rect (at -0.751 -3.145 0) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 26 smd rect (at -1.251 -3.145 0) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 27 smd rect (at -1.751 -3.145 0) (size 0.350 0.950) (layers F.Cu F.Paste F.Mask))
  (pad 28 smd rect (at -0.050 -1.82 90) (size 1.100 3.400) (layers F.Cu F.Paste F.Mask))
  (pad 29 smd rect (at -1.200 0.38 0) (size 1.100 2.700) (layers F.Cu F.Paste F.Mask))
  (pad 30 smd rect (at 0.700 0.865 90) (size 1.730 2.100) (layers F.Cu F.Paste F.Mask))
  (pad 31 smd rect (at 0.410 -0.485 90) (size 0.970 1.520) (layers F.Cu F.Paste F.Mask))
  (pad 32 smd rect (at 2.200 0.78 0) (size 0.300 1.350) (layers F.Cu F.Paste F.Mask))
  (model SiC462ED-T1-GE3.stp
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
