// Seed: 2494297224
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wand id_8,
    input tri1 id_9,
    input tri1 id_10,
    output wor id_11,
    input supply0 id_12,
    input supply0 id_13,
    output supply0 id_14,
    input wor id_15,
    output wire id_16,
    output tri1 id_17,
    input wor id_18,
    inout uwire id_19,
    output wor id_20,
    input wor id_21,
    input supply0 id_22
);
  wire id_24;
  initial begin
    if (1) begin
      if (id_8) #0;
      else #1;
    end
  end
  wire id_25;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    input tri1 id_11,
    inout wor id_12,
    output supply0 id_13
);
  wire id_15;
  module_0(
      id_8,
      id_11,
      id_4,
      id_4,
      id_9,
      id_2,
      id_0,
      id_4,
      id_1,
      id_12,
      id_9,
      id_7,
      id_3,
      id_12,
      id_2,
      id_1,
      id_10,
      id_12,
      id_4,
      id_12,
      id_10,
      id_1,
      id_0
  );
endmodule
