
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000665                       # Number of seconds simulated
sim_ticks                                   665151000                       # Number of ticks simulated
final_tick                               2255105663000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               40547262                       # Simulator instruction rate (inst/s)
host_op_rate                                 40547140                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              275245898                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728816                       # Number of bytes of host memory used
host_seconds                                     2.42                       # Real time elapsed on the host
sim_insts                                    97984743                       # Number of instructions simulated
sim_ops                                      97984743                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       111936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       228992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             340928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       111936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       155648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          155648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2432                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    168286600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    344270699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             512557299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    168286600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168286600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       234004008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234004008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       234004008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    168286600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    344270699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            746561307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2432                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 338880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  340928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155648                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               84                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     664752500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.872750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.909217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          924     44.77%     44.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          546     26.45%     71.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          192      9.30%     80.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      4.70%     85.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           69      3.34%     88.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      2.18%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.02%     91.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      1.31%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          143      6.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2064                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.102740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.729439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.217044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              9      6.16%      6.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            40     27.40%     33.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            30     20.55%     54.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            25     17.12%     71.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            11      7.53%     78.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            11      7.53%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      4.79%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      3.42%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.68%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.68%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.68%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.68%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.68%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.68%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.479452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.454285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     78.08%     78.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.68%     78.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     17.12%     95.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      3.42%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           146                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     74914250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               174195500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26475000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14148.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32898.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       509.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    512.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4048                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1585                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85675.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7786800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4248750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19710600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9525600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            382797180                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             61467750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              528764280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.627500                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    100435750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     540067750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7817040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4265250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21559200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6065280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            401868810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             44738250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529541430                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.801281                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     72657500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     567996500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                600264000     90.31%     90.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1299500      0.20%     90.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                63078000      9.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            664641500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          433015500     65.15%     65.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            231619000     34.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18303                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18303                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.924220                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    26.397365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   485.602635                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.051557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.948443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1183215                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1183215                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133505                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59021                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2240                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192526                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192526                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192526                       # number of overall hits
system.cpu.dcache.overall_hits::total          192526                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26477                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67218                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          389                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          389                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93695                       # number of overall misses
system.cpu.dcache.overall_misses::total         93695                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    686972747                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    686972747                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1832797283                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1832797283                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6782250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6782250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2519770030                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2519770030                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2519770030                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2519770030                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       286221                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286221                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       286221                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286221                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165500                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532466                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.147965                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.147965                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327352                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327352                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327352                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25946.019073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25946.019073                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27266.465575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27266.465575                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17435.089974                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17435.089974                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26893.324404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26893.324404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26893.324404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26893.324404                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        73532                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4546                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.175099                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13055                       # number of writebacks
system.cpu.dcache.writebacks::total             13055                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17484                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58125                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          170                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75609                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8993                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9093                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          219                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          219                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18086                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18086                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    220346253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    220346253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    251750312                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    251750312                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      3916250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3916250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    472096565                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    472096565                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    472096565                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    472096565                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.083302                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083302                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063189                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063189                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063189                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063189                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24501.974091                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24501.974091                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27686.166502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27686.166502                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 17882.420091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17882.420091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26102.873217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26102.873217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26102.873217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26102.873217                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10337                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.871132                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10337                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.144336                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.807308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.063825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            334316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           334316                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       150070                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150070                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       150070                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       150070                       # number of overall hits
system.cpu.icache.overall_hits::total          150070                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11919                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11919                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11919                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11919                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11919                       # number of overall misses
system.cpu.icache.overall_misses::total         11919                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    303111715                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    303111715                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    303111715                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    303111715                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    303111715                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    303111715                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161989                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161989                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161989                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161989                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073579                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073579                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073579                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25430.968622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25430.968622                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25430.968622                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25430.968622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25430.968622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25430.968622                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1626                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                78                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1581                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1581                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1581                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1581                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1581                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1581                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10338                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10338                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10338                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10338                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    243300770                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243300770                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    243300770                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243300770                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    243300770                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243300770                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063819                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063819                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063819                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063819                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23534.607274                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23534.607274                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23534.607274                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23534.607274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23534.607274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23534.607274                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5355                       # number of replacements
system.l2.tags.tagsinuse                 16197.891735                       # Cycle average of tags in use
system.l2.tags.total_refs                       24823                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.635481                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7952.831855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3027.632852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3295.229497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1181.950292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   740.247240                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.201125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988641                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          999                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978882                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    681547                       # Number of tag accesses
system.l2.tags.data_accesses                   681547                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8587                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7594                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16181                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13055                       # number of Writeback hits
system.l2.Writeback_hits::total                 13055                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7131                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8587                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14725                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23312                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8587                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14725                       # number of overall hits
system.l2.overall_hits::total                   23312                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1749                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1616                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3365                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1963                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1963                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1749                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3579                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5328                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1749                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3579                       # number of overall misses
system.l2.overall_misses::total                  5328                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    142539000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    133858250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       276397250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    165841750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     165841750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    142539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    299700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        442239000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    142539000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    299700000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       442239000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10336                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9210                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19546                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13055                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13055                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9094                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10336                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18304                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28640                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10336                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18304                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28640                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.169214                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.175461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172158                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.215857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.215857                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.169214                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195531                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186034                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.169214                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195531                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186034                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81497.427101                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82833.075495                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82138.855869                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84483.825777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84483.825777                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81497.427101                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83738.474434                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83002.815315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81497.427101                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83738.474434                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83002.815315                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2432                       # number of writebacks
system.l2.writebacks::total                      2432                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1749                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1616                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3365                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1963                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5328                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5328                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120636000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    113763250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    234399250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    141545750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    141545750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    120636000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    255309000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    375945000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    120636000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    255309000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    375945000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.169214                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.175461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172158                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.215857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215857                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.169214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186034                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.169214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186034                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68974.271012                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70398.050743                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69658.023774                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72106.851758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72106.851758                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68974.271012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71335.289187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70560.247748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68974.271012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71335.289187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70560.247748                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3365                       # Transaction distribution
system.membus.trans_dist::ReadResp               3364                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2432                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1963                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1963                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       496584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  496584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7761                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19111000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28229000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          232895                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       192930                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11058                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       163861                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           82007                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     50.046686                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14094                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          429                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182238                       # DTB read hits
system.switch_cpus.dtb.read_misses               2994                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60481                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136329                       # DTB write hits
system.switch_cpus.dtb.write_misses              1211                       # DTB write misses
system.switch_cpus.dtb.write_acv                   56                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25500                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318567                       # DTB hits
system.switch_cpus.dtb.data_misses               4205                       # DTB misses
system.switch_cpus.dtb.data_acv                    76                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85981                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58447                       # ITB hits
system.switch_cpus.itb.fetch_misses              1325                       # ITB misses
system.switch_cpus.itb.fetch_acv                   19                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59772                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1330302                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       354882                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1250430                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              232895                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        96101                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                769529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31814                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                215                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          577                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        50943                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          150                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161991                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          6945                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1192203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.048840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.396223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           959165     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14786      1.24%     81.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28125      2.36%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17850      1.50%     85.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44210      3.71%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10342      0.87%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18166      1.52%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8174      0.69%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91385      7.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1192203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.175069                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.939959                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           277225                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        715235                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152609                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32548                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14585                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11062                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1365                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1071083                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4313                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14585                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           295116                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          199947                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       342178                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166410                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        173966                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1016887                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1233                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          26006                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10383                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         104992                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       680191                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1303553                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1300313                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2823                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493840                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           186343                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31741                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3608                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218517                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       191124                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34948                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21803                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             929176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            872251                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1609                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       228852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132738                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1192203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.731630                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.420242                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       837195     70.22%     70.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138861     11.65%     81.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71792      6.02%     87.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58325      4.89%     92.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43983      3.69%     96.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22127      1.86%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13321      1.12%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4454      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2145      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1192203                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1310      4.61%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15569     54.78%     59.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11544     40.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        515847     59.14%     59.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          753      0.09%     59.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1245      0.14%     59.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194789     22.33%     81.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139596     16.00%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         872251                       # Type of FU issued
system.switch_cpus.iq.rate                   0.655679                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28423                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032586                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2958027                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1181383                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       827212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8709                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4506                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4125                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         895671                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4543                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7274                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52760                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          988                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18002                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16617                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14585                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          102147                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         60015                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       975938                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4594                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        191124                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146804                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21529                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1170                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         58572                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          988                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13748                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        859256                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186408                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12994                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19854                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324372                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117351                       # Number of branches executed
system.switch_cpus.iew.exec_stores             137964                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.645910                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838871                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                831337                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404038                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            543595                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.624924                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743270                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       224075                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12517                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1153447                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.643204                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.627487                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       883277     76.58%     76.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126309     10.95%     87.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49730      4.31%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19841      1.72%     93.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23081      2.00%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7795      0.68%     96.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7946      0.69%     96.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6109      0.53%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29359      2.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1153447                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741902                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741902                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267166                       # Number of memory references committed
system.switch_cpus.commit.loads                138364                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98737                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712678                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433568     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142552     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129148     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741902                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29359                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2072852                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1971138                       # The number of ROB writes
system.switch_cpus.timesIdled                    4999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  138099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727227                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727227                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.829280                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.829280                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.546663                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546663                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142822                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573845                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2703                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25428                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19548                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19547                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13055                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9094                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       661504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2006920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2668424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41699                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41699    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41699                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33905000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15841727                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28002997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.129785                       # Number of seconds simulated
sim_ticks                                129785393000                       # Number of ticks simulated
final_tick                               2385488150000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 698295                       # Simulator instruction rate (inst/s)
host_op_rate                                   698295                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              140695855                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739056                       # Number of bytes of host memory used
host_seconds                                   922.45                       # Real time elapsed on the host
sim_insts                                   644144896                       # Number of instructions simulated
sim_ops                                     644144896                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1413888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     14094144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15508032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1413888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1413888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13416128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13416128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        22092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       220221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              242313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        209627                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             209627                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     10894046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    108595765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             119489810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     10894046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10894046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       103371633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103371633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       103371633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     10894046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    108595765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            222861443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      242313                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     280987                       # Number of write requests accepted
system.mem_ctrls.readBursts                    242313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   280987                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15435328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14904320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15508032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17983168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48113                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          147                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13446                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       296                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  129787583000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                242313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               280987                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  116883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    967                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    375.381935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.006823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.316748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25448     31.49%     31.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16665     20.62%     52.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8929     11.05%     63.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5273      6.52%     69.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4267      5.28%     74.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2394      2.96%     77.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2293      2.84%     80.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1735      2.15%     82.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13816     17.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80820                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.515060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.767244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           8565     83.49%     83.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1181     11.51%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           245      2.39%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           92      0.90%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           60      0.58%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           46      0.45%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           28      0.27%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           16      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            8      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.700068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.802513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     43.778428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          9944     96.93%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            39      0.38%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            18      0.18%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            13      0.13%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            17      0.17%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            6      0.06%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            7      0.07%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           11      0.11%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           33      0.32%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           27      0.26%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           19      0.19%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            9      0.09%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            5      0.05%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            5      0.05%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.02%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            4      0.04%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            5      0.05%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            7      0.07%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            7      0.07%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           16      0.16%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           10      0.10%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            5      0.05%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           17      0.17%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.01%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            2      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            6      0.06%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            7      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            4      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            3      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10259                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4679926992                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9201995742                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1205885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19404.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38154.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       118.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    119.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   204226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  188998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.16                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     248017.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                313286400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                170940000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               953206800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              778584960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           8559064800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          22088825820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          59249545500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            92113454280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            702.926226                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  98187372678                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4333680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   27260405072                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                324142560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                176863500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1001379600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              756961200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           8559064800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          22278386160                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          59083264500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            92180062320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            703.434518                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  97945643428                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4333680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   27501891572                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      408                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     180280                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    14817     39.04%     39.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.36%     39.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     133      0.35%     39.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   22867     60.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                37954                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     14800     49.55%     49.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.46%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      133      0.45%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    14800     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 29870                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             125029736500     96.34%     96.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68144000      0.05%     96.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                53758000      0.04%     96.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4634110500      3.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         129785749000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998853                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.647221                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.787005                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          1      0.12%      0.12% # number of syscalls executed
system.cpu.kern.syscall::2                          1      0.12%      0.25% # number of syscalls executed
system.cpu.kern.syscall::3                        624     77.23%     77.48% # number of syscalls executed
system.cpu.kern.syscall::4                          8      0.99%     78.47% # number of syscalls executed
system.cpu.kern.syscall::6                         24      2.97%     81.44% # number of syscalls executed
system.cpu.kern.syscall::17                        16      1.98%     83.42% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.12%     83.54% # number of syscalls executed
system.cpu.kern.syscall::45                        24      2.97%     86.51% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.12%     86.63% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.12%     86.76% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.12%     86.88% # number of syscalls executed
system.cpu.kern.syscall::71                        52      6.44%     93.32% # number of syscalls executed
system.cpu.kern.syscall::73                        18      2.23%     95.54% # number of syscalls executed
system.cpu.kern.syscall::74                        33      4.08%     99.63% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.12%     99.75% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.12%     99.88% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.12%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    808                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2179      3.76%      3.76% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.02%      3.77% # number of callpals executed
system.cpu.kern.callpal::swpipl                 33602     57.93%     61.71% # number of callpals executed
system.cpu.kern.callpal::rdps                     990      1.71%     63.41% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     63.41% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     63.42% # number of callpals executed
system.cpu.kern.callpal::rti                     4082      7.04%     70.45% # number of callpals executed
system.cpu.kern.callpal::callsys                 3021      5.21%     75.66% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     75.67% # number of callpals executed
system.cpu.kern.callpal::rdunique               14112     24.33%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  58003                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6150                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3909                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 111                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                3953                      
system.cpu.kern.mode_good::user                  3909                      
system.cpu.kern.mode_good::idle                    44                      
system.cpu.kern.mode_switch_good::kernel     0.642764                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.396396                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.777384                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        11733177000      9.04%      9.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          98765807500     76.10%     85.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          19286764500     14.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2179                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2059193                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112244977                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2059193                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.509207                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         471291817                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        471291817                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     95356663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95356663                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     16755039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16755039                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        70870                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        70870                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        70999                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        70999                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    112111702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112111702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    112111702                       # number of overall hits
system.cpu.dcache.overall_hits::total       112111702                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3147571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3147571                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1901589                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1901589                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         5425                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5425                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5049160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5049160                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5049160                       # number of overall misses
system.cpu.dcache.overall_misses::total       5049160                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  73055815480                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  73055815480                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  90281064262                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  90281064262                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    104789749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    104789749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 163336879742                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 163336879742                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 163336879742                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 163336879742                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     98504234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     98504234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     18656628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18656628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        76295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        76295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        70999                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        70999                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    117160862                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117160862                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    117160862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117160862                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031954                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.101926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.101926                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.071106                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071106                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.043096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.043096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043096                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23210.220033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23210.220033                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 47476.644144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47476.644144                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 19316.082765                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19316.082765                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32349.317459                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32349.317459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32349.317459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32349.317459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5819329                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        76863                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            118299                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1504                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.191701                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.105718                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       669133                       # number of writebacks
system.cpu.dcache.writebacks::total            669133                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1410745                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1410745                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1582829                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1582829                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1763                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1763                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2993574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2993574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2993574                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2993574                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1736826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1736826                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       318760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       318760                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         3662                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3662                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2055586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2055586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2055586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2055586                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2587                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2587                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         4659                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4659                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  26632334679                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26632334679                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  14398949025                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14398949025                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     67365251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     67365251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  41031283704                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41031283704                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  41031283704                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41031283704                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    388958000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    388958000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    450723000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    450723000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    839681000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    839681000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.017632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.017086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.047998                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047998                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017545                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017545                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017545                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017545                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15333.910639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15333.910639                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 45171.756259                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45171.756259                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18395.753960                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18395.753960                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 19960.869409                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19960.869409                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 19960.869409                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19960.869409                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187721.042471                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 187721.042471                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 174226.130653                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 174226.130653                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 180227.731273                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 180227.731273                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            480603                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.752784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            60428783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            480603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.735343                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.752784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999517                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999517                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         122270747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        122270747                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     60386662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        60386662                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     60386662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         60386662                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     60386662                       # number of overall hits
system.cpu.icache.overall_hits::total        60386662                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       508385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        508385                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       508385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         508385                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       508385                       # number of overall misses
system.cpu.icache.overall_misses::total        508385                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   8301031873                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8301031873                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   8301031873                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8301031873                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   8301031873                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8301031873                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     60895047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     60895047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     60895047                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     60895047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     60895047                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     60895047                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008349                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008349                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008349                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 16328.239175                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16328.239175                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 16328.239175                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16328.239175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 16328.239175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16328.239175                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4002                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               126                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.761905                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        27732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        27732                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        27732                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        27732                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        27732                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        27732                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       480653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       480653                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       480653                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       480653                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       480653                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       480653                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   7128384278                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7128384278                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   7128384278                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7128384278                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   7128384278                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7128384278                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007893                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007893                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007893                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007893                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007893                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007893                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14830.624750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14830.624750                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14830.624750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14830.624750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14830.624750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14830.624750                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               73947                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2587                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1049                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4578132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               891000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               162000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              105000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1330000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4758000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           416145801                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6731000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71823778                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                71561                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        71360                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        71360                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          201                       # number of demand (read+write) misses
system.iocache.demand_misses::total               201                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          201                       # number of overall misses
system.iocache.overall_misses::total              201                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     24224380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     24224380                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  15625675643                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  15625675643                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     24224380                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     24224380                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     24224380                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     24224380                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          201                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             201                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          201                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            201                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120519.303483                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120519.303483                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218969.669885                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218969.669885                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120519.303483                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120519.303483                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120519.303483                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120519.303483                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        141964                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                20686                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.862806                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          201                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          201                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          201                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          201                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     13649378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13649378                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  11914398201                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  11914398201                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     13649378                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13649378                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     13649378                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13649378                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67907.353234                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67907.353234                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166961.858198                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166961.858198                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67907.353234                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67907.353234                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67907.353234                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67907.353234                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    235170                       # number of replacements
system.l2.tags.tagsinuse                 15876.682428                       # Cycle average of tags in use
system.l2.tags.total_refs                     1214941                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    235170                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.166224                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9974.653948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        353.546785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        314.985824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1467.580386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3765.915486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.608805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.021579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.019225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.089574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.229853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969036                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11476                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998657                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51905450                       # Number of tag accesses
system.l2.tags.data_accesses                 51905450                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       458502                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1654317                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2112819                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           669133                       # number of Writeback hits
system.l2.Writeback_hits::total                669133                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       184540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184540                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        458502                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1838857                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2297359                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       458502                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1838857                       # number of overall hits
system.l2.overall_hits::total                 2297359                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        22095                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        85758                       # number of ReadReq misses
system.l2.ReadReq_misses::total                107853                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 32                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       134586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              134586                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        22095                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       220344                       # number of demand (read+write) misses
system.l2.demand_misses::total                 242439                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        22095                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       220344                       # number of overall misses
system.l2.overall_misses::total                242439                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1825932056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   7502389914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9328321970                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  12115582967                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12115582967                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1825932056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  19617972881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21443904937                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1825932056                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  19617972881                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21443904937                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       480597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1740075                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2220672                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       669133                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            669133                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               47                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       319126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            319126                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       480597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2059201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2539798                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       480597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2059201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2539798                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.045974                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.049284                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.048568                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.680851                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.680851                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.421733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.421733                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.045974                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.107005                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095456                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.045974                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.107005                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095456                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82640.056845                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87483.265864                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86491.075538                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90021.123794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90021.123794                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82640.056845                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89033.388161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88450.723427                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82640.056845                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89033.388161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88450.723427                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               138267                       # number of writebacks
system.l2.writebacks::total                    138267                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        22095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        85758                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           107853                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            32                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       134586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         134586                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        22095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       220344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            242439                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        22095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       220344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           242439                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         2072                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2587                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2587                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         4659                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4659                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1549182944                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   6435412086                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7984595030                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       577026                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       577026                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  10450847533                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10450847533                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1549182944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  16886259619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18435442563                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1549182944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  16886259619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18435442563                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    359950000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    359950000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    417092000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    417092000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    777042000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    777042000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.045974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.049284                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.048568                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.680851                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.680851                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.421733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.421733                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.045974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.107005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.045974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.107005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095456                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70114.638787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75041.536486                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74032.201515                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18032.062500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18032.062500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77651.817670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77651.817670                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70114.638787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76635.894869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76041.571542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70114.638787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76635.894869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76041.571542                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 173721.042471                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 173721.042471                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 161226.130653                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 161226.130653                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 166783.000644                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 166783.000644                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              110126                       # Transaction distribution
system.membus.trans_dist::ReadResp             110118                       # Transaction distribution
system.membus.trans_dist::WriteReq               2587                       # Transaction distribution
system.membus.trans_dist::WriteResp              2587                       # Transaction distribution
system.membus.trans_dist::Writeback            209627                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        71360                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              147                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             147                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134471                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134471                       # Transaction distribution
system.membus.trans_dist::BadAddressError            8                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       214281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       214281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       623190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       632524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 846805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9134080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9134080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24357120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24366604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33500684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              204                       # Total snoops (count)
system.membus.snoop_fanout::samples            528614                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  528614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              528614                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8511500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1703259006                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               10500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           72705222                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1280444411                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        57995729                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     47299619                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       615212                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     33500768                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        24456679                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     73.003338                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1087994                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        12189                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            103514328                       # DTB read hits
system.switch_cpus.dtb.read_misses             355601                       # DTB read misses
system.switch_cpus.dtb.read_acv                  1125                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        100921092                       # DTB read accesses
system.switch_cpus.dtb.write_hits            19497619                       # DTB write hits
system.switch_cpus.dtb.write_misses             65018                       # DTB write misses
system.switch_cpus.dtb.write_acv                   71                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        17422920                       # DTB write accesses
system.switch_cpus.dtb.data_hits            123011947                       # DTB hits
system.switch_cpus.dtb.data_misses             420619                       # DTB misses
system.switch_cpus.dtb.data_acv                  1196                       # DTB access violations
system.switch_cpus.dtb.data_accesses        118344012                       # DTB accesses
system.switch_cpus.itb.fetch_hits            58339568                       # ITB hits
system.switch_cpus.itb.fetch_misses             44064                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2095                       # ITB acv
system.switch_cpus.itb.fetch_accesses        58383632                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                221397861                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     71365188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              610420261                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            57995729                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     25544673                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             142556416                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1963456                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                204                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        18592                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      3298568                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        74760                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          60895049                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        333390                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    218295671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.796300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.496682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        120961307     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          6289694      2.88%     58.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          4505064      2.06%     60.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4750012      2.18%     62.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         12131178      5.56%     68.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3756912      1.72%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3979057      1.82%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          5692787      2.61%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         56229660     25.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    218295671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.261953                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.757119                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         60954983                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      66309799                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          79796950                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10281979                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         951960                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      9133351                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         29988                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      593524578                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         89998                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         951960                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         65019847                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        19382981                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     17827320                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          85686380                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      29427183                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      588114628                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1766333                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       14599726                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        6945899                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3093012                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    506603695                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     821405301                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    538031867                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    283367334                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     475615007                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         30988692                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2003466                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        88138                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          54362498                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    104676065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     20300568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10007050                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5763116                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          578512778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1726689                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         566308515                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        67427                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     34793489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     22494092                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1475656                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    218295671                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.594227                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.295199                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     56259136     25.77%     25.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     24118284     11.05%     36.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     40875871     18.73%     55.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     30682375     14.06%     69.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15415535      7.06%     76.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     22924598     10.50%     87.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11546602      5.29%     92.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8959538      4.10%     96.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7513732      3.44%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    218295671                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          229800      1.30%      1.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          73395      0.42%      1.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       1299517      7.35%      9.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           111      0.00%      9.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt       1168829      6.61%     15.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     10975724     62.10%     77.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        574615      3.25%     81.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        22412      0.13%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2635461     14.91%     96.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        693331      3.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          143      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     248451129     43.87%     43.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6040759      1.07%     44.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     44.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     96299613     17.00%     61.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      2850985      0.50%     62.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     35846392      6.33%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     50502047      8.92%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       675869      0.12%     77.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       239415      0.04%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    104334413     18.42%     96.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     19628879      3.47%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      1438871      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      566308515                       # Type of FU issued
system.switch_cpus.iq.rate                   2.557877                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            17673195                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.031208                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    909692471                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    377445110                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    342888035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    458960853                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    237673354                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    220514747                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      346327351                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       237654216                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      4473072                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      5703800                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        12632                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        85995                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1566272                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       170085                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       384807                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         951960                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         7581841                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3959253                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    583251823                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       192303                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     104676065                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     20300568                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1602078                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         326649                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       3469922                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        85995                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       348040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       454773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       802813                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     564998886                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     103916986                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1309630                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               3012356                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            123486611                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         49911310                       # Number of branches executed
system.switch_cpus.iew.exec_stores           19569625                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.551962                       # Inst execution rate
system.switch_cpus.iew.wb_sent              564013874                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             563402782                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         396348535                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         460949604                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.544753                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.859852                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     31094841                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       251033                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       765724                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    213704306                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.564950                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.313816                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     96653112     45.23%     45.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     37770912     17.67%     62.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     11000035      5.15%     68.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5467200      2.56%     70.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2954012      1.38%     71.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2857711      1.34%     73.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3578261      1.67%     75.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2990317      1.40%     76.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     50432746     23.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    213704306                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    548140938                       # Number of instructions committed
system.switch_cpus.commit.committedOps      548140938                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              117706561                       # Number of memory references committed
system.switch_cpus.commit.loads              98972265                       # Number of loads committed
system.switch_cpus.commit.membars              106989                       # Number of memory barriers committed
system.switch_cpus.commit.branches           47449956                       # Number of branches committed
system.switch_cpus.commit.fp_insts          214694064                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         394178017                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       842902                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      2695101      0.49%      0.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    239873893     43.76%     44.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      5497317      1.00%     45.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     45.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     93038413     16.97%     62.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      2833905      0.52%     62.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     35128856      6.41%     69.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     48928347      8.93%     78.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       664583      0.12%     78.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt       222000      0.04%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     99079254     18.08%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     18740399      3.42%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      1438870      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    548140938                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      50432746                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            740916252                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1163070642                       # The number of ROB writes
system.switch_cpus.timesIdled                  214203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3102190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             38174063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           545445980                       # Number of Instructions Simulated
system.switch_cpus.committedOps             545445980                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.405902                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.405902                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.463646                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.463646                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        520001809                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       285608812                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         273339155                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        205032637                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       254573062                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         786818                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            2223001                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2222914                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2587                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2587                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           669133                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        71547                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             47                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           319126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          319126                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       961250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4797069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5758319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     30758208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174630156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              205388364                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           71926                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3285441                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.021838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3213693     97.82%     97.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  71748      2.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3285441                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2277273499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           183000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         725632220                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3126028873                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.250014                       # Number of seconds simulated
sim_ticks                                250014052000                       # Number of ticks simulated
final_tick                               2635502202000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 831800                       # Simulator instruction rate (inst/s)
host_op_rate                                   831800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              137221473                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746224                       # Number of bytes of host memory used
host_seconds                                  1821.97                       # Real time elapsed on the host
sim_insts                                  1515517768                       # Number of instructions simulated
sim_ops                                    1515517768                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1000000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     13502656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14502656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1000000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1000000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      9423232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9423232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        15625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       210979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              226604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        147238                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147238                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      3999775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     54007588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58007364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      3999775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3999775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37690809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37690809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37690809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      3999775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     54007588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             95698173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      226604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     149094                       # Number of write requests accepted
system.mem_ctrls.readBursts                    226604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   149094                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14450176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   52480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9462080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14502656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9542016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    820                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1253                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7877                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  250014039000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                226604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149094                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  117445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   69043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     73                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.235141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.819496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.102246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        30096     36.53%     36.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20783     25.22%     61.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9771     11.86%     73.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5190      6.30%     79.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3464      4.20%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2157      2.62%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1793      2.18%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1225      1.49%     90.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7914      9.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82393                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.497346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.827472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           7322     82.69%     82.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1254     14.16%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           159      1.80%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           43      0.49%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           18      0.20%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.08%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           10      0.11%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            9      0.10%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            8      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.02%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            5      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8855                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.696217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.550490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.954583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          8837     99.80%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            10      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::344-351            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8855                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3949459000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8182909000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1128920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17492.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36242.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        57.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   189215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102031                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     665465.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                621991440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                339380250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1825098600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1261869840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          24888926400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          46281816045                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         188037516750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           263256599325                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            690.854613                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 214097962750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8348600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   27569697750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                638494920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                348385125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1890837000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1231919280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          24888926400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          46824944535                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         187561088250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           263384595510                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            691.190508                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 213579458000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8348600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28088429500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       13                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     611755                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    10868     39.74%     39.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.02%     39.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     256      0.94%     40.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   16217     59.30%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                27346                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10860     49.41%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.02%     49.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      256      1.16%     50.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10860     49.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21981                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             247230663500     98.89%     98.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 3465000      0.00%     98.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               107900500      0.04%     98.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2671438000      1.07%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         250013467000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999264                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.669668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.803810                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32      4.95%      4.95% # number of syscalls executed
system.cpu.kern.syscall::3                        308     47.68%     52.63% # number of syscalls executed
system.cpu.kern.syscall::4                        228     35.29%     87.93% # number of syscalls executed
system.cpu.kern.syscall::6                          9      1.39%     89.32% # number of syscalls executed
system.cpu.kern.syscall::17                        12      1.86%     91.18% # number of syscalls executed
system.cpu.kern.syscall::45                         9      1.39%     92.57% # number of syscalls executed
system.cpu.kern.syscall::71                        10      1.55%     94.12% # number of syscalls executed
system.cpu.kern.syscall::73                        38      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    646                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  1535      3.62%      3.62% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      3.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24033     56.63%     60.25% # number of callpals executed
system.cpu.kern.callpal::rdps                    1021      2.41%     62.65% # number of callpals executed
system.cpu.kern.callpal::rti                     3052      7.19%     69.84% # number of callpals executed
system.cpu.kern.callpal::callsys                 2367      5.58%     75.42% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     75.42% # number of callpals executed
system.cpu.kern.callpal::rdunique               10431     24.58%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  42441                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              4581                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3030                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                3032                      
system.cpu.kern.mode_good::user                  3030                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.661864                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.796114                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7590682000      3.04%      3.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         241458156000     96.58%     99.61% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            964629000      0.39%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1535                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           8054833                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           209671410                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8054833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.030510                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         905648829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        905648829                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    157835308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157835308                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     51804849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       51804849                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        51373                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        51373                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        50314                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        50314                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    209640157                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        209640157                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    209640157                       # number of overall hits
system.cpu.dcache.overall_hits::total       209640157                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10347435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10347435                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      4305466                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4305466                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         3751                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3751                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14652901                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14652901                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14652901                       # number of overall misses
system.cpu.dcache.overall_misses::total      14652901                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 163364141739                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 163364141739                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 119698722788                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 119698722788                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     88901750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     88901750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        59501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        59501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 283062864527                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 283062864527                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 283062864527                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 283062864527                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    168182743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    168182743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     56110315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56110315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        55124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        55124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        50317                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        50317                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    224293058                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    224293058                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    224293058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    224293058                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.061525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061525                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.076732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076732                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.068047                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068047                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000060                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000060                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.065329                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065329                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.065329                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065329                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 15787.887698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15787.887698                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27801.571952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27801.571952                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 23700.813117                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23700.813117                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 19833.666667                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 19833.666667                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19317.871903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19317.871903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19317.871903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19317.871903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4026136                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      2060818                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            121368                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           39985                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.172962                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.539777                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1378933                       # number of writebacks
system.cpu.dcache.writebacks::total           1378933                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2931547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2931547                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      3669009                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3669009                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1248                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1248                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6600556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6600556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6600556                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6600556                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7415888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7415888                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       636457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       636457                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2503                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2503                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8052345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8052345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8052345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8052345                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data           99                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           99                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          340                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          340                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          439                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          439                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  92562436254                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  92562436254                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  16357781433                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16357781433                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     54606500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     54606500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        54999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        54999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 108920217687                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 108920217687                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 108920217687                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 108920217687                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     20364500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20364500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     72918000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     72918000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     93282500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     93282500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.011343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.045407                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.045407                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000060                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.035901                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035901                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.035901                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035901                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12481.638916                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12481.638916                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 25701.314359                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25701.314359                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 21816.420296                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21816.420296                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        18333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        18333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 13526.521490                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13526.521490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 13526.521490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13526.521490                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 205702.020202                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 205702.020202                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 214464.705882                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 214464.705882                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 212488.610478                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 212488.610478                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1070554                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.961467                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           108615534                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1070554                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            101.457315                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.961467                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999925                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         220798450                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        220798450                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    108738466                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       108738466                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    108738466                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        108738466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    108738466                       # number of overall hits
system.cpu.icache.overall_hits::total       108738466                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1125473                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1125473                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1125473                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1125473                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1125473                       # number of overall misses
system.cpu.icache.overall_misses::total       1125473                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  15609206645                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15609206645                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  15609206645                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15609206645                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  15609206645                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15609206645                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    109863939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    109863939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    109863939                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    109863939                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    109863939                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    109863939                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.010244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010244                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.010244                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010244                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.010244                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010244                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13869.019199                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13869.019199                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13869.019199                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13869.019199                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13869.019199                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13869.019199                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1683                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        54900                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        54900                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        54900                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        54900                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        54900                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        54900                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1070573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1070573                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1070573                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1070573                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1070573                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1070573                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  13487643790                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13487643790                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  13487643790                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13487643790                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  13487643790                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13487643790                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.009745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.009745                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009745                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.009745                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009745                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12598.527882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12598.527882                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12598.527882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12598.527882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12598.527882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12598.527882                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   118784                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  103                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 103                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2196                       # Transaction distribution
system.iobus.trans_dist::WriteResp                340                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1856                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          534                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2373                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       118816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       118816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   121189                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               529000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            10866477                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              538000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1865504                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1860                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1860                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                16740                       # Number of tag accesses
system.iocache.tags.data_accesses               16740                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1856                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1856                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       480497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       480497                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    410336476                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    410336476                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       480497                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       480497                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       480497                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       480497                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1856                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1856                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120124.250000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120124.250000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 221086.463362                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 221086.463362                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120124.250000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120124.250000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120124.250000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120124.250000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3926                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  593                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.620573                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1856                       # number of writebacks
system.iocache.writebacks::total                 1856                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1856                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1856                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            4                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            4                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       269497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       269497                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    313816484                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    313816484                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       269497                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       269497                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       269497                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       269497                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67374.250000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67374.250000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 169082.157328                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 169082.157328                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67374.250000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67374.250000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67374.250000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67374.250000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    224952                       # number of replacements
system.l2.tags.tagsinuse                 16324.371210                       # Cycle average of tags in use
system.l2.tags.total_refs                    11477413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    224952                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     51.021609                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6980.442939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.098809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         22.900163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1529.769809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  7780.159489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.426052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.093370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.474863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996361                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          597                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10011                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997498                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 168934404                       # Number of tag accesses
system.l2.tags.data_accesses                168934404                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      1054927                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      7322025                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 8376952                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1378933                       # number of Writeback hits
system.l2.Writeback_hits::total               1378933                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       521794                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                521794                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       1054927                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7843819                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8898746                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1054927                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7843819                       # number of overall hits
system.l2.overall_hits::total                 8898746                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        15626                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        94452                       # number of ReadReq misses
system.l2.ReadReq_misses::total                110078                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       116565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              116565                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        15626                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       211017                       # number of demand (read+write) misses
system.l2.demand_misses::total                 226643                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        15626                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       211017                       # number of overall misses
system.l2.overall_misses::total                226643                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1330368500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   8083726000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9414094500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  10183384997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10183384997                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1330368500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  18267110997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19597479497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1330368500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  18267110997                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19597479497                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1070553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      7416477                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8487030                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1378933                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1378933                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       638359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            638359                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1070553                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8054836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9125389                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1070553                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8054836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9125389                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.014596                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.012735                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.012970                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.416667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.416667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.182601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.182601                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.014596                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.026198                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024837                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.014596                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.026198                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024837                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85138.135159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85585.546097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85522.034376                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87362.287110                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87362.287110                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85138.135159                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86567.011174                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86468.496697                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85138.135159                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86567.011174                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86468.496697                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               145382                       # number of writebacks
system.l2.writebacks::total                    145382                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        15626                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        94452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           110078                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       116565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         116565                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        15626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       211017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            226643                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        15626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       211017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           226643                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data           99                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           99                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          340                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          340                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          439                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          439                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1134546000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   6908285000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8042831000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        88005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        88005                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8738629003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8738629003                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1134546000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  15646914003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16781460003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1134546000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  15646914003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16781460003                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     18978500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     18978500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     68498000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     68498000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     87476500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     87476500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.014596                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.012735                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.012970                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.182601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.182601                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.014596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.026198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024837                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.014596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.026198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024837                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72606.297197                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73140.695803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73064.835844                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17601                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17601                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74967.863450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74967.863450                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72606.297197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74150.016364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74043.583976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72606.297197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74150.016364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74043.583976                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 191702.020202                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 191702.020202                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 201464.705882                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 201464.705882                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 199263.097950                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 199263.097950                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              110180                       # Transaction distribution
system.membus.trans_dist::ReadResp             110177                       # Transaction distribution
system.membus.trans_dist::WriteReq                340                       # Transaction distribution
system.membus.trans_dist::WriteResp               340                       # Transaction distribution
system.membus.trans_dist::Writeback            147238                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1856                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1856                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            116562                       # Transaction distribution
system.membus.trans_dist::ReadExResp           116562                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       598640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       599524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 605096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       237568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       237568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2373                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23807104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23809477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24047045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               36                       # Total snoops (count)
system.membus.snoop_fanout::samples            376198                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  376198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              376198                       # Request fanout histogram
system.membus.reqLayer0.occupancy              885000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1032959735                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1881496                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1192870491                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       117006264                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     98375632                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2403789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     76522465                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        36502748                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.702002                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3713248                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         8904                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            185327088                       # DTB read hits
system.switch_cpus.dtb.read_misses            1673519                       # DTB read misses
system.switch_cpus.dtb.read_acv                  6608                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        185051728                       # DTB read accesses
system.switch_cpus.dtb.write_hits            59491532                       # DTB write hits
system.switch_cpus.dtb.write_misses            228925                       # DTB write misses
system.switch_cpus.dtb.write_acv                   11                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        58160239                       # DTB write accesses
system.switch_cpus.dtb.data_hits            244818620                       # DTB hits
system.switch_cpus.dtb.data_misses            1902444                       # DTB misses
system.switch_cpus.dtb.data_acv                  6619                       # DTB access violations
system.switch_cpus.dtb.data_accesses        243211967                       # DTB accesses
system.switch_cpus.itb.fetch_hits           108127048                       # ITB hits
system.switch_cpus.itb.fetch_misses             27254                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2959                       # ITB acv
system.switch_cpus.itb.fetch_accesses       108154302                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                498172630                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    135614651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1158035595                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           117006264                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     40215996                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             354608409                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         7663294                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1564                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        16046                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      1330069                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         1293                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         109863939                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1149972                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              18                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples    495403805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.337559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.334051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        308004927     62.17%     62.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13201833      2.66%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          8550215      1.73%     66.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8287200      1.67%     68.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         22636517      4.57%     72.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         11055732      2.23%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         11468211      2.31%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9355622      1.89%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        102843548     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    495403805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.234871                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.324567                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         93965056                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     242528558                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         107558429                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      47571224                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3780538                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     13713274                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         51329                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1084014222                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        151780                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3780538                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        112344642                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        63747771                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     53210455                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         135423955                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     126896444                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1060992232                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       5749363                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       69990315                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       30441521                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        7394309                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    880929873                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1565405774                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    939287137                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    626114099                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     738862922                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        142066950                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      7568419                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        64204                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         247576783                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    191224391                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     62619479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     41239414                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     22832722                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1023778025                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      5376119                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         965815331                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       239222                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    157781269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    102915062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      5197525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    495403805                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.949552                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.999476                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    166801935     33.67%     33.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     80155079     16.18%     49.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     78933870     15.93%     65.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     64268704     12.97%     78.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     47961544      9.68%     88.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     25193334      5.09%     93.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     15678793      3.16%     96.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8183572      1.65%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8226974      1.66%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    495403805                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          497462      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         326412      0.87%      2.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        241962      0.64%      2.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1159      0.00%      2.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt        130254      0.35%      3.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     25306952     67.21%     70.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       2897964      7.70%     78.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt       109167      0.29%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5717281     15.18%     93.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2423270      6.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          274      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     365552566     37.85%     37.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     23111946      2.39%     40.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    177025557     18.33%     58.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      2191272      0.23%     58.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     37167821      3.85%     62.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    102006709     10.56%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3374739      0.35%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1192966      0.12%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    188467075     19.51%     93.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     59870349      6.20%     99.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      5854057      0.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      965815331                       # Type of FU issued
system.switch_cpus.iq.rate                   1.938716                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            37651883                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038985                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1591993333                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    687206336                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    538889137                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    872932238                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    500072960                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    415560485                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      549957565                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       453509375                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     16004831                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     25747805                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        56685                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       345634                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6455455                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       836766                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       420860                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3780538                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        33451768                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       7764516                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1039571623                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       661545                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     191224391                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     62619479                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5290516                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1648994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5340922                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       345634                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1481545                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1624791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3106336                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     960355542                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     187105301                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5459788                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              10417479                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            246830653                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         86134839                       # Number of branches executed
system.switch_cpus.iew.exec_stores           59725352                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.927757                       # Inst execution rate
system.switch_cpus.iew.wb_sent              957122022                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             954449622                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         717713876                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         897522393                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.915901                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.799661                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    139347392                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       178594                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2964435                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    475124202                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.853544                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.940728                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    265182981     55.81%     55.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     78634860     16.55%     72.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     20116631      4.23%     76.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     12720304      2.68%     79.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6159093      1.30%     80.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7091397      1.49%     82.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5446971      1.15%     83.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7316358      1.54%     84.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     72455607     15.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    475124202                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    880663579                       # Number of instructions committed
system.switch_cpus.commit.committedOps      880663579                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              221640610                       # Number of memory references committed
system.switch_cpus.commit.loads             165476586                       # Number of loads committed
system.switch_cpus.commit.membars               75791                       # Number of memory barriers committed
system.switch_cpus.commit.branches           74859271                       # Number of branches committed
system.switch_cpus.commit.fp_insts          386705722                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         601750306                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2877419                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      9290981      1.05%      1.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    328110848     37.26%     38.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     20447604      2.32%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    160848570     18.26%     58.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      2089025      0.24%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     33632103      3.82%     62.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     94242211     10.70%     73.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      3320821      0.38%     74.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1107040      0.13%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    165552377     18.80%     92.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     56167942      6.38%     99.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      5854057      0.66%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    880663579                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      72455607                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1415278208                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2060332892                       # The number of ROB writes
system.switch_cpus.timesIdled                  314672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2768825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1861000                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           871372872                       # Number of Instructions Simulated
system.switch_cpus.committedOps             871372872                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.571710                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.571710                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.749138                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.749138                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        860104059                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       442467029                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         576904182                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        366117622                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       505952031                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2519329                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            8487153                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8487148                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               340                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              340                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1378933                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1864                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           638359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          638359                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2141125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17489516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19630641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     68515328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    603763589                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              672278917                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1891                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10506664                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000178                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013333                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10504796     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1868      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10506664                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6631501000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1609616210                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12116968739                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001743                       # Number of seconds simulated
sim_ticks                                  1743427500                       # Number of ticks simulated
final_tick                               2637245629500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              282062750                       # Simulator instruction rate (inst/s)
host_op_rate                                282062201                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              324114822                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746224                       # Number of bytes of host memory used
host_seconds                                     5.38                       # Real time elapsed on the host
sim_insts                                  1517222700                       # Number of instructions simulated
sim_ops                                    1517222700                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       271552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1016128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1287680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       271552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        271552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       496576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          496576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7759                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7759                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    155757552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    582833528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             738591080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    155757552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        155757552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       284827445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            284827445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       284827445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    155757552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    582833528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023418525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       20120                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7759                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7759                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1287424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  496064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1287680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               496576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              410                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1741680500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20120                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7759                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.906677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.013164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.495377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3510     45.24%     45.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2112     27.22%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          751      9.68%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          345      4.45%     86.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          220      2.84%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          112      1.44%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          106      1.37%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      0.76%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          543      7.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7758                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.273684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.207764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.498790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4      0.84%      0.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            36      7.58%      8.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            88     18.53%     26.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           105     22.11%     49.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            98     20.63%     69.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            59     12.42%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            41      8.63%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            17      3.58%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            12      2.53%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             6      1.26%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.63%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.21%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.21%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.21%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.21%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.317895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.300045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.791567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              404     85.05%     85.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.26%     86.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52     10.95%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      2.32%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           475                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    294255250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               671430250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  100580000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14627.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33377.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       738.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       284.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    738.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4087                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      62472.85                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                651641760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                355558500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1904822400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1287109440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          25002843840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          47313878850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         188178670500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           264694525290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            691.463261                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    227140250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      58240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1458724000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                667495080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                364208625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1968033600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1256906160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          25002843840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          47829047130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         187726768500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           264815302935                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            691.778769                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    268757250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      58240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1417122750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5405                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1664     48.15%     48.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.23%     48.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      0.06%     48.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1782     51.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3456                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1662     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.24%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      0.06%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1662     49.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3334                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1466424500     84.10%     84.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 5057000      0.29%     84.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                  770000      0.04%     84.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               271422500     15.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1743674000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998798                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.932660                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.964699                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      3.85%      3.85% # number of syscalls executed
system.cpu.kern.syscall::3                          2      7.69%     11.54% # number of syscalls executed
system.cpu.kern.syscall::4                          4     15.38%     26.92% # number of syscalls executed
system.cpu.kern.syscall::6                          3     11.54%     38.46% # number of syscalls executed
system.cpu.kern.syscall::17                         2      7.69%     46.15% # number of syscalls executed
system.cpu.kern.syscall::19                         1      3.85%     50.00% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.85%     53.85% # number of syscalls executed
system.cpu.kern.syscall::45                         3     11.54%     65.38% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.85%     69.23% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.85%     73.08% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.85%     76.92% # number of syscalls executed
system.cpu.kern.syscall::71                         5     19.23%     96.15% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.85%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     26                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   120      3.27%      3.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.14%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3242     88.36%     91.77% # number of callpals executed
system.cpu.kern.callpal::rdps                      13      0.35%     92.12% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.15% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rti                      204      5.56%     97.74% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      1.14%     98.88% # number of callpals executed
system.cpu.kern.callpal::imb                        8      0.22%     99.10% # number of callpals executed
system.cpu.kern.callpal::rdunique                  33      0.90%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3669                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               324                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 193                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 193                      
system.cpu.kern.mode_good::user                   193                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.595679                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.746615                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          975231500     55.93%     55.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            768442500     44.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      120                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             25718                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              577441                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.014525                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2392194                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2392194                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       304456                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          304456                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       159666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159666                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9486                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9769                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9769                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       464122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           464122                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       464122                       # number of overall hits
system.cpu.dcache.overall_hits::total          464122                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        40502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40502                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67054                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          683                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          683                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       107556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       107556                       # number of overall misses
system.cpu.dcache.overall_misses::total        107556                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2387550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2387550000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3806161117                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3806161117                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     33801750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33801750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6193711117                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6193711117                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6193711117                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6193711117                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       344958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       344958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       226720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       226720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        10169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9772                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9772                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       571678                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       571678                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       571678                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       571678                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.117411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117411                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.295757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.295757                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.067165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000307                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000307                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.188141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.188141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188141                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 58948.940793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58948.940793                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56762.625899                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56762.625899                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 49490.117130                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49490.117130                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 57585.919121                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57585.919121                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 57585.919121                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57585.919121                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       300669                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7057                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.605781                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        15891                       # number of writebacks
system.cpu.dcache.writebacks::total             15891                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        25137                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25137                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        57110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57110                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          271                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          271                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        82247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        82247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82247                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        15365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15365                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9944                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          412                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          412                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        25309                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25309                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        25309                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25309                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    850351000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    850351000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    604399397                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    604399397                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     17452750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17452750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1454750397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1454750397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1454750397                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1454750397                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67438000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67438000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29956500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29956500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97394500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97394500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.043860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.040515                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040515                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000307                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000307                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.044271                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044271                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.044271                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044271                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 55343.377807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55343.377807                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 60780.309433                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60780.309433                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 42361.043689                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42361.043689                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 57479.568414                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57479.568414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 57479.568414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57479.568414                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224793.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224793.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223555.970149                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223555.970149                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224411.290323                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224411.290323                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             14817                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.817156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              435544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.413073                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.817156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999643                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999643                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            667177                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           667177                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       309177                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          309177                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       309177                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           309177                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       309177                       # number of overall hits
system.cpu.icache.overall_hits::total          309177                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        16997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16997                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        16997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        16997                       # number of overall misses
system.cpu.icache.overall_misses::total         16997                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    585834468                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    585834468                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    585834468                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    585834468                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    585834468                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    585834468                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       326174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       326174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       326174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       326174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       326174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       326174                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.052110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052110                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.052110                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052110                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.052110                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052110                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 34466.933459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34466.933459                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 34466.933459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34466.933459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 34466.933459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34466.933459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1170                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.892857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2169                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2169                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2169                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2169                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2169                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        14828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14828                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        14828                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14828                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        14828                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14828                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    472447020                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    472447020                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    472447020                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    472447020                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    472447020                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    472447020                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.045460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.045460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.045460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045460                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 31861.816833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31861.816833                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 31861.816833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31861.816833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 31861.816833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31861.816833                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 134                       # Transaction distribution
system.iobus.trans_dist::WriteResp                134                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              734000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     20138                       # number of replacements
system.l2.tags.tagsinuse                 16276.837728                       # Cycle average of tags in use
system.l2.tags.total_refs                      134840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36201                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.724759                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2709.427202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                 3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3491.354377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10073.056148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.165370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.213095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.614811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993459                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980408                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    932767                       # Number of tag accesses
system.l2.tags.data_accesses                   932767                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        10578                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6301                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16879                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15891                       # number of Writeback hits
system.l2.Writeback_hits::total                 15891                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         3540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3540                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         10578                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          9841                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20419                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        10578                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         9841                       # number of overall hits
system.l2.overall_hits::total                   20419                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4242                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         9474                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13716                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         6403                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6403                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4242                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15877                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20119                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4242                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15877                       # number of overall misses
system.l2.overall_misses::total                 20119                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    346322250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    784430000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1130752250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    555791500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     555791500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    346322250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1340221500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1686543750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    346322250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1340221500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1686543750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        14820                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        15775                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               30595                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15891                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15891                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9943                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        14820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        25718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40538                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        14820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        25718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40538                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.286235                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.600571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.448309                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.643971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.643971                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.286235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.617350                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.496300                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.286235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.617350                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.496300                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81641.265912                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82798.184505                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82440.379848                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86801.733562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86801.733562                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81641.265912                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84412.766896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83828.408470                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81641.265912                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84412.766896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83828.408470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7759                       # number of writebacks
system.l2.writebacks::total                      7759                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         9474                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13716                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         6403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6403                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20119                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    293204250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    665910500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    959114750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    476534500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    476534500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    293204250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1142445000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1435649250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    293204250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1142445000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1435649250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63238000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63238000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91452500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91452500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.286235                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.600571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.448309                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.643971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.643971                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.286235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.617350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.496300                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.286235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.617350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.496300                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69119.342291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70288.209837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69926.709682                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74423.629549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74423.629549                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69119.342291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71955.974051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71357.883096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69119.342291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71955.974051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71357.883096                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210793.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210793.333333                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210555.970149                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210555.970149                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210720.046083                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210720.046083                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14017                       # Transaction distribution
system.membus.trans_dist::ReadResp              14017                       # Transaction distribution
system.membus.trans_dist::WriteReq                134                       # Transaction distribution
system.membus.trans_dist::WriteResp               134                       # Transaction distribution
system.membus.trans_dist::Writeback              7759                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6403                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6403                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        47999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1784256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1784816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1784816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             28313                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   28313    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28313                       # Request fanout histogram
system.membus.reqLayer0.occupancy              663500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            65273500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy          107228750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          544252                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       454318                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        14883                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       387617                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          175672                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     45.321026                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           34004                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          580                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               403787                       # DTB read hits
system.switch_cpus.dtb.read_misses               3458                       # DTB read misses
system.switch_cpus.dtb.read_acv                    29                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           174779                       # DTB read accesses
system.switch_cpus.dtb.write_hits              250818                       # DTB write hits
system.switch_cpus.dtb.write_misses              1408                       # DTB write misses
system.switch_cpus.dtb.write_acv                   57                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           97204                       # DTB write accesses
system.switch_cpus.dtb.data_hits               654605                       # DTB hits
system.switch_cpus.dtb.data_misses               4866                       # DTB misses
system.switch_cpus.dtb.data_acv                    86                       # DTB access violations
system.switch_cpus.dtb.data_accesses           271983                       # DTB accesses
system.switch_cpus.itb.fetch_hits              155710                       # ITB hits
system.switch_cpus.itb.fetch_misses              4430                       # ITB misses
system.switch_cpus.itb.fetch_acv                   73                       # ITB acv
system.switch_cpus.itb.fetch_accesses          160140                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  3486855                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       622377                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2563213                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              544252                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       209676                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               2349381                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           47074                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1483                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          822                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        79743                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            326174                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          9684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               7                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      3077475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.832895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.174667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2593379     84.27%     84.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            42436      1.38%     85.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            45041      1.46%     87.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            55239      1.79%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            74280      2.41%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            27004      0.88%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            29140      0.95%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            29650      0.96%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           181306      5.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      3077475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.156087                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.735107                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           469337                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       2204152                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            330482                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         51795                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          21709                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        30878                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1857                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        2242970                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          5972                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          21709                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           499401                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          505102                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1446639                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            350587                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        254037                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        2149108                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2496                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          30266                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          14263                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         151876                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1464144                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2711815                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2708178                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3184                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       1193944                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           270197                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        57606                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        11210                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            350594                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       398638                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       264886                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        73271                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        55957                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1985077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        66317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1935734                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1667                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       346463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       185816                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        38442                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      3077475                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.629001                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.439135                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2362383     76.76%     76.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       264410      8.59%     85.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       128626      4.18%     89.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       109570      3.56%     93.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        86876      2.82%     95.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        53980      1.75%     97.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        39355      1.28%     98.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        26372      0.86%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5903      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      3077475                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           11722     18.23%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          32971     51.29%     69.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19592     30.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          495      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1217581     62.90%     62.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2311      0.12%     63.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1316      0.07%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            6      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          246      0.01%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       427583     22.09%     85.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       254798     13.16%     98.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        31395      1.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1935734                       # Type of FU issued
system.switch_cpus.iq.rate                   0.555152                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               64285                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033210                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      7005018                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      2394549                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1859118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9877                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5089                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4667                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1994370                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5154                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        14067                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        71517                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1830                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        28056                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          615                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        39533                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          21709                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          259831                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        174366                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      2092136                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5680                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        398638                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       264886                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        50847                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        171564                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1830                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        13289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        19954                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1916446                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        408572                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        19288                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 40742                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               661250                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           304021                       # Number of branches executed
system.switch_cpus.iew.exec_stores             252678                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.549620                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1872891                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1863785                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            959041                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           1299622                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.534517                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.737938                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       343623                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        27875                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        18460                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      3018437                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.575686                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.653152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2459107     81.47%     81.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       244407      8.10%     89.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        95469      3.16%     92.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        37447      1.24%     93.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        39315      1.30%     95.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        21225      0.70%     95.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        14820      0.49%     96.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        15495      0.51%     96.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        91152      3.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      3018437                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1737672                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1737672                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 563951                       # Number of memory references committed
system.switch_cpus.commit.loads                327121                       # Number of loads committed
system.switch_cpus.commit.membars               13661                       # Number of memory barriers committed
system.switch_cpus.commit.branches             277594                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4419                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1669032                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        25435                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        33234      1.91%      1.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1091311     62.80%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2198      0.13%     64.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1305      0.08%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            5      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     64.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          246      0.01%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       340782     19.61%     84.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       237194     13.65%     98.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        31395      1.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1737672                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         91152                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              4986002                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4222056                       # The number of ROB writes
system.switch_cpus.timesIdled                    8208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  409380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             1704932                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1704932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.045158                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.045158                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.488960                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.488960                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          2498434                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1316218                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3065                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2786                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           53945                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          35812                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              30903                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             30904                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               134                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              134                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            15891                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9943                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        29649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        68207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 97856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       948544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2663536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3612080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               8                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            56877                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  56877    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56877                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44396500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23085727                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          41636000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
