[%General]
%3Csource%3E=G:/yxz_project/bq79606/uart/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd
%3Cfilename%3E=G:\\yxz_project\\bq79606\\uart\\axi_uartlite_v1_02_a\\hdl\\verilog/uartlite_core.v
%3Cclass%3E=100
%3Cbasename%3E=uartlite_core
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=c_family, c_s_axi_aclk_freq_hz, c_baudrate, c_data_bits, c_use_parity, c_odd_parity
%3CportOrder%3E=clk, reset, bus2ip_data, bus2ip_rdce, bus2ip_wrce, bus2ip_cs, ip2bus_rdack, ip2bus_wrack, ip2bus_error, sin_dbus, rx, tx, interrupt
baud_rate_i\category=105
baud_rate_i\port=0
baud_rate_i\alias=BAUD_RATE_I
bus2ip_cs\category=117
bus2ip_cs\port=1
bus2ip_cs\alias=bus2ip_cs
bus2ip_cs\type\Subtype\mark1=ieee::std_logic
bus2ip_cs\type\Subtype\mark2=ieee::std_logic
bus2ip_data\category=117
bus2ip_data\port=1
bus2ip_data\alias=bus2ip_data
bus2ip_data\type\Subtype\mark1=ieee::std_logic_vector
bus2ip_data\type\Subtype\mark2=ieee::std_logic_vector
bus2ip_data\type\Subtype\constraint\0\Range\dir=true
bus2ip_data\type\Subtype\constraint\0\Range\left\Constant\value=0
bus2ip_data\type\Subtype\constraint\0\Range\left\Constant\units=
bus2ip_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
bus2ip_data\type\Subtype\constraint\0\Range\right\Constant\value=7
bus2ip_data\type\Subtype\constraint\0\Range\right\Constant\units=
bus2ip_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
bus2ip_rdce\category=117
bus2ip_rdce\port=1
bus2ip_rdce\alias=bus2ip_rdce
bus2ip_rdce\type\Subtype\mark1=ieee::std_logic_vector
bus2ip_rdce\type\Subtype\mark2=ieee::std_logic_vector
bus2ip_rdce\type\Subtype\constraint\0\Range\dir=true
bus2ip_rdce\type\Subtype\constraint\0\Range\left\Constant\value=0
bus2ip_rdce\type\Subtype\constraint\0\Range\left\Constant\units=
bus2ip_rdce\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
bus2ip_rdce\type\Subtype\constraint\0\Range\right\Constant\value=3
bus2ip_rdce\type\Subtype\constraint\0\Range\right\Constant\units=
bus2ip_rdce\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
bus2ip_wrce\category=117
bus2ip_wrce\port=1
bus2ip_wrce\alias=bus2ip_wrce
bus2ip_wrce\type\Subtype\mark1=ieee::std_logic_vector
bus2ip_wrce\type\Subtype\mark2=ieee::std_logic_vector
bus2ip_wrce\type\Subtype\constraint\0\Range\dir=true
bus2ip_wrce\type\Subtype\constraint\0\Range\left\Constant\value=0
bus2ip_wrce\type\Subtype\constraint\0\Range\left\Constant\units=
bus2ip_wrce\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
bus2ip_wrce\type\Subtype\constraint\0\Range\right\Constant\value=3
bus2ip_wrce\type\Subtype\constraint\0\Range\right\Constant\units=
bus2ip_wrce\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_baudrate\category=111
c_baudrate\port=0
c_baudrate\alias=C_BAUDRATE
c_baudrate\type\Subtype\mark1=ieee::integer
c_baudrate\type\Subtype\mark2=ieee::integer
c_baudrate\init\Constant\value=9600
c_baudrate\init\Constant\units=
c_baudrate\init\Constant\typeClass=304
c_data_bits\category=111
c_data_bits\port=0
c_data_bits\alias=C_DATA_BITS
c_data_bits\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=5
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=8
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_data_bits\init\Constant\value=8
c_data_bits\init\Constant\units=
c_data_bits\init\Constant\typeClass=304
c_family\category=111
c_family\port=0
c_family\alias=C_FAMILY
c_family\type\Subtype\mark1=ieee::string
c_family\type\Subtype\mark2=ieee::string
c_family\init\Constant\value=\"virtex6\"
c_family\init\Constant\units=
c_family\init\Constant\typeClass=0
c_odd_parity\category=111
c_odd_parity\port=0
c_odd_parity\alias=C_ODD_PARITY
c_odd_parity\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_odd_parity\init\Constant\value=0
c_odd_parity\init\Constant\units=
c_odd_parity\init\Constant\typeClass=304
c_s_axi_aclk_freq_hz\category=111
c_s_axi_aclk_freq_hz\port=0
c_s_axi_aclk_freq_hz\alias=C_S_AXI_ACLK_FREQ_HZ
c_s_axi_aclk_freq_hz\type\Subtype\mark1=ieee::integer
c_s_axi_aclk_freq_hz\type\Subtype\mark2=ieee::integer
c_s_axi_aclk_freq_hz\init\Constant\value=100_000_000
c_s_axi_aclk_freq_hz\init\Constant\units=
c_s_axi_aclk_freq_hz\init\Constant\typeClass=304
c_use_parity\category=111
c_use_parity\port=0
c_use_parity\alias=C_USE_PARITY
c_use_parity\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_use_parity\init\Constant\value=0
c_use_parity\init\Constant\units=
c_use_parity\init\Constant\typeClass=304
calc_ratio\category=109
calc_ratio\port=0
calc_ratio\alias=CALC_RATIO
calc_ratio\%3CportOrder-0%3E=c_s_axi_aclk_freq_hz, c_baudrate
calc_ratio\Ports-0\c_s_axi_aclk_freq_hz\category=117
calc_ratio\Ports-0\c_s_axi_aclk_freq_hz\port=1
calc_ratio\Ports-0\c_s_axi_aclk_freq_hz\alias=C_S_AXI_ACLK_FREQ_HZ
calc_ratio\Ports-0\c_s_axi_aclk_freq_hz\type\Subtype\mark1=ieee::integer
calc_ratio\Ports-0\c_s_axi_aclk_freq_hz\type\Subtype\mark2=ieee::integer
calc_ratio\Ports-0\c_baudrate\category=117
calc_ratio\Ports-0\c_baudrate\port=1
calc_ratio\Ports-0\c_baudrate\alias=C_BAUDRATE
calc_ratio\Ports-0\c_baudrate\type\Subtype\mark1=ieee::integer
calc_ratio\Ports-0\c_baudrate\type\Subtype\mark2=ieee::integer
calc_ratio\Ports-0\%3Creturn%3E\category=118
calc_ratio\Ports-0\%3Creturn%3E\port=0
calc_ratio\Ports-0\%3Creturn%3E\alias=<return>
calc_ratio\Ports-0\%3Creturn%3E\type\Subtype\mark1=ieee::integer
clear_status_reg\category=113
clear_status_reg\port=0
clear_status_reg\alias=CLEAR_STATUS_REG
clk\category=117
clk\port=1
clk\alias=Clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
clr_status\category=117
clr_status\port=0
clr_status\alias=clr_Status
clr_status\type\Subtype\mark1=ieee::std_logic
clr_status\type\Subtype\mark2=ieee::std_logic
ctrl_reg_dff\category=113
ctrl_reg_dff\port=0
ctrl_reg_dff\alias=CTRL_REG_DFF
en_16x_baud\category=117
en_16x_baud\port=0
en_16x_baud\alias=en_16x_Baud
en_16x_baud\type\Subtype\mark1=ieee::std_logic
en_16x_baud\type\Subtype\mark2=ieee::std_logic
enable_interrupts\category=117
enable_interrupts\port=0
enable_interrupts\alias=enable_interrupts
enable_interrupts\type\Subtype\mark1=ieee::std_logic
enable_interrupts\type\Subtype\mark2=ieee::std_logic
interrupt\category=117
interrupt\port=2
interrupt\alias=Interrupt
interrupt\type\Subtype\mark1=ieee::std_logic
interrupt\type\Subtype\mark2=ieee::std_logic
interrupt_dff\category=113
interrupt_dff\port=0
interrupt_dff\alias=INTERRUPT_DFF
ip2bus_error\category=117
ip2bus_error\port=2
ip2bus_error\alias=ip2bus_error
ip2bus_error\type\Subtype\mark1=ieee::std_logic
ip2bus_error\type\Subtype\mark2=ieee::std_logic
ip2bus_rdack\category=117
ip2bus_rdack\port=2
ip2bus_rdack\alias=ip2bus_rdack
ip2bus_rdack\type\Subtype\mark1=ieee::std_logic
ip2bus_rdack\type\Subtype\mark2=ieee::std_logic
ip2bus_wrack\category=117
ip2bus_wrack\port=2
ip2bus_wrack\alias=ip2bus_wrack
ip2bus_wrack\type\Subtype\mark1=ieee::std_logic
ip2bus_wrack\type\Subtype\mark2=ieee::std_logic
no_parity\category=110
no_parity\port=0
no_parity\alias=NO_PARITY
ratio\category=106
ratio\port=0
ratio\alias=RATIO
ratio\type\Subtype\mark1=ieee::integer
ratio\type\Subtype\mark2=ieee::integer
read_mux\category=113
read_mux\port=0
read_mux\alias=READ_MUX
reset\category=117
reset\port=1
reset\alias=Reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
reset_rx_fifo\category=117
reset_rx_fifo\port=0
reset_rx_fifo\alias=reset_RX_FIFO
reset_rx_fifo\type\Subtype\mark1=ieee::std_logic
reset_rx_fifo\type\Subtype\mark2=ieee::std_logic
reset_tx_fifo\category=117
reset_tx_fifo\port=0
reset_tx_fifo\alias=reset_TX_FIFO
reset_tx_fifo\type\Subtype\mark1=ieee::std_logic
reset_tx_fifo\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=RTL
rx\category=117
rx\port=1
rx\alias=RX
rx\type\Subtype\mark1=ieee::std_logic
rx\type\Subtype\mark2=ieee::std_logic
rx_buffer_data_dff_i\category=113
rx_buffer_data_dff_i\port=0
rx_buffer_data_dff_i\alias=RX_BUFFER_DATA_DFF_I
rx_buffer_full\category=117
rx_buffer_full\port=0
rx_buffer_full\alias=rx_Buffer_Full
rx_buffer_full\type\Subtype\mark1=ieee::std_logic
rx_buffer_full\type\Subtype\mark2=ieee::std_logic
rx_data\category=117
rx_data\port=0
rx_data\alias=rx_Data
rx_data\type\Subtype\mark1=ieee::std_logic_vector
rx_data\type\Subtype\mark2=ieee::std_logic_vector
rx_data\type\Subtype\constraint\0\Range\dir=true
rx_data\type\Subtype\constraint\0\Range\left\Constant\value=0
rx_data\type\Subtype\constraint\0\Range\left\Constant\units=
rx_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rx_data\type\Subtype\constraint\0\Range\right\Binop\op=423
rx_data\type\Subtype\constraint\0\Range\right\Binop\left\Signal\entry=uartlite_core::c_data_bits
rx_data\type\Subtype\constraint\0\Range\right\Binop\right\Constant\value=1
rx_data\type\Subtype\constraint\0\Range\right\Binop\right\Constant\units=
rx_data\type\Subtype\constraint\0\Range\right\Binop\right\Constant\typeClass=304
rx_data_present\category=117
rx_data_present\port=0
rx_data_present\alias=rx_Data_Present
rx_data_present\type\Subtype\mark1=ieee::std_logic
rx_data_present\type\Subtype\mark2=ieee::std_logic
rx_data_present_pre\category=117
rx_data_present_pre\port=0
rx_data_present_pre\alias=rx_Data_Present_Pre
rx_data_present_pre\type\Subtype\mark1=ieee::std_logic
rx_data_present_pre\type\Subtype\mark2=ieee::std_logic
rx_frame_error\category=117
rx_frame_error\port=0
rx_frame_error\alias=rx_Frame_Error
rx_frame_error\type\Subtype\mark1=ieee::std_logic
rx_frame_error\type\Subtype\mark2=ieee::std_logic
rx_frame_error_dff\category=113
rx_frame_error_dff\port=0
rx_frame_error_dff\alias=RX_FRAME_ERROR_DFF
rx_overrun_error\category=117
rx_overrun_error\port=0
rx_overrun_error\alias=rx_Overrun_Error
rx_overrun_error\type\Subtype\mark1=ieee::std_logic
rx_overrun_error\type\Subtype\mark2=ieee::std_logic
rx_overrun_error_dff\category=113
rx_overrun_error_dff\port=0
rx_overrun_error_dff\alias=RX_OVERRUN_ERROR_DFF
rx_parity_error\category=117
rx_parity_error\port=0
rx_parity_error\alias=rx_Parity_Error
rx_parity_error\type\Subtype\mark1=ieee::std_logic
rx_parity_error\type\Subtype\mark2=ieee::std_logic
sin_dbus\category=117
sin_dbus\port=2
sin_dbus\alias=SIn_DBus
sin_dbus\type\Subtype\mark1=ieee::std_logic_vector
sin_dbus\type\Subtype\mark2=ieee::std_logic_vector
sin_dbus\type\Subtype\constraint\0\Range\dir=true
sin_dbus\type\Subtype\constraint\0\Range\left\Constant\value=0
sin_dbus\type\Subtype\constraint\0\Range\left\Constant\units=
sin_dbus\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sin_dbus\type\Subtype\constraint\0\Range\right\Constant\value=7
sin_dbus\type\Subtype\constraint\0\Range\right\Constant\units=
sin_dbus\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
status_reg\category=117
status_reg\port=0
status_reg\alias=status_reg
status_reg\type\Subtype\mark1=ieee::std_logic_vector
status_reg\type\Subtype\mark2=ieee::std_logic_vector
status_reg\type\Subtype\constraint\0\Range\dir=true
status_reg\type\Subtype\constraint\0\Range\left\Constant\value=0
status_reg\type\Subtype\constraint\0\Range\left\Constant\units=
status_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
status_reg\type\Subtype\constraint\0\Range\right\Constant\value=7
status_reg\type\Subtype\constraint\0\Range\right\Constant\units=
status_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
tx\category=117
tx\port=2
tx\alias=TX
tx\type\Subtype\mark1=ieee::std_logic
tx\type\Subtype\mark2=ieee::std_logic
tx_buffer_empty\category=117
tx_buffer_empty\port=0
tx_buffer_empty\alias=tx_Buffer_Empty
tx_buffer_empty\type\Subtype\mark1=ieee::std_logic
tx_buffer_empty\type\Subtype\mark2=ieee::std_logic
tx_buffer_empty_dff_i\category=113
tx_buffer_empty_dff_i\port=0
tx_buffer_empty_dff_i\alias=TX_BUFFER_EMPTY_DFF_I
tx_buffer_empty_pre\category=117
tx_buffer_empty_pre\port=0
tx_buffer_empty_pre\alias=tx_Buffer_Empty_Pre
tx_buffer_empty_pre\type\Subtype\mark1=ieee::std_logic
tx_buffer_empty_pre\type\Subtype\mark2=ieee::std_logic
tx_buffer_full\category=117
tx_buffer_full\port=0
tx_buffer_full\alias=tx_Buffer_Full
tx_buffer_full\type\Subtype\mark1=ieee::std_logic
tx_buffer_full\type\Subtype\mark2=ieee::std_logic
uartlite_core\category=100
uartlite_core\port=0
uartlite_core\alias=uartlite_core
uartlite_rx_i\category=105
uartlite_rx_i\port=0
uartlite_rx_i\alias=UARTLITE_RX_I
uartlite_tx_i\category=105
uartlite_tx_i\port=0
uartlite_tx_i\alias=UARTLITE_TX_I
using_parity\category=110
using_parity\port=0
using_parity\alias=USING_PARITY
%3ChasCode%3E=true
