
"smart_sources:2. notes/Direct Mapped Cache.md": {"path":"2. notes/Direct Mapped Cache.md","last_embed":{"hash":null},"embeddings":{},"last_read":{"hash":"9h93he","at":1760976445875},"class_name":"SmartSource","last_import":{"mtime":1697907097000,"size":3185,"at":1760976445877,"hash":"9h93he"},"blocks":{"#---frontmatter---":[1,9],"#Direct Mapped Cache":[10,51],"#Direct Mapped Cache#{1}":[11,11],"#Direct Mapped Cache#Introduzione":[12,14],"#Direct Mapped Cache#Introduzione#{1}":[13,14],"#Direct Mapped Cache#Composizione":[15,26],"#Direct Mapped Cache#Composizione#{1}":[16,18],"#Direct Mapped Cache#Composizione#{2}":[19,19],"#Direct Mapped Cache#Composizione#{3}":[20,20],"#Direct Mapped Cache#Composizione#{4}":[21,22],"#Direct Mapped Cache#Composizione#{5}":[23,26],"#Direct Mapped Cache#Workflow":[27,50],"#Direct Mapped Cache#Workflow#Lettura":[28,41],"#Direct Mapped Cache#Workflow#Lettura#{1}":[29,29],"#Direct Mapped Cache#Workflow#Lettura#{2}":[30,30],"#Direct Mapped Cache#Workflow#Lettura#{3}":[31,37],"#Direct Mapped Cache#Workflow#Lettura#{4}":[38,38],"#Direct Mapped Cache#Workflow#Lettura#{5}":[39,39],"#Direct Mapped Cache#Workflow#Lettura#{6}":[40,41],"#Direct Mapped Cache#Workflow#Scrittura":[42,50],"#Direct Mapped Cache#Workflow#Scrittura#{1}":[43,47],"#Direct Mapped Cache#Workflow#Scrittura#{2}":[48,48],"#Direct Mapped Cache#Workflow#Scrittura#{3}":[49,50],"#Direct Mapped Cache#Referenze":[51,51]},"outlinks":[{"title":"Lecture 18102023151217","target":"Lecture 18102023151217","line":8},{"title":"cache","target":"Cache","line":13},{"title":"RAM","target":"RAM","line":16},{"title":"CPU","target":"CPU","line":29},{"title":"multiprocessing","target":"Multiprocessori","line":47}],"metadata":{"tags":["#category/note","#status/finished","#topic/architettura-degli-elaboratori"],"date":"18-10-2023 22:27:02","links":["[[Lecture 18102023151217]]"]},"task_lines":[]},