
STM32F411CEU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e74  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08004014  08004014  00014014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040f8  080040f8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080040f8  080040f8  000140f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004100  08004100  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004100  08004100  00014100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004104  08004104  00014104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004108  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  20000070  08004178  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000160  08004178  00020160  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000af63  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a33  00000000  00000000  0002b003  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009b0  00000000  00000000  0002ca38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008f8  00000000  00000000  0002d3e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016ae2  00000000  00000000  0002dce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000838e  00000000  00000000  000447c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00087ffd  00000000  00000000  0004cb50  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d4b4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e90  00000000  00000000  000d4bc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003ffc 	.word	0x08003ffc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003ffc 	.word	0x08003ffc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000584:	4b0e      	ldr	r3, [pc, #56]	; (80005c0 <HAL_Init+0x40>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a0d      	ldr	r2, [pc, #52]	; (80005c0 <HAL_Init+0x40>)
 800058a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800058e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000590:	4b0b      	ldr	r3, [pc, #44]	; (80005c0 <HAL_Init+0x40>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a0a      	ldr	r2, [pc, #40]	; (80005c0 <HAL_Init+0x40>)
 8000596:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800059a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800059c:	4b08      	ldr	r3, [pc, #32]	; (80005c0 <HAL_Init+0x40>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a07      	ldr	r2, [pc, #28]	; (80005c0 <HAL_Init+0x40>)
 80005a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a8:	2003      	movs	r0, #3
 80005aa:	f000 f92f 	bl	800080c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ae:	2000      	movs	r0, #0
 80005b0:	f000 f808 	bl	80005c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b4:	f002 fc1c 	bl	8002df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005b8:	2300      	movs	r3, #0
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40023c00 	.word	0x40023c00

080005c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005cc:	4b12      	ldr	r3, [pc, #72]	; (8000618 <HAL_InitTick+0x54>)
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	4b12      	ldr	r3, [pc, #72]	; (800061c <HAL_InitTick+0x58>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4619      	mov	r1, r3
 80005d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005da:	fbb3 f3f1 	udiv	r3, r3, r1
 80005de:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 f939 	bl	800085a <HAL_SYSTICK_Config>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ee:	2301      	movs	r3, #1
 80005f0:	e00e      	b.n	8000610 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2b0f      	cmp	r3, #15
 80005f6:	d80a      	bhi.n	800060e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f8:	2200      	movs	r2, #0
 80005fa:	6879      	ldr	r1, [r7, #4]
 80005fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000600:	f000 f90f 	bl	8000822 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000604:	4a06      	ldr	r2, [pc, #24]	; (8000620 <HAL_InitTick+0x5c>)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800060a:	2300      	movs	r3, #0
 800060c:	e000      	b.n	8000610 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800060e:	2301      	movs	r3, #1
}
 8000610:	4618      	mov	r0, r3
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000008 	.word	0x20000008
 800061c:	20000004 	.word	0x20000004
 8000620:	20000000 	.word	0x20000000

08000624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <HAL_IncTick+0x20>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	461a      	mov	r2, r3
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <HAL_IncTick+0x24>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4413      	add	r3, r2
 8000634:	4a04      	ldr	r2, [pc, #16]	; (8000648 <HAL_IncTick+0x24>)
 8000636:	6013      	str	r3, [r2, #0]
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	20000004 	.word	0x20000004
 8000648:	20000098 	.word	0x20000098

0800064c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  return uwTick;
 8000650:	4b03      	ldr	r3, [pc, #12]	; (8000660 <HAL_GetTick+0x14>)
 8000652:	681b      	ldr	r3, [r3, #0]
}
 8000654:	4618      	mov	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	20000098 	.word	0x20000098

08000664 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800066c:	f7ff ffee 	bl	800064c <HAL_GetTick>
 8000670:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800067c:	d005      	beq.n	800068a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <HAL_Delay+0x40>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	461a      	mov	r2, r3
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	4413      	add	r3, r2
 8000688:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800068a:	bf00      	nop
 800068c:	f7ff ffde 	bl	800064c <HAL_GetTick>
 8000690:	4602      	mov	r2, r0
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	1ad3      	subs	r3, r2, r3
 8000696:	68fa      	ldr	r2, [r7, #12]
 8000698:	429a      	cmp	r2, r3
 800069a:	d8f7      	bhi.n	800068c <HAL_Delay+0x28>
  {
  }
}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000004 	.word	0x20000004

080006a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	f003 0307 	and.w	r3, r3, #7
 80006b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <__NVIC_SetPriorityGrouping+0x44>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006be:	68ba      	ldr	r2, [r7, #8]
 80006c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006c4:	4013      	ands	r3, r2
 80006c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006da:	4a04      	ldr	r2, [pc, #16]	; (80006ec <__NVIC_SetPriorityGrouping+0x44>)
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	60d3      	str	r3, [r2, #12]
}
 80006e0:	bf00      	nop
 80006e2:	3714      	adds	r7, #20
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	e000ed00 	.word	0xe000ed00

080006f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f4:	4b04      	ldr	r3, [pc, #16]	; (8000708 <__NVIC_GetPriorityGrouping+0x18>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	0a1b      	lsrs	r3, r3, #8
 80006fa:	f003 0307 	and.w	r3, r3, #7
}
 80006fe:	4618      	mov	r0, r3
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr
 8000708:	e000ed00 	.word	0xe000ed00

0800070c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	6039      	str	r1, [r7, #0]
 8000716:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071c:	2b00      	cmp	r3, #0
 800071e:	db0a      	blt.n	8000736 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	b2da      	uxtb	r2, r3
 8000724:	490c      	ldr	r1, [pc, #48]	; (8000758 <__NVIC_SetPriority+0x4c>)
 8000726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072a:	0112      	lsls	r2, r2, #4
 800072c:	b2d2      	uxtb	r2, r2
 800072e:	440b      	add	r3, r1
 8000730:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000734:	e00a      	b.n	800074c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	b2da      	uxtb	r2, r3
 800073a:	4908      	ldr	r1, [pc, #32]	; (800075c <__NVIC_SetPriority+0x50>)
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	f003 030f 	and.w	r3, r3, #15
 8000742:	3b04      	subs	r3, #4
 8000744:	0112      	lsls	r2, r2, #4
 8000746:	b2d2      	uxtb	r2, r2
 8000748:	440b      	add	r3, r1
 800074a:	761a      	strb	r2, [r3, #24]
}
 800074c:	bf00      	nop
 800074e:	370c      	adds	r7, #12
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr
 8000758:	e000e100 	.word	0xe000e100
 800075c:	e000ed00 	.word	0xe000ed00

08000760 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000760:	b480      	push	{r7}
 8000762:	b089      	sub	sp, #36	; 0x24
 8000764:	af00      	add	r7, sp, #0
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	60b9      	str	r1, [r7, #8]
 800076a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000774:	69fb      	ldr	r3, [r7, #28]
 8000776:	f1c3 0307 	rsb	r3, r3, #7
 800077a:	2b04      	cmp	r3, #4
 800077c:	bf28      	it	cs
 800077e:	2304      	movcs	r3, #4
 8000780:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	3304      	adds	r3, #4
 8000786:	2b06      	cmp	r3, #6
 8000788:	d902      	bls.n	8000790 <NVIC_EncodePriority+0x30>
 800078a:	69fb      	ldr	r3, [r7, #28]
 800078c:	3b03      	subs	r3, #3
 800078e:	e000      	b.n	8000792 <NVIC_EncodePriority+0x32>
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000794:	f04f 32ff 	mov.w	r2, #4294967295
 8000798:	69bb      	ldr	r3, [r7, #24]
 800079a:	fa02 f303 	lsl.w	r3, r2, r3
 800079e:	43da      	mvns	r2, r3
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	401a      	ands	r2, r3
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007a8:	f04f 31ff 	mov.w	r1, #4294967295
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	fa01 f303 	lsl.w	r3, r1, r3
 80007b2:	43d9      	mvns	r1, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b8:	4313      	orrs	r3, r2
         );
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3724      	adds	r7, #36	; 0x24
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
	...

080007c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3b01      	subs	r3, #1
 80007d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007d8:	d301      	bcc.n	80007de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007da:	2301      	movs	r3, #1
 80007dc:	e00f      	b.n	80007fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007de:	4a0a      	ldr	r2, [pc, #40]	; (8000808 <SysTick_Config+0x40>)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3b01      	subs	r3, #1
 80007e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007e6:	210f      	movs	r1, #15
 80007e8:	f04f 30ff 	mov.w	r0, #4294967295
 80007ec:	f7ff ff8e 	bl	800070c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007f0:	4b05      	ldr	r3, [pc, #20]	; (8000808 <SysTick_Config+0x40>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007f6:	4b04      	ldr	r3, [pc, #16]	; (8000808 <SysTick_Config+0x40>)
 80007f8:	2207      	movs	r2, #7
 80007fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007fc:	2300      	movs	r3, #0
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	e000e010 	.word	0xe000e010

0800080c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f7ff ff47 	bl	80006a8 <__NVIC_SetPriorityGrouping>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000822:	b580      	push	{r7, lr}
 8000824:	b086      	sub	sp, #24
 8000826:	af00      	add	r7, sp, #0
 8000828:	4603      	mov	r3, r0
 800082a:	60b9      	str	r1, [r7, #8]
 800082c:	607a      	str	r2, [r7, #4]
 800082e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000834:	f7ff ff5c 	bl	80006f0 <__NVIC_GetPriorityGrouping>
 8000838:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	68b9      	ldr	r1, [r7, #8]
 800083e:	6978      	ldr	r0, [r7, #20]
 8000840:	f7ff ff8e 	bl	8000760 <NVIC_EncodePriority>
 8000844:	4602      	mov	r2, r0
 8000846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800084a:	4611      	mov	r1, r2
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff ff5d 	bl	800070c <__NVIC_SetPriority>
}
 8000852:	bf00      	nop
 8000854:	3718      	adds	r7, #24
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	b082      	sub	sp, #8
 800085e:	af00      	add	r7, sp, #0
 8000860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f7ff ffb0 	bl	80007c8 <SysTick_Config>
 8000868:	4603      	mov	r3, r0
}
 800086a:	4618      	mov	r0, r3
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000874:	b480      	push	{r7}
 8000876:	b089      	sub	sp, #36	; 0x24
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800087e:	2300      	movs	r3, #0
 8000880:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000882:	2300      	movs	r3, #0
 8000884:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000886:	2300      	movs	r3, #0
 8000888:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800088a:	2300      	movs	r3, #0
 800088c:	61fb      	str	r3, [r7, #28]
 800088e:	e159      	b.n	8000b44 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000890:	2201      	movs	r2, #1
 8000892:	69fb      	ldr	r3, [r7, #28]
 8000894:	fa02 f303 	lsl.w	r3, r2, r3
 8000898:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	697a      	ldr	r2, [r7, #20]
 80008a0:	4013      	ands	r3, r2
 80008a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80008a4:	693a      	ldr	r2, [r7, #16]
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	f040 8148 	bne.w	8000b3e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	2b02      	cmp	r3, #2
 80008b4:	d003      	beq.n	80008be <HAL_GPIO_Init+0x4a>
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	d123      	bne.n	8000906 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80008be:	69fb      	ldr	r3, [r7, #28]
 80008c0:	08da      	lsrs	r2, r3, #3
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	3208      	adds	r2, #8
 80008c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008cc:	69fb      	ldr	r3, [r7, #28]
 80008ce:	f003 0307 	and.w	r3, r3, #7
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	220f      	movs	r2, #15
 80008d6:	fa02 f303 	lsl.w	r3, r2, r3
 80008da:	43db      	mvns	r3, r3
 80008dc:	69ba      	ldr	r2, [r7, #24]
 80008de:	4013      	ands	r3, r2
 80008e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	691a      	ldr	r2, [r3, #16]
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	f003 0307 	and.w	r3, r3, #7
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	fa02 f303 	lsl.w	r3, r2, r3
 80008f2:	69ba      	ldr	r2, [r7, #24]
 80008f4:	4313      	orrs	r3, r2
 80008f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80008f8:	69fb      	ldr	r3, [r7, #28]
 80008fa:	08da      	lsrs	r2, r3, #3
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	3208      	adds	r2, #8
 8000900:	69b9      	ldr	r1, [r7, #24]
 8000902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	2203      	movs	r2, #3
 8000912:	fa02 f303 	lsl.w	r3, r2, r3
 8000916:	43db      	mvns	r3, r3
 8000918:	69ba      	ldr	r2, [r7, #24]
 800091a:	4013      	ands	r3, r2
 800091c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	f003 0203 	and.w	r2, r3, #3
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	69ba      	ldr	r2, [r7, #24]
 8000930:	4313      	orrs	r3, r2
 8000932:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	69ba      	ldr	r2, [r7, #24]
 8000938:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d00b      	beq.n	800095a <HAL_GPIO_Init+0xe6>
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	2b02      	cmp	r3, #2
 8000948:	d007      	beq.n	800095a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800094e:	2b11      	cmp	r3, #17
 8000950:	d003      	beq.n	800095a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	2b12      	cmp	r3, #18
 8000958:	d130      	bne.n	80009bc <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	689b      	ldr	r3, [r3, #8]
 800095e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	005b      	lsls	r3, r3, #1
 8000964:	2203      	movs	r2, #3
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	43db      	mvns	r3, r3
 800096c:	69ba      	ldr	r2, [r7, #24]
 800096e:	4013      	ands	r3, r2
 8000970:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	68da      	ldr	r2, [r3, #12]
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	fa02 f303 	lsl.w	r3, r2, r3
 800097e:	69ba      	ldr	r2, [r7, #24]
 8000980:	4313      	orrs	r3, r2
 8000982:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	69ba      	ldr	r2, [r7, #24]
 8000988:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000990:	2201      	movs	r2, #1
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	fa02 f303 	lsl.w	r3, r2, r3
 8000998:	43db      	mvns	r3, r3
 800099a:	69ba      	ldr	r2, [r7, #24]
 800099c:	4013      	ands	r3, r2
 800099e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	091b      	lsrs	r3, r3, #4
 80009a6:	f003 0201 	and.w	r2, r3, #1
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	fa02 f303 	lsl.w	r3, r2, r3
 80009b0:	69ba      	ldr	r2, [r7, #24]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	69ba      	ldr	r2, [r7, #24]
 80009ba:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	68db      	ldr	r3, [r3, #12]
 80009c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	2203      	movs	r2, #3
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	43db      	mvns	r3, r3
 80009ce:	69ba      	ldr	r2, [r7, #24]
 80009d0:	4013      	ands	r3, r2
 80009d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	689a      	ldr	r2, [r3, #8]
 80009d8:	69fb      	ldr	r3, [r7, #28]
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	69ba      	ldr	r2, [r7, #24]
 80009e2:	4313      	orrs	r3, r2
 80009e4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	69ba      	ldr	r2, [r7, #24]
 80009ea:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	f000 80a2 	beq.w	8000b3e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	4b56      	ldr	r3, [pc, #344]	; (8000b58 <HAL_GPIO_Init+0x2e4>)
 8000a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a02:	4a55      	ldr	r2, [pc, #340]	; (8000b58 <HAL_GPIO_Init+0x2e4>)
 8000a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a08:	6453      	str	r3, [r2, #68]	; 0x44
 8000a0a:	4b53      	ldr	r3, [pc, #332]	; (8000b58 <HAL_GPIO_Init+0x2e4>)
 8000a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a16:	4a51      	ldr	r2, [pc, #324]	; (8000b5c <HAL_GPIO_Init+0x2e8>)
 8000a18:	69fb      	ldr	r3, [r7, #28]
 8000a1a:	089b      	lsrs	r3, r3, #2
 8000a1c:	3302      	adds	r3, #2
 8000a1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	f003 0303 	and.w	r3, r3, #3
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	220f      	movs	r2, #15
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	69ba      	ldr	r2, [r7, #24]
 8000a36:	4013      	ands	r3, r2
 8000a38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a48      	ldr	r2, [pc, #288]	; (8000b60 <HAL_GPIO_Init+0x2ec>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d019      	beq.n	8000a76 <HAL_GPIO_Init+0x202>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a47      	ldr	r2, [pc, #284]	; (8000b64 <HAL_GPIO_Init+0x2f0>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d013      	beq.n	8000a72 <HAL_GPIO_Init+0x1fe>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a46      	ldr	r2, [pc, #280]	; (8000b68 <HAL_GPIO_Init+0x2f4>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d00d      	beq.n	8000a6e <HAL_GPIO_Init+0x1fa>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a45      	ldr	r2, [pc, #276]	; (8000b6c <HAL_GPIO_Init+0x2f8>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d007      	beq.n	8000a6a <HAL_GPIO_Init+0x1f6>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4a44      	ldr	r2, [pc, #272]	; (8000b70 <HAL_GPIO_Init+0x2fc>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d101      	bne.n	8000a66 <HAL_GPIO_Init+0x1f2>
 8000a62:	2304      	movs	r3, #4
 8000a64:	e008      	b.n	8000a78 <HAL_GPIO_Init+0x204>
 8000a66:	2307      	movs	r3, #7
 8000a68:	e006      	b.n	8000a78 <HAL_GPIO_Init+0x204>
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	e004      	b.n	8000a78 <HAL_GPIO_Init+0x204>
 8000a6e:	2302      	movs	r3, #2
 8000a70:	e002      	b.n	8000a78 <HAL_GPIO_Init+0x204>
 8000a72:	2301      	movs	r3, #1
 8000a74:	e000      	b.n	8000a78 <HAL_GPIO_Init+0x204>
 8000a76:	2300      	movs	r3, #0
 8000a78:	69fa      	ldr	r2, [r7, #28]
 8000a7a:	f002 0203 	and.w	r2, r2, #3
 8000a7e:	0092      	lsls	r2, r2, #2
 8000a80:	4093      	lsls	r3, r2
 8000a82:	69ba      	ldr	r2, [r7, #24]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a88:	4934      	ldr	r1, [pc, #208]	; (8000b5c <HAL_GPIO_Init+0x2e8>)
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	089b      	lsrs	r3, r3, #2
 8000a8e:	3302      	adds	r3, #2
 8000a90:	69ba      	ldr	r2, [r7, #24]
 8000a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a96:	4b37      	ldr	r3, [pc, #220]	; (8000b74 <HAL_GPIO_Init+0x300>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	43db      	mvns	r3, r3
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d003      	beq.n	8000aba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000ab2:	69ba      	ldr	r2, [r7, #24]
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000aba:	4a2e      	ldr	r2, [pc, #184]	; (8000b74 <HAL_GPIO_Init+0x300>)
 8000abc:	69bb      	ldr	r3, [r7, #24]
 8000abe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ac0:	4b2c      	ldr	r3, [pc, #176]	; (8000b74 <HAL_GPIO_Init+0x300>)
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	43db      	mvns	r3, r3
 8000aca:	69ba      	ldr	r2, [r7, #24]
 8000acc:	4013      	ands	r3, r2
 8000ace:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d003      	beq.n	8000ae4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000adc:	69ba      	ldr	r2, [r7, #24]
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ae4:	4a23      	ldr	r2, [pc, #140]	; (8000b74 <HAL_GPIO_Init+0x300>)
 8000ae6:	69bb      	ldr	r3, [r7, #24]
 8000ae8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aea:	4b22      	ldr	r3, [pc, #136]	; (8000b74 <HAL_GPIO_Init+0x300>)
 8000aec:	689b      	ldr	r3, [r3, #8]
 8000aee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000af0:	693b      	ldr	r3, [r7, #16]
 8000af2:	43db      	mvns	r3, r3
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	4013      	ands	r3, r2
 8000af8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d003      	beq.n	8000b0e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000b06:	69ba      	ldr	r2, [r7, #24]
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b0e:	4a19      	ldr	r2, [pc, #100]	; (8000b74 <HAL_GPIO_Init+0x300>)
 8000b10:	69bb      	ldr	r3, [r7, #24]
 8000b12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b14:	4b17      	ldr	r3, [pc, #92]	; (8000b74 <HAL_GPIO_Init+0x300>)
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	69ba      	ldr	r2, [r7, #24]
 8000b20:	4013      	ands	r3, r2
 8000b22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d003      	beq.n	8000b38 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000b30:	69ba      	ldr	r2, [r7, #24]
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b38:	4a0e      	ldr	r2, [pc, #56]	; (8000b74 <HAL_GPIO_Init+0x300>)
 8000b3a:	69bb      	ldr	r3, [r7, #24]
 8000b3c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b3e:	69fb      	ldr	r3, [r7, #28]
 8000b40:	3301      	adds	r3, #1
 8000b42:	61fb      	str	r3, [r7, #28]
 8000b44:	69fb      	ldr	r3, [r7, #28]
 8000b46:	2b0f      	cmp	r3, #15
 8000b48:	f67f aea2 	bls.w	8000890 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b4c:	bf00      	nop
 8000b4e:	3724      	adds	r7, #36	; 0x24
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr
 8000b58:	40023800 	.word	0x40023800
 8000b5c:	40013800 	.word	0x40013800
 8000b60:	40020000 	.word	0x40020000
 8000b64:	40020400 	.word	0x40020400
 8000b68:	40020800 	.word	0x40020800
 8000b6c:	40020c00 	.word	0x40020c00
 8000b70:	40021000 	.word	0x40021000
 8000b74:	40013c00 	.word	0x40013c00

08000b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	460b      	mov	r3, r1
 8000b82:	807b      	strh	r3, [r7, #2]
 8000b84:	4613      	mov	r3, r2
 8000b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b88:	787b      	ldrb	r3, [r7, #1]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b8e:	887a      	ldrh	r2, [r7, #2]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000b94:	e003      	b.n	8000b9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b96:	887b      	ldrh	r3, [r7, #2]
 8000b98:	041a      	lsls	r2, r3, #16
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	619a      	str	r2, [r3, #24]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
	...

08000bac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d101      	bne.n	8000bbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e10f      	b.n	8000dde <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d106      	bne.n	8000bd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f002 f934 	bl	8002e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2224      	movs	r2, #36	; 0x24
 8000bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f022 0201 	bic.w	r2, r2, #1
 8000bee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000bf0:	f001 fb14 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 8000bf4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	4a7b      	ldr	r2, [pc, #492]	; (8000de8 <HAL_I2C_Init+0x23c>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d807      	bhi.n	8000c10 <HAL_I2C_Init+0x64>
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	4a7a      	ldr	r2, [pc, #488]	; (8000dec <HAL_I2C_Init+0x240>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	bf94      	ite	ls
 8000c08:	2301      	movls	r3, #1
 8000c0a:	2300      	movhi	r3, #0
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	e006      	b.n	8000c1e <HAL_I2C_Init+0x72>
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	4a77      	ldr	r2, [pc, #476]	; (8000df0 <HAL_I2C_Init+0x244>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	bf94      	ite	ls
 8000c18:	2301      	movls	r3, #1
 8000c1a:	2300      	movhi	r3, #0
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e0db      	b.n	8000dde <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	4a72      	ldr	r2, [pc, #456]	; (8000df4 <HAL_I2C_Init+0x248>)
 8000c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c2e:	0c9b      	lsrs	r3, r3, #18
 8000c30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	68ba      	ldr	r2, [r7, #8]
 8000c42:	430a      	orrs	r2, r1
 8000c44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	6a1b      	ldr	r3, [r3, #32]
 8000c4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	4a64      	ldr	r2, [pc, #400]	; (8000de8 <HAL_I2C_Init+0x23c>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d802      	bhi.n	8000c60 <HAL_I2C_Init+0xb4>
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	e009      	b.n	8000c74 <HAL_I2C_Init+0xc8>
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c66:	fb02 f303 	mul.w	r3, r2, r3
 8000c6a:	4a63      	ldr	r2, [pc, #396]	; (8000df8 <HAL_I2C_Init+0x24c>)
 8000c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c70:	099b      	lsrs	r3, r3, #6
 8000c72:	3301      	adds	r3, #1
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	6812      	ldr	r2, [r2, #0]
 8000c78:	430b      	orrs	r3, r1
 8000c7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	69db      	ldr	r3, [r3, #28]
 8000c82:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000c86:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	4956      	ldr	r1, [pc, #344]	; (8000de8 <HAL_I2C_Init+0x23c>)
 8000c90:	428b      	cmp	r3, r1
 8000c92:	d80d      	bhi.n	8000cb0 <HAL_I2C_Init+0x104>
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	1e59      	subs	r1, r3, #1
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	bf38      	it	cc
 8000cac:	2304      	movcc	r3, #4
 8000cae:	e04f      	b.n	8000d50 <HAL_I2C_Init+0x1a4>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d111      	bne.n	8000cdc <HAL_I2C_Init+0x130>
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	1e58      	subs	r0, r3, #1
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6859      	ldr	r1, [r3, #4]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	440b      	add	r3, r1
 8000cc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8000cca:	3301      	adds	r3, #1
 8000ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	bf0c      	ite	eq
 8000cd4:	2301      	moveq	r3, #1
 8000cd6:	2300      	movne	r3, #0
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	e012      	b.n	8000d02 <HAL_I2C_Init+0x156>
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	1e58      	subs	r0, r3, #1
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6859      	ldr	r1, [r3, #4]
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	440b      	add	r3, r1
 8000cea:	0099      	lsls	r1, r3, #2
 8000cec:	440b      	add	r3, r1
 8000cee:	fbb0 f3f3 	udiv	r3, r0, r3
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	bf0c      	ite	eq
 8000cfc:	2301      	moveq	r3, #1
 8000cfe:	2300      	movne	r3, #0
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <HAL_I2C_Init+0x15e>
 8000d06:	2301      	movs	r3, #1
 8000d08:	e022      	b.n	8000d50 <HAL_I2C_Init+0x1a4>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	689b      	ldr	r3, [r3, #8]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d10e      	bne.n	8000d30 <HAL_I2C_Init+0x184>
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	1e58      	subs	r0, r3, #1
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6859      	ldr	r1, [r3, #4]
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	440b      	add	r3, r1
 8000d20:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d24:	3301      	adds	r3, #1
 8000d26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d2e:	e00f      	b.n	8000d50 <HAL_I2C_Init+0x1a4>
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	1e58      	subs	r0, r3, #1
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6859      	ldr	r1, [r3, #4]
 8000d38:	460b      	mov	r3, r1
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	440b      	add	r3, r1
 8000d3e:	0099      	lsls	r1, r3, #2
 8000d40:	440b      	add	r3, r1
 8000d42:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d46:	3301      	adds	r3, #1
 8000d48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d50:	6879      	ldr	r1, [r7, #4]
 8000d52:	6809      	ldr	r1, [r1, #0]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	69da      	ldr	r2, [r3, #28]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6a1b      	ldr	r3, [r3, #32]
 8000d6a:	431a      	orrs	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	430a      	orrs	r2, r1
 8000d72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000d7e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	6911      	ldr	r1, [r2, #16]
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	68d2      	ldr	r2, [r2, #12]
 8000d8a:	4311      	orrs	r1, r2
 8000d8c:	687a      	ldr	r2, [r7, #4]
 8000d8e:	6812      	ldr	r2, [r2, #0]
 8000d90:	430b      	orrs	r3, r1
 8000d92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	695a      	ldr	r2, [r3, #20]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	699b      	ldr	r3, [r3, #24]
 8000da6:	431a      	orrs	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	430a      	orrs	r2, r1
 8000dae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f042 0201 	orr.w	r2, r2, #1
 8000dbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2220      	movs	r2, #32
 8000dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	000186a0 	.word	0x000186a0
 8000dec:	001e847f 	.word	0x001e847f
 8000df0:	003d08ff 	.word	0x003d08ff
 8000df4:	431bde83 	.word	0x431bde83
 8000df8:	10624dd3 	.word	0x10624dd3

08000dfc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af02      	add	r7, sp, #8
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	607a      	str	r2, [r7, #4]
 8000e06:	461a      	mov	r2, r3
 8000e08:	460b      	mov	r3, r1
 8000e0a:	817b      	strh	r3, [r7, #10]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8000e10:	f7ff fc1c 	bl	800064c <HAL_GetTick>
 8000e14:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	2b20      	cmp	r3, #32
 8000e20:	f040 80e0 	bne.w	8000fe4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	2319      	movs	r3, #25
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4970      	ldr	r1, [pc, #448]	; (8000ff0 <HAL_I2C_Master_Transmit+0x1f4>)
 8000e2e:	68f8      	ldr	r0, [r7, #12]
 8000e30:	f000 fc34 	bl	800169c <I2C_WaitOnFlagUntilTimeout>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	e0d3      	b.n	8000fe6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d101      	bne.n	8000e4c <HAL_I2C_Master_Transmit+0x50>
 8000e48:	2302      	movs	r3, #2
 8000e4a:	e0cc      	b.n	8000fe6 <HAL_I2C_Master_Transmit+0x1ea>
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	2201      	movs	r2, #1
 8000e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d007      	beq.n	8000e72 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f042 0201 	orr.w	r2, r2, #1
 8000e70:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e80:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	2221      	movs	r2, #33	; 0x21
 8000e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	2210      	movs	r2, #16
 8000e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	2200      	movs	r2, #0
 8000e96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	893a      	ldrh	r2, [r7, #8]
 8000ea2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ea8:	b29a      	uxth	r2, r3
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4a50      	ldr	r2, [pc, #320]	; (8000ff4 <HAL_I2C_Master_Transmit+0x1f8>)
 8000eb2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000eb4:	8979      	ldrh	r1, [r7, #10]
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	6a3a      	ldr	r2, [r7, #32]
 8000eba:	68f8      	ldr	r0, [r7, #12]
 8000ebc:	f000 fac2 	bl	8001444 <I2C_MasterRequestWrite>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e08d      	b.n	8000fe6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000eca:	2300      	movs	r3, #0
 8000ecc:	613b      	str	r3, [r7, #16]
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	695b      	ldr	r3, [r3, #20]
 8000ed4:	613b      	str	r3, [r7, #16]
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8000ee0:	e066      	b.n	8000fb0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	6a39      	ldr	r1, [r7, #32]
 8000ee6:	68f8      	ldr	r0, [r7, #12]
 8000ee8:	f000 fcae 	bl	8001848 <I2C_WaitOnTXEFlagUntilTimeout>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d00d      	beq.n	8000f0e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef6:	2b04      	cmp	r3, #4
 8000ef8:	d107      	bne.n	8000f0a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f08:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e06b      	b.n	8000fe6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f12:	781a      	ldrb	r2, [r3, #0]
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1e:	1c5a      	adds	r2, r3, #1
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f36:	3b01      	subs	r3, #1
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	695b      	ldr	r3, [r3, #20]
 8000f44:	f003 0304 	and.w	r3, r3, #4
 8000f48:	2b04      	cmp	r3, #4
 8000f4a:	d11b      	bne.n	8000f84 <HAL_I2C_Master_Transmit+0x188>
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d017      	beq.n	8000f84 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f58:	781a      	ldrb	r2, [r3, #0]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f64:	1c5a      	adds	r2, r3, #1
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	3b01      	subs	r3, #1
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	b29a      	uxth	r2, r3
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f84:	697a      	ldr	r2, [r7, #20]
 8000f86:	6a39      	ldr	r1, [r7, #32]
 8000f88:	68f8      	ldr	r0, [r7, #12]
 8000f8a:	f000 fc9e 	bl	80018ca <I2C_WaitOnBTFFlagUntilTimeout>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d00d      	beq.n	8000fb0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f98:	2b04      	cmp	r3, #4
 8000f9a:	d107      	bne.n	8000fac <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000faa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e01a      	b.n	8000fe6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d194      	bne.n	8000ee2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	2220      	movs	r2, #32
 8000fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	e000      	b.n	8000fe6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8000fe4:	2302      	movs	r3, #2
  }
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3718      	adds	r7, #24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	00100002 	.word	0x00100002
 8000ff4:	ffff0000 	.word	0xffff0000

08000ff8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08c      	sub	sp, #48	; 0x30
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	607a      	str	r2, [r7, #4]
 8001002:	461a      	mov	r2, r3
 8001004:	460b      	mov	r3, r1
 8001006:	817b      	strh	r3, [r7, #10]
 8001008:	4613      	mov	r3, r2
 800100a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800100c:	f7ff fb1e 	bl	800064c <HAL_GetTick>
 8001010:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b20      	cmp	r3, #32
 800101c:	f040 820b 	bne.w	8001436 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	2319      	movs	r3, #25
 8001026:	2201      	movs	r2, #1
 8001028:	497c      	ldr	r1, [pc, #496]	; (800121c <HAL_I2C_Master_Receive+0x224>)
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f000 fb36 	bl	800169c <I2C_WaitOnFlagUntilTimeout>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001036:	2302      	movs	r3, #2
 8001038:	e1fe      	b.n	8001438 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001040:	2b01      	cmp	r3, #1
 8001042:	d101      	bne.n	8001048 <HAL_I2C_Master_Receive+0x50>
 8001044:	2302      	movs	r3, #2
 8001046:	e1f7      	b.n	8001438 <HAL_I2C_Master_Receive+0x440>
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2201      	movs	r2, #1
 800104c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	2b01      	cmp	r3, #1
 800105c:	d007      	beq.n	800106e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f042 0201 	orr.w	r2, r2, #1
 800106c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800107c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2222      	movs	r2, #34	; 0x22
 8001082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	2210      	movs	r2, #16
 800108a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2200      	movs	r2, #0
 8001092:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	893a      	ldrh	r2, [r7, #8]
 800109e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	4a5c      	ldr	r2, [pc, #368]	; (8001220 <HAL_I2C_Master_Receive+0x228>)
 80010ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80010b0:	8979      	ldrh	r1, [r7, #10]
 80010b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f000 fa3a 	bl	8001530 <I2C_MasterRequestRead>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e1b8      	b.n	8001438 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d113      	bne.n	80010f6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80010ce:	2300      	movs	r3, #0
 80010d0:	623b      	str	r3, [r7, #32]
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	623b      	str	r3, [r7, #32]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	623b      	str	r3, [r7, #32]
 80010e2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	e18c      	b.n	8001410 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d11b      	bne.n	8001136 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800110c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	61fb      	str	r3, [r7, #28]
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	61fb      	str	r3, [r7, #28]
 8001122:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	e16c      	b.n	8001410 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800113a:	2b02      	cmp	r3, #2
 800113c:	d11b      	bne.n	8001176 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800114c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800115c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800115e:	2300      	movs	r3, #0
 8001160:	61bb      	str	r3, [r7, #24]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	61bb      	str	r3, [r7, #24]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	61bb      	str	r3, [r7, #24]
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	e14c      	b.n	8001410 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001184:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001186:	2300      	movs	r3, #0
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	617b      	str	r3, [r7, #20]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	617b      	str	r3, [r7, #20]
 800119a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800119c:	e138      	b.n	8001410 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011a2:	2b03      	cmp	r3, #3
 80011a4:	f200 80f1 	bhi.w	800138a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d123      	bne.n	80011f8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80011b4:	68f8      	ldr	r0, [r7, #12]
 80011b6:	f000 fbc9 	bl	800194c <I2C_WaitOnRXNEFlagUntilTimeout>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e139      	b.n	8001438 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	691a      	ldr	r2, [r3, #16]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d6:	1c5a      	adds	r2, r3, #1
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011e0:	3b01      	subs	r3, #1
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	3b01      	subs	r3, #1
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80011f6:	e10b      	b.n	8001410 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d14e      	bne.n	800129e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001206:	2200      	movs	r2, #0
 8001208:	4906      	ldr	r1, [pc, #24]	; (8001224 <HAL_I2C_Master_Receive+0x22c>)
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	f000 fa46 	bl	800169c <I2C_WaitOnFlagUntilTimeout>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d008      	beq.n	8001228 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e10e      	b.n	8001438 <HAL_I2C_Master_Receive+0x440>
 800121a:	bf00      	nop
 800121c:	00100002 	.word	0x00100002
 8001220:	ffff0000 	.word	0xffff0000
 8001224:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001236:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	691a      	ldr	r2, [r3, #16]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001254:	3b01      	subs	r3, #1
 8001256:	b29a      	uxth	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001260:	b29b      	uxth	r3, r3
 8001262:	3b01      	subs	r3, #1
 8001264:	b29a      	uxth	r2, r3
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	691a      	ldr	r2, [r3, #16]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127c:	1c5a      	adds	r2, r3, #1
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001286:	3b01      	subs	r3, #1
 8001288:	b29a      	uxth	r2, r3
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001292:	b29b      	uxth	r3, r3
 8001294:	3b01      	subs	r3, #1
 8001296:	b29a      	uxth	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800129c:	e0b8      	b.n	8001410 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800129e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012a4:	2200      	movs	r2, #0
 80012a6:	4966      	ldr	r1, [pc, #408]	; (8001440 <HAL_I2C_Master_Receive+0x448>)
 80012a8:	68f8      	ldr	r0, [r7, #12]
 80012aa:	f000 f9f7 	bl	800169c <I2C_WaitOnFlagUntilTimeout>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e0bf      	b.n	8001438 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80012c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	691a      	ldr	r2, [r3, #16]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012da:	1c5a      	adds	r2, r3, #1
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012e4:	3b01      	subs	r3, #1
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	3b01      	subs	r3, #1
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80012fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001300:	2200      	movs	r2, #0
 8001302:	494f      	ldr	r1, [pc, #316]	; (8001440 <HAL_I2C_Master_Receive+0x448>)
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f000 f9c9 	bl	800169c <I2C_WaitOnFlagUntilTimeout>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e091      	b.n	8001438 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001322:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	691a      	ldr	r2, [r3, #16]
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800132e:	b2d2      	uxtb	r2, r2
 8001330:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001336:	1c5a      	adds	r2, r3, #1
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001340:	3b01      	subs	r3, #1
 8001342:	b29a      	uxth	r2, r3
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800134c:	b29b      	uxth	r3, r3
 800134e:	3b01      	subs	r3, #1
 8001350:	b29a      	uxth	r2, r3
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	691a      	ldr	r2, [r3, #16]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001360:	b2d2      	uxtb	r2, r2
 8001362:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001368:	1c5a      	adds	r2, r3, #1
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800137e:	b29b      	uxth	r3, r3
 8001380:	3b01      	subs	r3, #1
 8001382:	b29a      	uxth	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001388:	e042      	b.n	8001410 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800138a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800138c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f000 fadc 	bl	800194c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e04c      	b.n	8001438 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	691a      	ldr	r2, [r3, #16]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a8:	b2d2      	uxtb	r2, r2
 80013aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b0:	1c5a      	adds	r2, r3, #1
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013ba:	3b01      	subs	r3, #1
 80013bc:	b29a      	uxth	r2, r3
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	3b01      	subs	r3, #1
 80013ca:	b29a      	uxth	r2, r3
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	f003 0304 	and.w	r3, r3, #4
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d118      	bne.n	8001410 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	691a      	ldr	r2, [r3, #16]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f0:	1c5a      	adds	r2, r3, #1
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013fa:	3b01      	subs	r3, #1
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001406:	b29b      	uxth	r3, r3
 8001408:	3b01      	subs	r3, #1
 800140a:	b29a      	uxth	r2, r3
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001414:	2b00      	cmp	r3, #0
 8001416:	f47f aec2 	bne.w	800119e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2220      	movs	r2, #32
 800141e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2200      	movs	r2, #0
 8001426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	2200      	movs	r2, #0
 800142e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001432:	2300      	movs	r3, #0
 8001434:	e000      	b.n	8001438 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001436:	2302      	movs	r3, #2
  }
}
 8001438:	4618      	mov	r0, r3
 800143a:	3728      	adds	r7, #40	; 0x28
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	00010004 	.word	0x00010004

08001444 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af02      	add	r7, sp, #8
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	607a      	str	r2, [r7, #4]
 800144e:	603b      	str	r3, [r7, #0]
 8001450:	460b      	mov	r3, r1
 8001452:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001458:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	2b08      	cmp	r3, #8
 800145e:	d006      	beq.n	800146e <I2C_MasterRequestWrite+0x2a>
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d003      	beq.n	800146e <I2C_MasterRequestWrite+0x2a>
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800146c:	d108      	bne.n	8001480 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	e00b      	b.n	8001498 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001484:	2b12      	cmp	r3, #18
 8001486:	d107      	bne.n	8001498 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001496:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	f000 f8f9 	bl	800169c <I2C_WaitOnFlagUntilTimeout>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e035      	b.n	8001520 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	691b      	ldr	r3, [r3, #16]
 80014b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80014bc:	d108      	bne.n	80014d0 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80014be:	897b      	ldrh	r3, [r7, #10]
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	461a      	mov	r2, r3
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80014cc:	611a      	str	r2, [r3, #16]
 80014ce:	e01b      	b.n	8001508 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80014d0:	897b      	ldrh	r3, [r7, #10]
 80014d2:	11db      	asrs	r3, r3, #7
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	f003 0306 	and.w	r3, r3, #6
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	f063 030f 	orn	r3, r3, #15
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	490e      	ldr	r1, [pc, #56]	; (8001528 <I2C_MasterRequestWrite+0xe4>)
 80014ee:	68f8      	ldr	r0, [r7, #12]
 80014f0:	f000 f92b 	bl	800174a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e010      	b.n	8001520 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80014fe:	897b      	ldrh	r3, [r7, #10]
 8001500:	b2da      	uxtb	r2, r3
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	4907      	ldr	r1, [pc, #28]	; (800152c <I2C_MasterRequestWrite+0xe8>)
 800150e:	68f8      	ldr	r0, [r7, #12]
 8001510:	f000 f91b 	bl	800174a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e000      	b.n	8001520 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 800151e:	2300      	movs	r3, #0
}
 8001520:	4618      	mov	r0, r3
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	00010008 	.word	0x00010008
 800152c:	00010002 	.word	0x00010002

08001530 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b088      	sub	sp, #32
 8001534:	af02      	add	r7, sp, #8
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	607a      	str	r2, [r7, #4]
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	460b      	mov	r3, r1
 800153e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001544:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001554:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	2b08      	cmp	r3, #8
 800155a:	d006      	beq.n	800156a <I2C_MasterRequestRead+0x3a>
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d003      	beq.n	800156a <I2C_MasterRequestRead+0x3a>
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001568:	d108      	bne.n	800157c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	e00b      	b.n	8001594 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001580:	2b11      	cmp	r3, #17
 8001582:	d107      	bne.n	8001594 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001592:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2200      	movs	r2, #0
 800159c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80015a0:	68f8      	ldr	r0, [r7, #12]
 80015a2:	f000 f87b 	bl	800169c <I2C_WaitOnFlagUntilTimeout>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e06d      	b.n	800168c <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015b8:	d108      	bne.n	80015cc <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80015ba:	897b      	ldrh	r3, [r7, #10]
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	f043 0301 	orr.w	r3, r3, #1
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	611a      	str	r2, [r3, #16]
 80015ca:	e053      	b.n	8001674 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80015cc:	897b      	ldrh	r3, [r7, #10]
 80015ce:	11db      	asrs	r3, r3, #7
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f003 0306 	and.w	r3, r3, #6
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	f063 030f 	orn	r3, r3, #15
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	492a      	ldr	r1, [pc, #168]	; (8001694 <I2C_MasterRequestRead+0x164>)
 80015ea:	68f8      	ldr	r0, [r7, #12]
 80015ec:	f000 f8ad 	bl	800174a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e048      	b.n	800168c <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80015fa:	897b      	ldrh	r3, [r7, #10]
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	4923      	ldr	r1, [pc, #140]	; (8001698 <I2C_MasterRequestRead+0x168>)
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f000 f89d 	bl	800174a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e038      	b.n	800168c <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	695b      	ldr	r3, [r3, #20]
 8001624:	613b      	str	r3, [r7, #16]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	613b      	str	r3, [r7, #16]
 800162e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800163e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	9300      	str	r3, [sp, #0]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800164c:	68f8      	ldr	r0, [r7, #12]
 800164e:	f000 f825 	bl	800169c <I2C_WaitOnFlagUntilTimeout>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e017      	b.n	800168c <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800165c:	897b      	ldrh	r3, [r7, #10]
 800165e:	11db      	asrs	r3, r3, #7
 8001660:	b2db      	uxtb	r3, r3
 8001662:	f003 0306 	and.w	r3, r3, #6
 8001666:	b2db      	uxtb	r3, r3
 8001668:	f063 030e 	orn	r3, r3, #14
 800166c:	b2da      	uxtb	r2, r3
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	4907      	ldr	r1, [pc, #28]	; (8001698 <I2C_MasterRequestRead+0x168>)
 800167a:	68f8      	ldr	r0, [r7, #12]
 800167c:	f000 f865 	bl	800174a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e000      	b.n	800168c <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 800168a:	2300      	movs	r3, #0
}
 800168c:	4618      	mov	r0, r3
 800168e:	3718      	adds	r7, #24
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	00010008 	.word	0x00010008
 8001698:	00010002 	.word	0x00010002

0800169c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	603b      	str	r3, [r7, #0]
 80016a8:	4613      	mov	r3, r2
 80016aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80016ac:	e025      	b.n	80016fa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b4:	d021      	beq.n	80016fa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016b6:	f7fe ffc9 	bl	800064c <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	683a      	ldr	r2, [r7, #0]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d302      	bcc.n	80016cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d116      	bne.n	80016fa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2200      	movs	r2, #0
 80016d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2220      	movs	r2, #32
 80016d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2200      	movs	r2, #0
 80016de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	f043 0220 	orr.w	r2, r3, #32
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e023      	b.n	8001742 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	0c1b      	lsrs	r3, r3, #16
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	2b01      	cmp	r3, #1
 8001702:	d10d      	bne.n	8001720 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	43da      	mvns	r2, r3
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	4013      	ands	r3, r2
 8001710:	b29b      	uxth	r3, r3
 8001712:	2b00      	cmp	r3, #0
 8001714:	bf0c      	ite	eq
 8001716:	2301      	moveq	r3, #1
 8001718:	2300      	movne	r3, #0
 800171a:	b2db      	uxtb	r3, r3
 800171c:	461a      	mov	r2, r3
 800171e:	e00c      	b.n	800173a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	699b      	ldr	r3, [r3, #24]
 8001726:	43da      	mvns	r2, r3
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	4013      	ands	r3, r2
 800172c:	b29b      	uxth	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	bf0c      	ite	eq
 8001732:	2301      	moveq	r3, #1
 8001734:	2300      	movne	r3, #0
 8001736:	b2db      	uxtb	r3, r3
 8001738:	461a      	mov	r2, r3
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	429a      	cmp	r2, r3
 800173e:	d0b6      	beq.n	80016ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b084      	sub	sp, #16
 800174e:	af00      	add	r7, sp, #0
 8001750:	60f8      	str	r0, [r7, #12]
 8001752:	60b9      	str	r1, [r7, #8]
 8001754:	607a      	str	r2, [r7, #4]
 8001756:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001758:	e051      	b.n	80017fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001764:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001768:	d123      	bne.n	80017b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001778:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001782:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2200      	movs	r2, #0
 8001788:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2220      	movs	r2, #32
 800178e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2200      	movs	r2, #0
 8001796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179e:	f043 0204 	orr.w	r2, r3, #4
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e046      	b.n	8001840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b8:	d021      	beq.n	80017fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017ba:	f7fe ff47 	bl	800064c <HAL_GetTick>
 80017be:	4602      	mov	r2, r0
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d302      	bcc.n	80017d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d116      	bne.n	80017fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2200      	movs	r2, #0
 80017d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2220      	movs	r2, #32
 80017da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2200      	movs	r2, #0
 80017e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ea:	f043 0220 	orr.w	r2, r3, #32
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e020      	b.n	8001840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	0c1b      	lsrs	r3, r3, #16
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b01      	cmp	r3, #1
 8001806:	d10c      	bne.n	8001822 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	43da      	mvns	r2, r3
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	4013      	ands	r3, r2
 8001814:	b29b      	uxth	r3, r3
 8001816:	2b00      	cmp	r3, #0
 8001818:	bf14      	ite	ne
 800181a:	2301      	movne	r3, #1
 800181c:	2300      	moveq	r3, #0
 800181e:	b2db      	uxtb	r3, r3
 8001820:	e00b      	b.n	800183a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	43da      	mvns	r2, r3
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	4013      	ands	r3, r2
 800182e:	b29b      	uxth	r3, r3
 8001830:	2b00      	cmp	r3, #0
 8001832:	bf14      	ite	ne
 8001834:	2301      	movne	r3, #1
 8001836:	2300      	moveq	r3, #0
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	d18d      	bne.n	800175a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800183e:	2300      	movs	r3, #0
}
 8001840:	4618      	mov	r0, r3
 8001842:	3710      	adds	r7, #16
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001854:	e02d      	b.n	80018b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f000 f8ce 	bl	80019f8 <I2C_IsAcknowledgeFailed>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e02d      	b.n	80018c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800186c:	d021      	beq.n	80018b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800186e:	f7fe feed 	bl	800064c <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	429a      	cmp	r2, r3
 800187c:	d302      	bcc.n	8001884 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d116      	bne.n	80018b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	2220      	movs	r2, #32
 800188e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	f043 0220 	orr.w	r2, r3, #32
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e007      	b.n	80018c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018bc:	2b80      	cmp	r3, #128	; 0x80
 80018be:	d1ca      	bne.n	8001856 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b084      	sub	sp, #16
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	60f8      	str	r0, [r7, #12]
 80018d2:	60b9      	str	r1, [r7, #8]
 80018d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80018d6:	e02d      	b.n	8001934 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80018d8:	68f8      	ldr	r0, [r7, #12]
 80018da:	f000 f88d 	bl	80019f8 <I2C_IsAcknowledgeFailed>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e02d      	b.n	8001944 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ee:	d021      	beq.n	8001934 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018f0:	f7fe feac 	bl	800064c <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d302      	bcc.n	8001906 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d116      	bne.n	8001934 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2200      	movs	r2, #0
 800190a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2220      	movs	r2, #32
 8001910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2200      	movs	r2, #0
 8001918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	f043 0220 	orr.w	r2, r3, #32
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e007      	b.n	8001944 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	695b      	ldr	r3, [r3, #20]
 800193a:	f003 0304 	and.w	r3, r3, #4
 800193e:	2b04      	cmp	r3, #4
 8001940:	d1ca      	bne.n	80018d8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001958:	e042      	b.n	80019e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	695b      	ldr	r3, [r3, #20]
 8001960:	f003 0310 	and.w	r3, r3, #16
 8001964:	2b10      	cmp	r3, #16
 8001966:	d119      	bne.n	800199c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f06f 0210 	mvn.w	r2, #16
 8001970:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2220      	movs	r2, #32
 800197c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2200      	movs	r2, #0
 8001984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e029      	b.n	80019f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800199c:	f7fe fe56 	bl	800064c <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	68ba      	ldr	r2, [r7, #8]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d302      	bcc.n	80019b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d116      	bne.n	80019e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2200      	movs	r2, #0
 80019b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2220      	movs	r2, #32
 80019bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019cc:	f043 0220 	orr.w	r2, r3, #32
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2200      	movs	r2, #0
 80019d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e007      	b.n	80019f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	695b      	ldr	r3, [r3, #20]
 80019e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019ea:	2b40      	cmp	r3, #64	; 0x40
 80019ec:	d1b5      	bne.n	800195a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a0e:	d11b      	bne.n	8001a48 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001a18:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2220      	movs	r2, #32
 8001a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a34:	f043 0204 	orr.w	r2, r3, #4
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e000      	b.n	8001a4a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e22d      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d075      	beq.n	8001b62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a76:	4ba3      	ldr	r3, [pc, #652]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f003 030c 	and.w	r3, r3, #12
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	d00c      	beq.n	8001a9c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a82:	4ba0      	ldr	r3, [pc, #640]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a8a:	2b08      	cmp	r3, #8
 8001a8c:	d112      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a8e:	4b9d      	ldr	r3, [pc, #628]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a9a:	d10b      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a9c:	4b99      	ldr	r3, [pc, #612]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d05b      	beq.n	8001b60 <HAL_RCC_OscConfig+0x108>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d157      	bne.n	8001b60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e208      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001abc:	d106      	bne.n	8001acc <HAL_RCC_OscConfig+0x74>
 8001abe:	4b91      	ldr	r3, [pc, #580]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a90      	ldr	r2, [pc, #576]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac8:	6013      	str	r3, [r2, #0]
 8001aca:	e01d      	b.n	8001b08 <HAL_RCC_OscConfig+0xb0>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ad4:	d10c      	bne.n	8001af0 <HAL_RCC_OscConfig+0x98>
 8001ad6:	4b8b      	ldr	r3, [pc, #556]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a8a      	ldr	r2, [pc, #552]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001adc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	4b88      	ldr	r3, [pc, #544]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a87      	ldr	r2, [pc, #540]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aec:	6013      	str	r3, [r2, #0]
 8001aee:	e00b      	b.n	8001b08 <HAL_RCC_OscConfig+0xb0>
 8001af0:	4b84      	ldr	r3, [pc, #528]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a83      	ldr	r2, [pc, #524]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001af6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001afa:	6013      	str	r3, [r2, #0]
 8001afc:	4b81      	ldr	r3, [pc, #516]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a80      	ldr	r2, [pc, #512]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001b02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d013      	beq.n	8001b38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b10:	f7fe fd9c 	bl	800064c <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b18:	f7fe fd98 	bl	800064c <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b64      	cmp	r3, #100	; 0x64
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e1cd      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2a:	4b76      	ldr	r3, [pc, #472]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d0f0      	beq.n	8001b18 <HAL_RCC_OscConfig+0xc0>
 8001b36:	e014      	b.n	8001b62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b38:	f7fe fd88 	bl	800064c <HAL_GetTick>
 8001b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b3e:	e008      	b.n	8001b52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b40:	f7fe fd84 	bl	800064c <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b64      	cmp	r3, #100	; 0x64
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e1b9      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b52:	4b6c      	ldr	r3, [pc, #432]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1f0      	bne.n	8001b40 <HAL_RCC_OscConfig+0xe8>
 8001b5e:	e000      	b.n	8001b62 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d063      	beq.n	8001c36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b6e:	4b65      	ldr	r3, [pc, #404]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f003 030c 	and.w	r3, r3, #12
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00b      	beq.n	8001b92 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b7a:	4b62      	ldr	r3, [pc, #392]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b82:	2b08      	cmp	r3, #8
 8001b84:	d11c      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b86:	4b5f      	ldr	r3, [pc, #380]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d116      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b92:	4b5c      	ldr	r3, [pc, #368]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d005      	beq.n	8001baa <HAL_RCC_OscConfig+0x152>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d001      	beq.n	8001baa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e18d      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001baa:	4b56      	ldr	r3, [pc, #344]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	4952      	ldr	r1, [pc, #328]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bbe:	e03a      	b.n	8001c36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d020      	beq.n	8001c0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bc8:	4b4f      	ldr	r3, [pc, #316]	; (8001d08 <HAL_RCC_OscConfig+0x2b0>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bce:	f7fe fd3d 	bl	800064c <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd4:	e008      	b.n	8001be8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bd6:	f7fe fd39 	bl	800064c <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e16e      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be8:	4b46      	ldr	r3, [pc, #280]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d0f0      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf4:	4b43      	ldr	r3, [pc, #268]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	691b      	ldr	r3, [r3, #16]
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	4940      	ldr	r1, [pc, #256]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	600b      	str	r3, [r1, #0]
 8001c08:	e015      	b.n	8001c36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c0a:	4b3f      	ldr	r3, [pc, #252]	; (8001d08 <HAL_RCC_OscConfig+0x2b0>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c10:	f7fe fd1c 	bl	800064c <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c18:	f7fe fd18 	bl	800064c <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e14d      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c2a:	4b36      	ldr	r3, [pc, #216]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d030      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d016      	beq.n	8001c78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c4a:	4b30      	ldr	r3, [pc, #192]	; (8001d0c <HAL_RCC_OscConfig+0x2b4>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c50:	f7fe fcfc 	bl	800064c <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c58:	f7fe fcf8 	bl	800064c <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e12d      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6a:	4b26      	ldr	r3, [pc, #152]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001c6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d0f0      	beq.n	8001c58 <HAL_RCC_OscConfig+0x200>
 8001c76:	e015      	b.n	8001ca4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c78:	4b24      	ldr	r3, [pc, #144]	; (8001d0c <HAL_RCC_OscConfig+0x2b4>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c7e:	f7fe fce5 	bl	800064c <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c84:	e008      	b.n	8001c98 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c86:	f7fe fce1 	bl	800064c <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e116      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c98:	4b1a      	ldr	r3, [pc, #104]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001c9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d1f0      	bne.n	8001c86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0304 	and.w	r3, r3, #4
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f000 80a0 	beq.w	8001df2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb6:	4b13      	ldr	r3, [pc, #76]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d10f      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	4b0f      	ldr	r3, [pc, #60]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cca:	4a0e      	ldr	r2, [pc, #56]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001ccc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd2:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <HAL_RCC_OscConfig+0x2ac>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	; (8001d10 <HAL_RCC_OscConfig+0x2b8>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d121      	bne.n	8001d32 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cee:	4b08      	ldr	r3, [pc, #32]	; (8001d10 <HAL_RCC_OscConfig+0x2b8>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a07      	ldr	r2, [pc, #28]	; (8001d10 <HAL_RCC_OscConfig+0x2b8>)
 8001cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cfa:	f7fe fca7 	bl	800064c <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d00:	e011      	b.n	8001d26 <HAL_RCC_OscConfig+0x2ce>
 8001d02:	bf00      	nop
 8001d04:	40023800 	.word	0x40023800
 8001d08:	42470000 	.word	0x42470000
 8001d0c:	42470e80 	.word	0x42470e80
 8001d10:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d14:	f7fe fc9a 	bl	800064c <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e0cf      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d26:	4b6a      	ldr	r3, [pc, #424]	; (8001ed0 <HAL_RCC_OscConfig+0x478>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0f0      	beq.n	8001d14 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d106      	bne.n	8001d48 <HAL_RCC_OscConfig+0x2f0>
 8001d3a:	4b66      	ldr	r3, [pc, #408]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d3e:	4a65      	ldr	r2, [pc, #404]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6713      	str	r3, [r2, #112]	; 0x70
 8001d46:	e01c      	b.n	8001d82 <HAL_RCC_OscConfig+0x32a>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	2b05      	cmp	r3, #5
 8001d4e:	d10c      	bne.n	8001d6a <HAL_RCC_OscConfig+0x312>
 8001d50:	4b60      	ldr	r3, [pc, #384]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d54:	4a5f      	ldr	r2, [pc, #380]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d56:	f043 0304 	orr.w	r3, r3, #4
 8001d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8001d5c:	4b5d      	ldr	r3, [pc, #372]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d60:	4a5c      	ldr	r2, [pc, #368]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d62:	f043 0301 	orr.w	r3, r3, #1
 8001d66:	6713      	str	r3, [r2, #112]	; 0x70
 8001d68:	e00b      	b.n	8001d82 <HAL_RCC_OscConfig+0x32a>
 8001d6a:	4b5a      	ldr	r3, [pc, #360]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d6e:	4a59      	ldr	r2, [pc, #356]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d70:	f023 0301 	bic.w	r3, r3, #1
 8001d74:	6713      	str	r3, [r2, #112]	; 0x70
 8001d76:	4b57      	ldr	r3, [pc, #348]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d7a:	4a56      	ldr	r2, [pc, #344]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001d7c:	f023 0304 	bic.w	r3, r3, #4
 8001d80:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d015      	beq.n	8001db6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d8a:	f7fe fc5f 	bl	800064c <HAL_GetTick>
 8001d8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d90:	e00a      	b.n	8001da8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d92:	f7fe fc5b 	bl	800064c <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e08e      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001da8:	4b4a      	ldr	r3, [pc, #296]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d0ee      	beq.n	8001d92 <HAL_RCC_OscConfig+0x33a>
 8001db4:	e014      	b.n	8001de0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db6:	f7fe fc49 	bl	800064c <HAL_GetTick>
 8001dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dbc:	e00a      	b.n	8001dd4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dbe:	f7fe fc45 	bl	800064c <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e078      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dd4:	4b3f      	ldr	r3, [pc, #252]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d1ee      	bne.n	8001dbe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001de0:	7dfb      	ldrb	r3, [r7, #23]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d105      	bne.n	8001df2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001de6:	4b3b      	ldr	r3, [pc, #236]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dea:	4a3a      	ldr	r2, [pc, #232]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001dec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001df0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d064      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001dfa:	4b36      	ldr	r3, [pc, #216]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f003 030c 	and.w	r3, r3, #12
 8001e02:	2b08      	cmp	r3, #8
 8001e04:	d05c      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d141      	bne.n	8001e92 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e0e:	4b32      	ldr	r3, [pc, #200]	; (8001ed8 <HAL_RCC_OscConfig+0x480>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e14:	f7fe fc1a 	bl	800064c <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e1c:	f7fe fc16 	bl	800064c <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e04b      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e2e:	4b29      	ldr	r3, [pc, #164]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f0      	bne.n	8001e1c <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69da      	ldr	r2, [r3, #28]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	431a      	orrs	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	019b      	lsls	r3, r3, #6
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e50:	085b      	lsrs	r3, r3, #1
 8001e52:	3b01      	subs	r3, #1
 8001e54:	041b      	lsls	r3, r3, #16
 8001e56:	431a      	orrs	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e5c:	061b      	lsls	r3, r3, #24
 8001e5e:	491d      	ldr	r1, [pc, #116]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e64:	4b1c      	ldr	r3, [pc, #112]	; (8001ed8 <HAL_RCC_OscConfig+0x480>)
 8001e66:	2201      	movs	r2, #1
 8001e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e6a:	f7fe fbef 	bl	800064c <HAL_GetTick>
 8001e6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e70:	e008      	b.n	8001e84 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e72:	f7fe fbeb 	bl	800064c <HAL_GetTick>
 8001e76:	4602      	mov	r2, r0
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d901      	bls.n	8001e84 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e020      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e84:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d0f0      	beq.n	8001e72 <HAL_RCC_OscConfig+0x41a>
 8001e90:	e018      	b.n	8001ec4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e92:	4b11      	ldr	r3, [pc, #68]	; (8001ed8 <HAL_RCC_OscConfig+0x480>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e98:	f7fe fbd8 	bl	800064c <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ea0:	f7fe fbd4 	bl	800064c <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e009      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eb2:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <HAL_RCC_OscConfig+0x47c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1f0      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x448>
 8001ebe:	e001      	b.n	8001ec4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e000      	b.n	8001ec6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3718      	adds	r7, #24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40007000 	.word	0x40007000
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	42470060 	.word	0x42470060

08001edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e0ca      	b.n	8002086 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ef0:	4b67      	ldr	r3, [pc, #412]	; (8002090 <HAL_RCC_ClockConfig+0x1b4>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 030f 	and.w	r3, r3, #15
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d90c      	bls.n	8001f18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efe:	4b64      	ldr	r3, [pc, #400]	; (8002090 <HAL_RCC_ClockConfig+0x1b4>)
 8001f00:	683a      	ldr	r2, [r7, #0]
 8001f02:	b2d2      	uxtb	r2, r2
 8001f04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f06:	4b62      	ldr	r3, [pc, #392]	; (8002090 <HAL_RCC_ClockConfig+0x1b4>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 030f 	and.w	r3, r3, #15
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0b6      	b.n	8002086 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d020      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d005      	beq.n	8001f3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f30:	4b58      	ldr	r3, [pc, #352]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	4a57      	ldr	r2, [pc, #348]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0308 	and.w	r3, r3, #8
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d005      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f48:	4b52      	ldr	r3, [pc, #328]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	4a51      	ldr	r2, [pc, #324]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f54:	4b4f      	ldr	r3, [pc, #316]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	494c      	ldr	r1, [pc, #304]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d044      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d107      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7a:	4b46      	ldr	r3, [pc, #280]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d119      	bne.n	8001fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e07d      	b.n	8002086 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d003      	beq.n	8001f9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d107      	bne.n	8001faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f9a:	4b3e      	ldr	r3, [pc, #248]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d109      	bne.n	8001fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e06d      	b.n	8002086 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001faa:	4b3a      	ldr	r3, [pc, #232]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e065      	b.n	8002086 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fba:	4b36      	ldr	r3, [pc, #216]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f023 0203 	bic.w	r2, r3, #3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	4933      	ldr	r1, [pc, #204]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fcc:	f7fe fb3e 	bl	800064c <HAL_GetTick>
 8001fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fd2:	e00a      	b.n	8001fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd4:	f7fe fb3a 	bl	800064c <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e04d      	b.n	8002086 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fea:	4b2a      	ldr	r3, [pc, #168]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 020c 	and.w	r2, r3, #12
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d1eb      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ffc:	4b24      	ldr	r3, [pc, #144]	; (8002090 <HAL_RCC_ClockConfig+0x1b4>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 030f 	and.w	r3, r3, #15
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d20c      	bcs.n	8002024 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200a:	4b21      	ldr	r3, [pc, #132]	; (8002090 <HAL_RCC_ClockConfig+0x1b4>)
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002012:	4b1f      	ldr	r3, [pc, #124]	; (8002090 <HAL_RCC_ClockConfig+0x1b4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 030f 	and.w	r3, r3, #15
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d001      	beq.n	8002024 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e030      	b.n	8002086 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d008      	beq.n	8002042 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002030:	4b18      	ldr	r3, [pc, #96]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	4915      	ldr	r1, [pc, #84]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 800203e:	4313      	orrs	r3, r2
 8002040:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b00      	cmp	r3, #0
 800204c:	d009      	beq.n	8002062 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800204e:	4b11      	ldr	r3, [pc, #68]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	490d      	ldr	r1, [pc, #52]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 800205e:	4313      	orrs	r3, r2
 8002060:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002062:	f000 f81d 	bl	80020a0 <HAL_RCC_GetSysClockFreq>
 8002066:	4601      	mov	r1, r0
 8002068:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	091b      	lsrs	r3, r3, #4
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	4a09      	ldr	r2, [pc, #36]	; (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8002074:	5cd3      	ldrb	r3, [r2, r3]
 8002076:	fa21 f303 	lsr.w	r3, r1, r3
 800207a:	4a08      	ldr	r2, [pc, #32]	; (800209c <HAL_RCC_ClockConfig+0x1c0>)
 800207c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800207e:	2000      	movs	r0, #0
 8002080:	f7fe faa0 	bl	80005c4 <HAL_InitTick>

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40023c00 	.word	0x40023c00
 8002094:	40023800 	.word	0x40023800
 8002098:	08004048 	.word	0x08004048
 800209c:	20000008 	.word	0x20000008

080020a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80020a6:	2300      	movs	r3, #0
 80020a8:	607b      	str	r3, [r7, #4]
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	2300      	movs	r3, #0
 80020b0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020b6:	4b50      	ldr	r3, [pc, #320]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 030c 	and.w	r3, r3, #12
 80020be:	2b04      	cmp	r3, #4
 80020c0:	d007      	beq.n	80020d2 <HAL_RCC_GetSysClockFreq+0x32>
 80020c2:	2b08      	cmp	r3, #8
 80020c4:	d008      	beq.n	80020d8 <HAL_RCC_GetSysClockFreq+0x38>
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f040 808d 	bne.w	80021e6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020cc:	4b4b      	ldr	r3, [pc, #300]	; (80021fc <HAL_RCC_GetSysClockFreq+0x15c>)
 80020ce:	60bb      	str	r3, [r7, #8]
       break;
 80020d0:	e08c      	b.n	80021ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020d2:	4b4b      	ldr	r3, [pc, #300]	; (8002200 <HAL_RCC_GetSysClockFreq+0x160>)
 80020d4:	60bb      	str	r3, [r7, #8]
      break;
 80020d6:	e089      	b.n	80021ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020d8:	4b47      	ldr	r3, [pc, #284]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80020e0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020e2:	4b45      	ldr	r3, [pc, #276]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d023      	beq.n	8002136 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020ee:	4b42      	ldr	r3, [pc, #264]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	099b      	lsrs	r3, r3, #6
 80020f4:	f04f 0400 	mov.w	r4, #0
 80020f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	ea03 0501 	and.w	r5, r3, r1
 8002104:	ea04 0602 	and.w	r6, r4, r2
 8002108:	4a3d      	ldr	r2, [pc, #244]	; (8002200 <HAL_RCC_GetSysClockFreq+0x160>)
 800210a:	fb02 f106 	mul.w	r1, r2, r6
 800210e:	2200      	movs	r2, #0
 8002110:	fb02 f205 	mul.w	r2, r2, r5
 8002114:	440a      	add	r2, r1
 8002116:	493a      	ldr	r1, [pc, #232]	; (8002200 <HAL_RCC_GetSysClockFreq+0x160>)
 8002118:	fba5 0101 	umull	r0, r1, r5, r1
 800211c:	1853      	adds	r3, r2, r1
 800211e:	4619      	mov	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f04f 0400 	mov.w	r4, #0
 8002126:	461a      	mov	r2, r3
 8002128:	4623      	mov	r3, r4
 800212a:	f7fe f8a9 	bl	8000280 <__aeabi_uldivmod>
 800212e:	4603      	mov	r3, r0
 8002130:	460c      	mov	r4, r1
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	e049      	b.n	80021ca <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002136:	4b30      	ldr	r3, [pc, #192]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	099b      	lsrs	r3, r3, #6
 800213c:	f04f 0400 	mov.w	r4, #0
 8002140:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002144:	f04f 0200 	mov.w	r2, #0
 8002148:	ea03 0501 	and.w	r5, r3, r1
 800214c:	ea04 0602 	and.w	r6, r4, r2
 8002150:	4629      	mov	r1, r5
 8002152:	4632      	mov	r2, r6
 8002154:	f04f 0300 	mov.w	r3, #0
 8002158:	f04f 0400 	mov.w	r4, #0
 800215c:	0154      	lsls	r4, r2, #5
 800215e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002162:	014b      	lsls	r3, r1, #5
 8002164:	4619      	mov	r1, r3
 8002166:	4622      	mov	r2, r4
 8002168:	1b49      	subs	r1, r1, r5
 800216a:	eb62 0206 	sbc.w	r2, r2, r6
 800216e:	f04f 0300 	mov.w	r3, #0
 8002172:	f04f 0400 	mov.w	r4, #0
 8002176:	0194      	lsls	r4, r2, #6
 8002178:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800217c:	018b      	lsls	r3, r1, #6
 800217e:	1a5b      	subs	r3, r3, r1
 8002180:	eb64 0402 	sbc.w	r4, r4, r2
 8002184:	f04f 0100 	mov.w	r1, #0
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	00e2      	lsls	r2, r4, #3
 800218e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002192:	00d9      	lsls	r1, r3, #3
 8002194:	460b      	mov	r3, r1
 8002196:	4614      	mov	r4, r2
 8002198:	195b      	adds	r3, r3, r5
 800219a:	eb44 0406 	adc.w	r4, r4, r6
 800219e:	f04f 0100 	mov.w	r1, #0
 80021a2:	f04f 0200 	mov.w	r2, #0
 80021a6:	02a2      	lsls	r2, r4, #10
 80021a8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80021ac:	0299      	lsls	r1, r3, #10
 80021ae:	460b      	mov	r3, r1
 80021b0:	4614      	mov	r4, r2
 80021b2:	4618      	mov	r0, r3
 80021b4:	4621      	mov	r1, r4
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f04f 0400 	mov.w	r4, #0
 80021bc:	461a      	mov	r2, r3
 80021be:	4623      	mov	r3, r4
 80021c0:	f7fe f85e 	bl	8000280 <__aeabi_uldivmod>
 80021c4:	4603      	mov	r3, r0
 80021c6:	460c      	mov	r4, r1
 80021c8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80021ca:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	0c1b      	lsrs	r3, r3, #16
 80021d0:	f003 0303 	and.w	r3, r3, #3
 80021d4:	3301      	adds	r3, #1
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80021da:	68fa      	ldr	r2, [r7, #12]
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e2:	60bb      	str	r3, [r7, #8]
      break;
 80021e4:	e002      	b.n	80021ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021e6:	4b05      	ldr	r3, [pc, #20]	; (80021fc <HAL_RCC_GetSysClockFreq+0x15c>)
 80021e8:	60bb      	str	r3, [r7, #8]
      break;
 80021ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021ec:	68bb      	ldr	r3, [r7, #8]
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40023800 	.word	0x40023800
 80021fc:	00f42400 	.word	0x00f42400
 8002200:	017d7840 	.word	0x017d7840

08002204 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002208:	4b03      	ldr	r3, [pc, #12]	; (8002218 <HAL_RCC_GetHCLKFreq+0x14>)
 800220a:	681b      	ldr	r3, [r3, #0]
}
 800220c:	4618      	mov	r0, r3
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	20000008 	.word	0x20000008

0800221c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002220:	f7ff fff0 	bl	8002204 <HAL_RCC_GetHCLKFreq>
 8002224:	4601      	mov	r1, r0
 8002226:	4b05      	ldr	r3, [pc, #20]	; (800223c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	0a9b      	lsrs	r3, r3, #10
 800222c:	f003 0307 	and.w	r3, r3, #7
 8002230:	4a03      	ldr	r2, [pc, #12]	; (8002240 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002232:	5cd3      	ldrb	r3, [r2, r3]
 8002234:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002238:	4618      	mov	r0, r3
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40023800 	.word	0x40023800
 8002240:	08004058 	.word	0x08004058

08002244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002248:	f7ff ffdc 	bl	8002204 <HAL_RCC_GetHCLKFreq>
 800224c:	4601      	mov	r1, r0
 800224e:	4b05      	ldr	r3, [pc, #20]	; (8002264 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	0b5b      	lsrs	r3, r3, #13
 8002254:	f003 0307 	and.w	r3, r3, #7
 8002258:	4a03      	ldr	r2, [pc, #12]	; (8002268 <HAL_RCC_GetPCLK2Freq+0x24>)
 800225a:	5cd3      	ldrb	r3, [r2, r3]
 800225c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002260:	4618      	mov	r0, r3
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40023800 	.word	0x40023800
 8002268:	08004058 	.word	0x08004058

0800226c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e03f      	b.n	80022fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d106      	bne.n	8002298 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 fe2c 	bl	8002ef0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2224      	movs	r2, #36	; 0x24
 800229c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68da      	ldr	r2, [r3, #12]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 f90b 	bl	80024cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	691a      	ldr	r2, [r3, #16]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	695a      	ldr	r2, [r3, #20]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2220      	movs	r2, #32
 80022f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2220      	movs	r2, #32
 80022f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b088      	sub	sp, #32
 800230a:	af02      	add	r7, sp, #8
 800230c:	60f8      	str	r0, [r7, #12]
 800230e:	60b9      	str	r1, [r7, #8]
 8002310:	603b      	str	r3, [r7, #0]
 8002312:	4613      	mov	r3, r2
 8002314:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002316:	2300      	movs	r3, #0
 8002318:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b20      	cmp	r3, #32
 8002324:	f040 8083 	bne.w	800242e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d002      	beq.n	8002334 <HAL_UART_Transmit+0x2e>
 800232e:	88fb      	ldrh	r3, [r7, #6]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e07b      	b.n	8002430 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800233e:	2b01      	cmp	r3, #1
 8002340:	d101      	bne.n	8002346 <HAL_UART_Transmit+0x40>
 8002342:	2302      	movs	r3, #2
 8002344:	e074      	b.n	8002430 <HAL_UART_Transmit+0x12a>
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2201      	movs	r2, #1
 800234a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2221      	movs	r2, #33	; 0x21
 8002358:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800235c:	f7fe f976 	bl	800064c <HAL_GetTick>
 8002360:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	88fa      	ldrh	r2, [r7, #6]
 8002366:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	88fa      	ldrh	r2, [r7, #6]
 800236c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800236e:	e042      	b.n	80023f6 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002374:	b29b      	uxth	r3, r3
 8002376:	3b01      	subs	r3, #1
 8002378:	b29a      	uxth	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002386:	d122      	bne.n	80023ce <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	2200      	movs	r2, #0
 8002390:	2180      	movs	r1, #128	; 0x80
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f000 f850 	bl	8002438 <UART_WaitOnFlagUntilTimeout>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e046      	b.n	8002430 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	881b      	ldrh	r3, [r3, #0]
 80023aa:	461a      	mov	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023b4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d103      	bne.n	80023c6 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	3302      	adds	r3, #2
 80023c2:	60bb      	str	r3, [r7, #8]
 80023c4:	e017      	b.n	80023f6 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	3301      	adds	r3, #1
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	e013      	b.n	80023f6 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	2200      	movs	r2, #0
 80023d6:	2180      	movs	r1, #128	; 0x80
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 f82d 	bl	8002438 <UART_WaitOnFlagUntilTimeout>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e023      	b.n	8002430 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	1c5a      	adds	r2, r3, #1
 80023ec:	60ba      	str	r2, [r7, #8]
 80023ee:	781a      	ldrb	r2, [r3, #0]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1b7      	bne.n	8002370 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	2200      	movs	r2, #0
 8002408:	2140      	movs	r1, #64	; 0x40
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f000 f814 	bl	8002438 <UART_WaitOnFlagUntilTimeout>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e00a      	b.n	8002430 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2220      	movs	r2, #32
 800241e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	e000      	b.n	8002430 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800242e:	2302      	movs	r3, #2
  }
}
 8002430:	4618      	mov	r0, r3
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	603b      	str	r3, [r7, #0]
 8002444:	4613      	mov	r3, r2
 8002446:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002448:	e02c      	b.n	80024a4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002450:	d028      	beq.n	80024a4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d007      	beq.n	8002468 <UART_WaitOnFlagUntilTimeout+0x30>
 8002458:	f7fe f8f8 	bl	800064c <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	429a      	cmp	r2, r3
 8002466:	d21d      	bcs.n	80024a4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68da      	ldr	r2, [r3, #12]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002476:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	695a      	ldr	r2, [r3, #20]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f022 0201 	bic.w	r2, r2, #1
 8002486:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2220      	movs	r2, #32
 800248c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2220      	movs	r2, #32
 8002494:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e00f      	b.n	80024c4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	4013      	ands	r3, r2
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	bf0c      	ite	eq
 80024b4:	2301      	moveq	r3, #1
 80024b6:	2300      	movne	r3, #0
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	461a      	mov	r2, r3
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d0c3      	beq.n	800244a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024cc:	b5b0      	push	{r4, r5, r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	430a      	orrs	r2, r1
 80024e8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	689a      	ldr	r2, [r3, #8]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	695b      	ldr	r3, [r3, #20]
 80024f8:	431a      	orrs	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	4313      	orrs	r3, r2
 8002500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800250c:	f023 030c 	bic.w	r3, r3, #12
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6812      	ldr	r2, [r2, #0]
 8002514:	68f9      	ldr	r1, [r7, #12]
 8002516:	430b      	orrs	r3, r1
 8002518:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	695b      	ldr	r3, [r3, #20]
 8002520:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	699a      	ldr	r2, [r3, #24]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002538:	f040 80e4 	bne.w	8002704 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4aab      	ldr	r2, [pc, #684]	; (80027f0 <UART_SetConfig+0x324>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d004      	beq.n	8002550 <UART_SetConfig+0x84>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4aaa      	ldr	r2, [pc, #680]	; (80027f4 <UART_SetConfig+0x328>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d16c      	bne.n	800262a <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002550:	f7ff fe78 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 8002554:	4602      	mov	r2, r0
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	009a      	lsls	r2, r3, #2
 800255e:	441a      	add	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	fbb2 f3f3 	udiv	r3, r2, r3
 800256a:	4aa3      	ldr	r2, [pc, #652]	; (80027f8 <UART_SetConfig+0x32c>)
 800256c:	fba2 2303 	umull	r2, r3, r2, r3
 8002570:	095b      	lsrs	r3, r3, #5
 8002572:	011c      	lsls	r4, r3, #4
 8002574:	f7ff fe66 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 8002578:	4602      	mov	r2, r0
 800257a:	4613      	mov	r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	4413      	add	r3, r2
 8002580:	009a      	lsls	r2, r3, #2
 8002582:	441a      	add	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	fbb2 f5f3 	udiv	r5, r2, r3
 800258e:	f7ff fe59 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 8002592:	4602      	mov	r2, r0
 8002594:	4613      	mov	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	009a      	lsls	r2, r3, #2
 800259c:	441a      	add	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a8:	4a93      	ldr	r2, [pc, #588]	; (80027f8 <UART_SetConfig+0x32c>)
 80025aa:	fba2 2303 	umull	r2, r3, r2, r3
 80025ae:	095b      	lsrs	r3, r3, #5
 80025b0:	2264      	movs	r2, #100	; 0x64
 80025b2:	fb02 f303 	mul.w	r3, r2, r3
 80025b6:	1aeb      	subs	r3, r5, r3
 80025b8:	00db      	lsls	r3, r3, #3
 80025ba:	3332      	adds	r3, #50	; 0x32
 80025bc:	4a8e      	ldr	r2, [pc, #568]	; (80027f8 <UART_SetConfig+0x32c>)
 80025be:	fba2 2303 	umull	r2, r3, r2, r3
 80025c2:	095b      	lsrs	r3, r3, #5
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025ca:	441c      	add	r4, r3
 80025cc:	f7ff fe3a 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 80025d0:	4602      	mov	r2, r0
 80025d2:	4613      	mov	r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	4413      	add	r3, r2
 80025d8:	009a      	lsls	r2, r3, #2
 80025da:	441a      	add	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	fbb2 f5f3 	udiv	r5, r2, r3
 80025e6:	f7ff fe2d 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 80025ea:	4602      	mov	r2, r0
 80025ec:	4613      	mov	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	009a      	lsls	r2, r3, #2
 80025f4:	441a      	add	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002600:	4a7d      	ldr	r2, [pc, #500]	; (80027f8 <UART_SetConfig+0x32c>)
 8002602:	fba2 2303 	umull	r2, r3, r2, r3
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	2264      	movs	r2, #100	; 0x64
 800260a:	fb02 f303 	mul.w	r3, r2, r3
 800260e:	1aeb      	subs	r3, r5, r3
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	3332      	adds	r3, #50	; 0x32
 8002614:	4a78      	ldr	r2, [pc, #480]	; (80027f8 <UART_SetConfig+0x32c>)
 8002616:	fba2 2303 	umull	r2, r3, r2, r3
 800261a:	095b      	lsrs	r3, r3, #5
 800261c:	f003 0207 	and.w	r2, r3, #7
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4422      	add	r2, r4
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	e154      	b.n	80028d4 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800262a:	f7ff fdf7 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 800262e:	4602      	mov	r2, r0
 8002630:	4613      	mov	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	4413      	add	r3, r2
 8002636:	009a      	lsls	r2, r3, #2
 8002638:	441a      	add	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	fbb2 f3f3 	udiv	r3, r2, r3
 8002644:	4a6c      	ldr	r2, [pc, #432]	; (80027f8 <UART_SetConfig+0x32c>)
 8002646:	fba2 2303 	umull	r2, r3, r2, r3
 800264a:	095b      	lsrs	r3, r3, #5
 800264c:	011c      	lsls	r4, r3, #4
 800264e:	f7ff fde5 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 8002652:	4602      	mov	r2, r0
 8002654:	4613      	mov	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	009a      	lsls	r2, r3, #2
 800265c:	441a      	add	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	fbb2 f5f3 	udiv	r5, r2, r3
 8002668:	f7ff fdd8 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 800266c:	4602      	mov	r2, r0
 800266e:	4613      	mov	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	4413      	add	r3, r2
 8002674:	009a      	lsls	r2, r3, #2
 8002676:	441a      	add	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002682:	4a5d      	ldr	r2, [pc, #372]	; (80027f8 <UART_SetConfig+0x32c>)
 8002684:	fba2 2303 	umull	r2, r3, r2, r3
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	2264      	movs	r2, #100	; 0x64
 800268c:	fb02 f303 	mul.w	r3, r2, r3
 8002690:	1aeb      	subs	r3, r5, r3
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	3332      	adds	r3, #50	; 0x32
 8002696:	4a58      	ldr	r2, [pc, #352]	; (80027f8 <UART_SetConfig+0x32c>)
 8002698:	fba2 2303 	umull	r2, r3, r2, r3
 800269c:	095b      	lsrs	r3, r3, #5
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80026a4:	441c      	add	r4, r3
 80026a6:	f7ff fdb9 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 80026aa:	4602      	mov	r2, r0
 80026ac:	4613      	mov	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4413      	add	r3, r2
 80026b2:	009a      	lsls	r2, r3, #2
 80026b4:	441a      	add	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	fbb2 f5f3 	udiv	r5, r2, r3
 80026c0:	f7ff fdac 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 80026c4:	4602      	mov	r2, r0
 80026c6:	4613      	mov	r3, r2
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	4413      	add	r3, r2
 80026cc:	009a      	lsls	r2, r3, #2
 80026ce:	441a      	add	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026da:	4a47      	ldr	r2, [pc, #284]	; (80027f8 <UART_SetConfig+0x32c>)
 80026dc:	fba2 2303 	umull	r2, r3, r2, r3
 80026e0:	095b      	lsrs	r3, r3, #5
 80026e2:	2264      	movs	r2, #100	; 0x64
 80026e4:	fb02 f303 	mul.w	r3, r2, r3
 80026e8:	1aeb      	subs	r3, r5, r3
 80026ea:	00db      	lsls	r3, r3, #3
 80026ec:	3332      	adds	r3, #50	; 0x32
 80026ee:	4a42      	ldr	r2, [pc, #264]	; (80027f8 <UART_SetConfig+0x32c>)
 80026f0:	fba2 2303 	umull	r2, r3, r2, r3
 80026f4:	095b      	lsrs	r3, r3, #5
 80026f6:	f003 0207 	and.w	r2, r3, #7
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4422      	add	r2, r4
 8002700:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002702:	e0e7      	b.n	80028d4 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a39      	ldr	r2, [pc, #228]	; (80027f0 <UART_SetConfig+0x324>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d004      	beq.n	8002718 <UART_SetConfig+0x24c>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a38      	ldr	r2, [pc, #224]	; (80027f4 <UART_SetConfig+0x328>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d171      	bne.n	80027fc <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002718:	f7ff fd94 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 800271c:	4602      	mov	r2, r0
 800271e:	4613      	mov	r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4413      	add	r3, r2
 8002724:	009a      	lsls	r2, r3, #2
 8002726:	441a      	add	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002732:	4a31      	ldr	r2, [pc, #196]	; (80027f8 <UART_SetConfig+0x32c>)
 8002734:	fba2 2303 	umull	r2, r3, r2, r3
 8002738:	095b      	lsrs	r3, r3, #5
 800273a:	011c      	lsls	r4, r3, #4
 800273c:	f7ff fd82 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 8002740:	4602      	mov	r2, r0
 8002742:	4613      	mov	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4413      	add	r3, r2
 8002748:	009a      	lsls	r2, r3, #2
 800274a:	441a      	add	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	fbb2 f5f3 	udiv	r5, r2, r3
 8002756:	f7ff fd75 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 800275a:	4602      	mov	r2, r0
 800275c:	4613      	mov	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	009a      	lsls	r2, r3, #2
 8002764:	441a      	add	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002770:	4a21      	ldr	r2, [pc, #132]	; (80027f8 <UART_SetConfig+0x32c>)
 8002772:	fba2 2303 	umull	r2, r3, r2, r3
 8002776:	095b      	lsrs	r3, r3, #5
 8002778:	2264      	movs	r2, #100	; 0x64
 800277a:	fb02 f303 	mul.w	r3, r2, r3
 800277e:	1aeb      	subs	r3, r5, r3
 8002780:	011b      	lsls	r3, r3, #4
 8002782:	3332      	adds	r3, #50	; 0x32
 8002784:	4a1c      	ldr	r2, [pc, #112]	; (80027f8 <UART_SetConfig+0x32c>)
 8002786:	fba2 2303 	umull	r2, r3, r2, r3
 800278a:	095b      	lsrs	r3, r3, #5
 800278c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002790:	441c      	add	r4, r3
 8002792:	f7ff fd57 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 8002796:	4602      	mov	r2, r0
 8002798:	4613      	mov	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	009a      	lsls	r2, r3, #2
 80027a0:	441a      	add	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	fbb2 f5f3 	udiv	r5, r2, r3
 80027ac:	f7ff fd4a 	bl	8002244 <HAL_RCC_GetPCLK2Freq>
 80027b0:	4602      	mov	r2, r0
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	009a      	lsls	r2, r3, #2
 80027ba:	441a      	add	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c6:	4a0c      	ldr	r2, [pc, #48]	; (80027f8 <UART_SetConfig+0x32c>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	095b      	lsrs	r3, r3, #5
 80027ce:	2264      	movs	r2, #100	; 0x64
 80027d0:	fb02 f303 	mul.w	r3, r2, r3
 80027d4:	1aeb      	subs	r3, r5, r3
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	3332      	adds	r3, #50	; 0x32
 80027da:	4a07      	ldr	r2, [pc, #28]	; (80027f8 <UART_SetConfig+0x32c>)
 80027dc:	fba2 2303 	umull	r2, r3, r2, r3
 80027e0:	095b      	lsrs	r3, r3, #5
 80027e2:	f003 020f 	and.w	r2, r3, #15
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4422      	add	r2, r4
 80027ec:	609a      	str	r2, [r3, #8]
 80027ee:	e071      	b.n	80028d4 <UART_SetConfig+0x408>
 80027f0:	40011000 	.word	0x40011000
 80027f4:	40011400 	.word	0x40011400
 80027f8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80027fc:	f7ff fd0e 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 8002800:	4602      	mov	r2, r0
 8002802:	4613      	mov	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4413      	add	r3, r2
 8002808:	009a      	lsls	r2, r3, #2
 800280a:	441a      	add	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	fbb2 f3f3 	udiv	r3, r2, r3
 8002816:	4a31      	ldr	r2, [pc, #196]	; (80028dc <UART_SetConfig+0x410>)
 8002818:	fba2 2303 	umull	r2, r3, r2, r3
 800281c:	095b      	lsrs	r3, r3, #5
 800281e:	011c      	lsls	r4, r3, #4
 8002820:	f7ff fcfc 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 8002824:	4602      	mov	r2, r0
 8002826:	4613      	mov	r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	009a      	lsls	r2, r3, #2
 800282e:	441a      	add	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	fbb2 f5f3 	udiv	r5, r2, r3
 800283a:	f7ff fcef 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 800283e:	4602      	mov	r2, r0
 8002840:	4613      	mov	r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4413      	add	r3, r2
 8002846:	009a      	lsls	r2, r3, #2
 8002848:	441a      	add	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	fbb2 f3f3 	udiv	r3, r2, r3
 8002854:	4a21      	ldr	r2, [pc, #132]	; (80028dc <UART_SetConfig+0x410>)
 8002856:	fba2 2303 	umull	r2, r3, r2, r3
 800285a:	095b      	lsrs	r3, r3, #5
 800285c:	2264      	movs	r2, #100	; 0x64
 800285e:	fb02 f303 	mul.w	r3, r2, r3
 8002862:	1aeb      	subs	r3, r5, r3
 8002864:	011b      	lsls	r3, r3, #4
 8002866:	3332      	adds	r3, #50	; 0x32
 8002868:	4a1c      	ldr	r2, [pc, #112]	; (80028dc <UART_SetConfig+0x410>)
 800286a:	fba2 2303 	umull	r2, r3, r2, r3
 800286e:	095b      	lsrs	r3, r3, #5
 8002870:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002874:	441c      	add	r4, r3
 8002876:	f7ff fcd1 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 800287a:	4602      	mov	r2, r0
 800287c:	4613      	mov	r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	4413      	add	r3, r2
 8002882:	009a      	lsls	r2, r3, #2
 8002884:	441a      	add	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	fbb2 f5f3 	udiv	r5, r2, r3
 8002890:	f7ff fcc4 	bl	800221c <HAL_RCC_GetPCLK1Freq>
 8002894:	4602      	mov	r2, r0
 8002896:	4613      	mov	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	4413      	add	r3, r2
 800289c:	009a      	lsls	r2, r3, #2
 800289e:	441a      	add	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028aa:	4a0c      	ldr	r2, [pc, #48]	; (80028dc <UART_SetConfig+0x410>)
 80028ac:	fba2 2303 	umull	r2, r3, r2, r3
 80028b0:	095b      	lsrs	r3, r3, #5
 80028b2:	2264      	movs	r2, #100	; 0x64
 80028b4:	fb02 f303 	mul.w	r3, r2, r3
 80028b8:	1aeb      	subs	r3, r5, r3
 80028ba:	011b      	lsls	r3, r3, #4
 80028bc:	3332      	adds	r3, #50	; 0x32
 80028be:	4a07      	ldr	r2, [pc, #28]	; (80028dc <UART_SetConfig+0x410>)
 80028c0:	fba2 2303 	umull	r2, r3, r2, r3
 80028c4:	095b      	lsrs	r3, r3, #5
 80028c6:	f003 020f 	and.w	r2, r3, #15
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4422      	add	r2, r4
 80028d0:	609a      	str	r2, [r3, #8]
}
 80028d2:	e7ff      	b.n	80028d4 <UART_SetConfig+0x408>
 80028d4:	bf00      	nop
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bdb0      	pop	{r4, r5, r7, pc}
 80028dc:	51eb851f 	.word	0x51eb851f

080028e0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t *)&ch, 1, 0xFFFF);
 80028e8:	1d39      	adds	r1, r7, #4
 80028ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028ee:	2201      	movs	r2, #1
 80028f0:	4803      	ldr	r0, [pc, #12]	; (8002900 <__io_putchar+0x20>)
 80028f2:	f7ff fd08 	bl	8002306 <HAL_UART_Transmit>
	return ch;
 80028f6:	687b      	ldr	r3, [r7, #4]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	200000f0 	.word	0x200000f0

08002904 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002908:	f7fd fe3a 	bl	8000580 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800290c:	f000 f80e 	bl	800292c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002910:	f000 f8c2 	bl	8002a98 <MX_GPIO_Init>
  MX_I2C2_Init();
 8002914:	f000 f868 	bl	80029e8 <MX_I2C2_Init>
  MX_USART6_UART_Init();
 8002918:	f000 f894 	bl	8002a44 <MX_USART6_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("This is a STM32F411CEU6\n\r");
 800291c:	4802      	ldr	r0, [pc, #8]	; (8002928 <main+0x24>)
 800291e:	f000 fc89 	bl	8003234 <iprintf>
	  sht31_test();
 8002922:	f000 f9e7 	bl	8002cf4 <sht31_test>
	  printf("This is a STM32F411CEU6\n\r");
 8002926:	e7f9      	b.n	800291c <main+0x18>
 8002928:	08004014 	.word	0x08004014

0800292c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b094      	sub	sp, #80	; 0x50
 8002930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002932:	f107 0320 	add.w	r3, r7, #32
 8002936:	2230      	movs	r2, #48	; 0x30
 8002938:	2100      	movs	r1, #0
 800293a:	4618      	mov	r0, r3
 800293c:	f000 fc72 	bl	8003224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002940:	f107 030c 	add.w	r3, r7, #12
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	609a      	str	r2, [r3, #8]
 800294c:	60da      	str	r2, [r3, #12]
 800294e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002950:	2300      	movs	r3, #0
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	4b22      	ldr	r3, [pc, #136]	; (80029e0 <SystemClock_Config+0xb4>)
 8002956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002958:	4a21      	ldr	r2, [pc, #132]	; (80029e0 <SystemClock_Config+0xb4>)
 800295a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800295e:	6413      	str	r3, [r2, #64]	; 0x40
 8002960:	4b1f      	ldr	r3, [pc, #124]	; (80029e0 <SystemClock_Config+0xb4>)
 8002962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800296c:	2300      	movs	r3, #0
 800296e:	607b      	str	r3, [r7, #4]
 8002970:	4b1c      	ldr	r3, [pc, #112]	; (80029e4 <SystemClock_Config+0xb8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a1b      	ldr	r2, [pc, #108]	; (80029e4 <SystemClock_Config+0xb8>)
 8002976:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	4b19      	ldr	r3, [pc, #100]	; (80029e4 <SystemClock_Config+0xb8>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002984:	607b      	str	r3, [r7, #4]
 8002986:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002988:	2302      	movs	r3, #2
 800298a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800298c:	2301      	movs	r3, #1
 800298e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002990:	2310      	movs	r3, #16
 8002992:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002994:	2300      	movs	r3, #0
 8002996:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002998:	f107 0320 	add.w	r3, r7, #32
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff f85b 	bl	8001a58 <HAL_RCC_OscConfig>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <SystemClock_Config+0x80>
  {
    Error_Handler();
 80029a8:	f000 f8ba 	bl	8002b20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029ac:	230f      	movs	r3, #15
 80029ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80029b0:	2300      	movs	r3, #0
 80029b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029b4:	2300      	movs	r3, #0
 80029b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029bc:	2300      	movs	r3, #0
 80029be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80029c0:	f107 030c 	add.w	r3, r7, #12
 80029c4:	2100      	movs	r1, #0
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff fa88 	bl	8001edc <HAL_RCC_ClockConfig>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80029d2:	f000 f8a5 	bl	8002b20 <Error_Handler>
  }
}
 80029d6:	bf00      	nop
 80029d8:	3750      	adds	r7, #80	; 0x50
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40007000 	.word	0x40007000

080029e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80029ec:	4b12      	ldr	r3, [pc, #72]	; (8002a38 <MX_I2C2_Init+0x50>)
 80029ee:	4a13      	ldr	r2, [pc, #76]	; (8002a3c <MX_I2C2_Init+0x54>)
 80029f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80029f2:	4b11      	ldr	r3, [pc, #68]	; (8002a38 <MX_I2C2_Init+0x50>)
 80029f4:	4a12      	ldr	r2, [pc, #72]	; (8002a40 <MX_I2C2_Init+0x58>)
 80029f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029f8:	4b0f      	ldr	r3, [pc, #60]	; (8002a38 <MX_I2C2_Init+0x50>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80029fe:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <MX_I2C2_Init+0x50>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <MX_I2C2_Init+0x50>)
 8002a06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a0a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a0c:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <MX_I2C2_Init+0x50>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002a12:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <MX_I2C2_Init+0x50>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a18:	4b07      	ldr	r3, [pc, #28]	; (8002a38 <MX_I2C2_Init+0x50>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a1e:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <MX_I2C2_Init+0x50>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002a24:	4804      	ldr	r0, [pc, #16]	; (8002a38 <MX_I2C2_Init+0x50>)
 8002a26:	f7fe f8c1 	bl	8000bac <HAL_I2C_Init>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002a30:	f000 f876 	bl	8002b20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002a34:	bf00      	nop
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	2000009c 	.word	0x2000009c
 8002a3c:	40005800 	.word	0x40005800
 8002a40:	000186a0 	.word	0x000186a0

08002a44 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002a48:	4b11      	ldr	r3, [pc, #68]	; (8002a90 <MX_USART6_UART_Init+0x4c>)
 8002a4a:	4a12      	ldr	r2, [pc, #72]	; (8002a94 <MX_USART6_UART_Init+0x50>)
 8002a4c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002a4e:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <MX_USART6_UART_Init+0x4c>)
 8002a50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a54:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002a56:	4b0e      	ldr	r3, [pc, #56]	; (8002a90 <MX_USART6_UART_Init+0x4c>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002a5c:	4b0c      	ldr	r3, [pc, #48]	; (8002a90 <MX_USART6_UART_Init+0x4c>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002a62:	4b0b      	ldr	r3, [pc, #44]	; (8002a90 <MX_USART6_UART_Init+0x4c>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002a68:	4b09      	ldr	r3, [pc, #36]	; (8002a90 <MX_USART6_UART_Init+0x4c>)
 8002a6a:	220c      	movs	r2, #12
 8002a6c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a6e:	4b08      	ldr	r3, [pc, #32]	; (8002a90 <MX_USART6_UART_Init+0x4c>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a74:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <MX_USART6_UART_Init+0x4c>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002a7a:	4805      	ldr	r0, [pc, #20]	; (8002a90 <MX_USART6_UART_Init+0x4c>)
 8002a7c:	f7ff fbf6 	bl	800226c <HAL_UART_Init>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002a86:	f000 f84b 	bl	8002b20 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002a8a:	bf00      	nop
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	200000f0 	.word	0x200000f0
 8002a94:	40011400 	.word	0x40011400

08002a98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b088      	sub	sp, #32
 8002a9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9e:	f107 030c 	add.w	r3, r7, #12
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	605a      	str	r2, [r3, #4]
 8002aa8:	609a      	str	r2, [r3, #8]
 8002aaa:	60da      	str	r2, [r3, #12]
 8002aac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	4b19      	ldr	r3, [pc, #100]	; (8002b18 <MX_GPIO_Init+0x80>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab6:	4a18      	ldr	r2, [pc, #96]	; (8002b18 <MX_GPIO_Init+0x80>)
 8002ab8:	f043 0302 	orr.w	r3, r3, #2
 8002abc:	6313      	str	r3, [r2, #48]	; 0x30
 8002abe:	4b16      	ldr	r3, [pc, #88]	; (8002b18 <MX_GPIO_Init+0x80>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	60bb      	str	r3, [r7, #8]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	607b      	str	r3, [r7, #4]
 8002ace:	4b12      	ldr	r3, [pc, #72]	; (8002b18 <MX_GPIO_Init+0x80>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	4a11      	ldr	r2, [pc, #68]	; (8002b18 <MX_GPIO_Init+0x80>)
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8002ada:	4b0f      	ldr	r3, [pc, #60]	; (8002b18 <MX_GPIO_Init+0x80>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	607b      	str	r3, [r7, #4]
 8002ae4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Blue_Pin|Red_Pin|Green_Pin, GPIO_PIN_RESET);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 8002aec:	480b      	ldr	r0, [pc, #44]	; (8002b1c <MX_GPIO_Init+0x84>)
 8002aee:	f7fe f843 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Blue_Pin Red_Pin Green_Pin */
  GPIO_InitStruct.Pin = Blue_Pin|Red_Pin|Green_Pin;
 8002af2:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8002af6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002af8:	2301      	movs	r3, #1
 8002afa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afc:	2300      	movs	r3, #0
 8002afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b00:	2300      	movs	r3, #0
 8002b02:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b04:	f107 030c 	add.w	r3, r7, #12
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4804      	ldr	r0, [pc, #16]	; (8002b1c <MX_GPIO_Init+0x84>)
 8002b0c:	f7fd feb2 	bl	8000874 <HAL_GPIO_Init>

}
 8002b10:	bf00      	nop
 8002b12:	3720      	adds	r7, #32
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	40020400 	.word	0x40020400

08002b20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b24:	bf00      	nop
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <SHT3X_CalcCrc>:
//  return error;
//}

//-----------------------------------------------------------------------------
static u8t SHT3X_CalcCrc(u8t data[], u8t nbrOfBytes)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b085      	sub	sp, #20
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
 8002b36:	460b      	mov	r3, r1
 8002b38:	70fb      	strb	r3, [r7, #3]
  u8t bit;        // bit mask
  u8t crc = 0xFF; // calculated checksum
 8002b3a:	23ff      	movs	r3, #255	; 0xff
 8002b3c:	73bb      	strb	r3, [r7, #14]
  u8t byteCtr;    // byte counter
  
  // calculates 8-Bit checksum with given polynomial
  for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
 8002b3e:	2300      	movs	r3, #0
 8002b40:	737b      	strb	r3, [r7, #13]
 8002b42:	e021      	b.n	8002b88 <SHT3X_CalcCrc+0x5a>
  {
    crc ^= (data[byteCtr]);
 8002b44:	7b7b      	ldrb	r3, [r7, #13]
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	4413      	add	r3, r2
 8002b4a:	781a      	ldrb	r2, [r3, #0]
 8002b4c:	7bbb      	ldrb	r3, [r7, #14]
 8002b4e:	4053      	eors	r3, r2
 8002b50:	73bb      	strb	r3, [r7, #14]
    for(bit = 8; bit > 0; --bit)
 8002b52:	2308      	movs	r3, #8
 8002b54:	73fb      	strb	r3, [r7, #15]
 8002b56:	e011      	b.n	8002b7c <SHT3X_CalcCrc+0x4e>
    {
      if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
 8002b58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	da07      	bge.n	8002b70 <SHT3X_CalcCrc+0x42>
 8002b60:	7bbb      	ldrb	r3, [r7, #14]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	b25b      	sxtb	r3, r3
 8002b66:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8002b6a:	b25b      	sxtb	r3, r3
 8002b6c:	73bb      	strb	r3, [r7, #14]
 8002b6e:	e002      	b.n	8002b76 <SHT3X_CalcCrc+0x48>
      else           crc = (crc << 1);
 8002b70:	7bbb      	ldrb	r3, [r7, #14]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	73bb      	strb	r3, [r7, #14]
    for(bit = 8; bit > 0; --bit)
 8002b76:	7bfb      	ldrb	r3, [r7, #15]
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	73fb      	strb	r3, [r7, #15]
 8002b7c:	7bfb      	ldrb	r3, [r7, #15]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1ea      	bne.n	8002b58 <SHT3X_CalcCrc+0x2a>
  for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
 8002b82:	7b7b      	ldrb	r3, [r7, #13]
 8002b84:	3301      	adds	r3, #1
 8002b86:	737b      	strb	r3, [r7, #13]
 8002b88:	7b7a      	ldrb	r2, [r7, #13]
 8002b8a:	78fb      	ldrb	r3, [r7, #3]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d3d9      	bcc.n	8002b44 <SHT3X_CalcCrc+0x16>
    }
  }
  
  return crc;
 8002b90:	7bbb      	ldrb	r3, [r7, #14]
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <SHT3X_CheckCrc>:

//-----------------------------------------------------------------------------
static etError SHT3X_CheckCrc(u8t data[], u8t nbrOfBytes, u8t checksum)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	70fb      	strb	r3, [r7, #3]
 8002baa:	4613      	mov	r3, r2
 8002bac:	70bb      	strb	r3, [r7, #2]
  u8t crc;     // calculated checksum
  
  // calculates 8-Bit checksum
  crc = SHT3X_CalcCrc(data, nbrOfBytes);
 8002bae:	78fb      	ldrb	r3, [r7, #3]
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7ff ffbb 	bl	8002b2e <SHT3X_CalcCrc>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	73fb      	strb	r3, [r7, #15]
  
  // verify checksum
  if(crc != checksum)
 8002bbc:	7bfa      	ldrb	r2, [r7, #15]
 8002bbe:	78bb      	ldrb	r3, [r7, #2]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d001      	beq.n	8002bc8 <SHT3X_CheckCrc+0x2a>
	  return CHECKSUM_ERROR;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e000      	b.n	8002bca <SHT3X_CheckCrc+0x2c>
  else
	  return NO_ERROR;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <SHT3X_CalcTemperature>:

//-----------------------------------------------------------------------------
static ft SHT3X_CalcTemperature(u16t rawValue)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	80fb      	strh	r3, [r7, #6]
  // calculate temperature [�C]
  // T = -45 + 175 * rawValue / (2^16-1)
  return 175.0f * (ft)rawValue / 65535.0f - 45.0f;
 8002bde:	88fb      	ldrh	r3, [r7, #6]
 8002be0:	ee07 3a90 	vmov	s15, r3
 8002be4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002be8:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002c10 <SHT3X_CalcTemperature+0x3c>
 8002bec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bf0:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002c14 <SHT3X_CalcTemperature+0x40>
 8002bf4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bf8:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002c18 <SHT3X_CalcTemperature+0x44>
 8002bfc:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8002c00:	eeb0 0a67 	vmov.f32	s0, s15
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	432f0000 	.word	0x432f0000
 8002c14:	477fff00 	.word	0x477fff00
 8002c18:	42340000 	.word	0x42340000

08002c1c <SHT3X_CalcHumidity>:

//-----------------------------------------------------------------------------
static ft SHT3X_CalcHumidity(u16t rawValue)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	80fb      	strh	r3, [r7, #6]
  // calculate relative humidity [%RH]
  // RH = rawValue / (2^16-1) * 100
  return 100.0f * (ft)rawValue / 65535.0f;
 8002c26:	88fb      	ldrh	r3, [r7, #6]
 8002c28:	ee07 3a90 	vmov	s15, r3
 8002c2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c30:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002c54 <SHT3X_CalcHumidity+0x38>
 8002c34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c38:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002c58 <SHT3X_CalcHumidity+0x3c>
 8002c3c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002c40:	eef0 7a66 	vmov.f32	s15, s13
}
 8002c44:	eeb0 0a67 	vmov.f32	s0, s15
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	42c80000 	.word	0x42c80000
 8002c58:	477fff00 	.word	0x477fff00

08002c5c <SHT3X_Send_Command>:
//  // rawRH = humidity / 100 * (2^16-1)
//  return humidity / 100.0f * 65535.0f;
//}

static u8t SHT3X_Send_Command(u16t command)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af02      	add	r7, sp, #8
 8002c62:	4603      	mov	r3, r0
 8002c64:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef i2c_statu;

    cmd[0] = (u8t)(command >> 8);
 8002c66:	88fb      	ldrh	r3, [r7, #6]
 8002c68:	0a1b      	lsrs	r3, r3, #8
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	4b0a      	ldr	r3, [pc, #40]	; (8002c98 <SHT3X_Send_Command+0x3c>)
 8002c70:	701a      	strb	r2, [r3, #0]
    cmd[1] = (u8t)(command & 0xFF);
 8002c72:	88fb      	ldrh	r3, [r7, #6]
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	4b08      	ldr	r3, [pc, #32]	; (8002c98 <SHT3X_Send_Command+0x3c>)
 8002c78:	705a      	strb	r2, [r3, #1]

    i2c_statu =  HAL_I2C_Master_Transmit(&hi2c2, SHT31_ADDR, cmd, 2, 200);
 8002c7a:	23c8      	movs	r3, #200	; 0xc8
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	2302      	movs	r3, #2
 8002c80:	4a05      	ldr	r2, [pc, #20]	; (8002c98 <SHT3X_Send_Command+0x3c>)
 8002c82:	2189      	movs	r1, #137	; 0x89
 8002c84:	4805      	ldr	r0, [pc, #20]	; (8002c9c <SHT3X_Send_Command+0x40>)
 8002c86:	f7fe f8b9 	bl	8000dfc <HAL_I2C_Master_Transmit>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	73fb      	strb	r3, [r7, #15]

    return 0;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20000158 	.word	0x20000158
 8002c9c:	2000009c 	.word	0x2000009c

08002ca0 <data_synthesis>:
u16t RawHumidity;
ft Temperature;
ft Humidity;

void data_synthesis(u8t data[])
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
    RawTemperature = ((data[0] << 8) | data[1]);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	021b      	lsls	r3, r3, #8
 8002cae:	b21a      	sxth	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	b21b      	sxth	r3, r3
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	b21b      	sxth	r3, r3
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <data_synthesis+0x4c>)
 8002cc0:	801a      	strh	r2, [r3, #0]
    RawHumidity = ((data[3] << 8) | data[4]);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	3303      	adds	r3, #3
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	021b      	lsls	r3, r3, #8
 8002cca:	b21a      	sxth	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	3304      	adds	r3, #4
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	b21b      	sxth	r3, r3
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	b21b      	sxth	r3, r3
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	4b05      	ldr	r3, [pc, #20]	; (8002cf0 <data_synthesis+0x50>)
 8002cdc:	801a      	strh	r2, [r3, #0]
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	20000150 	.word	0x20000150
 8002cf0:	20000134 	.word	0x20000134

08002cf4 <sht31_test>:

SHT3x_Sensor_Param sht3x_param;
#define sht3x   1

void sht31_test(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef i2c_statu;

    // wait 50ms after power on
    HAL_Delay(50);
 8002cfa:	2032      	movs	r0, #50	; 0x32
 8002cfc:	f7fd fcb2 	bl	8000664 <HAL_Delay>

    SHT3X_Send_Command(CMD_MEAS_CLOCKSTR_H);
 8002d00:	f642 4006 	movw	r0, #11270	; 0x2c06
 8002d04:	f7ff ffaa 	bl	8002c5c <SHT3X_Send_Command>

    HAL_Delay(50);
 8002d08:	2032      	movs	r0, #50	; 0x32
 8002d0a:	f7fd fcab 	bl	8000664 <HAL_Delay>


    i2c_statu =  HAL_I2C_Master_Receive(&hi2c2, SHT31_ADDR, raw_value, 6, 200);
 8002d0e:	23c8      	movs	r3, #200	; 0xc8
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	2306      	movs	r3, #6
 8002d14:	4a2c      	ldr	r2, [pc, #176]	; (8002dc8 <sht31_test+0xd4>)
 8002d16:	2189      	movs	r1, #137	; 0x89
 8002d18:	482c      	ldr	r0, [pc, #176]	; (8002dcc <sht31_test+0xd8>)
 8002d1a:	f7fe f96d 	bl	8000ff8 <HAL_I2C_Master_Receive>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]

    if (CHECKSUM_ERROR == SHT3X_CheckCrc(raw_value, 2, raw_value[2])) {
 8002d22:	4b29      	ldr	r3, [pc, #164]	; (8002dc8 <sht31_test+0xd4>)
 8002d24:	789b      	ldrb	r3, [r3, #2]
 8002d26:	461a      	mov	r2, r3
 8002d28:	2102      	movs	r1, #2
 8002d2a:	4827      	ldr	r0, [pc, #156]	; (8002dc8 <sht31_test+0xd4>)
 8002d2c:	f7ff ff37 	bl	8002b9e <SHT3X_CheckCrc>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d105      	bne.n	8002d42 <sht31_test+0x4e>
        //Red led on
    	HAL_GPIO_WritePin(GPIOB, Red_Pin, GPIO_PIN_SET);
 8002d36:	2201      	movs	r2, #1
 8002d38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d3c:	4824      	ldr	r0, [pc, #144]	; (8002dd0 <sht31_test+0xdc>)
 8002d3e:	f7fd ff1b 	bl	8000b78 <HAL_GPIO_WritePin>
    }

    if (CHECKSUM_ERROR == SHT3X_CheckCrc(&raw_value[3], 2, raw_value[5])) {
 8002d42:	4b21      	ldr	r3, [pc, #132]	; (8002dc8 <sht31_test+0xd4>)
 8002d44:	795b      	ldrb	r3, [r3, #5]
 8002d46:	461a      	mov	r2, r3
 8002d48:	2102      	movs	r1, #2
 8002d4a:	4822      	ldr	r0, [pc, #136]	; (8002dd4 <sht31_test+0xe0>)
 8002d4c:	f7ff ff27 	bl	8002b9e <SHT3X_CheckCrc>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d105      	bne.n	8002d62 <sht31_test+0x6e>
        //Red led on
    	HAL_GPIO_WritePin(GPIOB, Red_Pin, GPIO_PIN_SET);
 8002d56:	2201      	movs	r2, #1
 8002d58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d5c:	481c      	ldr	r0, [pc, #112]	; (8002dd0 <sht31_test+0xdc>)
 8002d5e:	f7fd ff0b 	bl	8000b78 <HAL_GPIO_WritePin>
    }

    data_synthesis(raw_value);
 8002d62:	4819      	ldr	r0, [pc, #100]	; (8002dc8 <sht31_test+0xd4>)
 8002d64:	f7ff ff9c 	bl	8002ca0 <data_synthesis>

    Temperature = SHT3X_CalcTemperature(RawTemperature);
 8002d68:	4b1b      	ldr	r3, [pc, #108]	; (8002dd8 <sht31_test+0xe4>)
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff ff31 	bl	8002bd4 <SHT3X_CalcTemperature>
 8002d72:	eef0 7a40 	vmov.f32	s15, s0
 8002d76:	4b19      	ldr	r3, [pc, #100]	; (8002ddc <sht31_test+0xe8>)
 8002d78:	edc3 7a00 	vstr	s15, [r3]
    Humidity = SHT3X_CalcHumidity(RawHumidity);
 8002d7c:	4b18      	ldr	r3, [pc, #96]	; (8002de0 <sht31_test+0xec>)
 8002d7e:	881b      	ldrh	r3, [r3, #0]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff ff4b 	bl	8002c1c <SHT3X_CalcHumidity>
 8002d86:	eef0 7a40 	vmov.f32	s15, s0
 8002d8a:	4b16      	ldr	r3, [pc, #88]	; (8002de4 <sht31_test+0xf0>)
 8002d8c:	edc3 7a00 	vstr	s15, [r3]

    sht3x_param.RawTemperature = RawTemperature;
 8002d90:	4b11      	ldr	r3, [pc, #68]	; (8002dd8 <sht31_test+0xe4>)
 8002d92:	881a      	ldrh	r2, [r3, #0]
 8002d94:	4b14      	ldr	r3, [pc, #80]	; (8002de8 <sht31_test+0xf4>)
 8002d96:	805a      	strh	r2, [r3, #2]
    sht3x_param.RawHumidity = RawHumidity;
 8002d98:	4b11      	ldr	r3, [pc, #68]	; (8002de0 <sht31_test+0xec>)
 8002d9a:	881a      	ldrh	r2, [r3, #0]
 8002d9c:	4b12      	ldr	r3, [pc, #72]	; (8002de8 <sht31_test+0xf4>)
 8002d9e:	809a      	strh	r2, [r3, #4]
    sht3x_param.Temperature = Temperature;
 8002da0:	4b0e      	ldr	r3, [pc, #56]	; (8002ddc <sht31_test+0xe8>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a10      	ldr	r2, [pc, #64]	; (8002de8 <sht31_test+0xf4>)
 8002da6:	6093      	str	r3, [r2, #8]
    sht3x_param.Humidity = Humidity;
 8002da8:	4b0e      	ldr	r3, [pc, #56]	; (8002de4 <sht31_test+0xf0>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a0e      	ldr	r2, [pc, #56]	; (8002de8 <sht31_test+0xf4>)
 8002dae:	60d3      	str	r3, [r2, #12]

    printf("SHT31 test complete\n\r");
 8002db0:	480e      	ldr	r0, [pc, #56]	; (8002dec <sht31_test+0xf8>)
 8002db2:	f000 fa3f 	bl	8003234 <iprintf>

    HAL_Delay(1000);
 8002db6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002dba:	f7fd fc53 	bl	8000664 <HAL_Delay>

}
 8002dbe:	bf00      	nop
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20000138 	.word	0x20000138
 8002dcc:	2000009c 	.word	0x2000009c
 8002dd0:	40020400 	.word	0x40020400
 8002dd4:	2000013b 	.word	0x2000013b
 8002dd8:	20000150 	.word	0x20000150
 8002ddc:	20000130 	.word	0x20000130
 8002de0:	20000134 	.word	0x20000134
 8002de4:	20000154 	.word	0x20000154
 8002de8:	20000140 	.word	0x20000140
 8002dec:	08004030 	.word	0x08004030

08002df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df6:	2300      	movs	r3, #0
 8002df8:	607b      	str	r3, [r7, #4]
 8002dfa:	4b10      	ldr	r3, [pc, #64]	; (8002e3c <HAL_MspInit+0x4c>)
 8002dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfe:	4a0f      	ldr	r2, [pc, #60]	; (8002e3c <HAL_MspInit+0x4c>)
 8002e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e04:	6453      	str	r3, [r2, #68]	; 0x44
 8002e06:	4b0d      	ldr	r3, [pc, #52]	; (8002e3c <HAL_MspInit+0x4c>)
 8002e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e0e:	607b      	str	r3, [r7, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e12:	2300      	movs	r3, #0
 8002e14:	603b      	str	r3, [r7, #0]
 8002e16:	4b09      	ldr	r3, [pc, #36]	; (8002e3c <HAL_MspInit+0x4c>)
 8002e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1a:	4a08      	ldr	r2, [pc, #32]	; (8002e3c <HAL_MspInit+0x4c>)
 8002e1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e20:	6413      	str	r3, [r2, #64]	; 0x40
 8002e22:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <HAL_MspInit+0x4c>)
 8002e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2a:	603b      	str	r3, [r7, #0]
 8002e2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	40023800 	.word	0x40023800

08002e40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b08a      	sub	sp, #40	; 0x28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e48:	f107 0314 	add.w	r3, r7, #20
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	605a      	str	r2, [r3, #4]
 8002e52:	609a      	str	r2, [r3, #8]
 8002e54:	60da      	str	r2, [r3, #12]
 8002e56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a21      	ldr	r2, [pc, #132]	; (8002ee4 <HAL_I2C_MspInit+0xa4>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d13c      	bne.n	8002edc <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	4b20      	ldr	r3, [pc, #128]	; (8002ee8 <HAL_I2C_MspInit+0xa8>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	4a1f      	ldr	r2, [pc, #124]	; (8002ee8 <HAL_I2C_MspInit+0xa8>)
 8002e6c:	f043 0302 	orr.w	r3, r3, #2
 8002e70:	6313      	str	r3, [r2, #48]	; 0x30
 8002e72:	4b1d      	ldr	r3, [pc, #116]	; (8002ee8 <HAL_I2C_MspInit+0xa8>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e84:	2312      	movs	r3, #18
 8002e86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002e90:	2304      	movs	r3, #4
 8002e92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e94:	f107 0314 	add.w	r3, r7, #20
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4814      	ldr	r0, [pc, #80]	; (8002eec <HAL_I2C_MspInit+0xac>)
 8002e9c:	f7fd fcea 	bl	8000874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ea0:	2308      	movs	r3, #8
 8002ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ea4:	2312      	movs	r3, #18
 8002ea6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eac:	2303      	movs	r3, #3
 8002eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002eb0:	2309      	movs	r3, #9
 8002eb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eb4:	f107 0314 	add.w	r3, r7, #20
 8002eb8:	4619      	mov	r1, r3
 8002eba:	480c      	ldr	r0, [pc, #48]	; (8002eec <HAL_I2C_MspInit+0xac>)
 8002ebc:	f7fd fcda 	bl	8000874 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	4b08      	ldr	r3, [pc, #32]	; (8002ee8 <HAL_I2C_MspInit+0xa8>)
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec8:	4a07      	ldr	r2, [pc, #28]	; (8002ee8 <HAL_I2C_MspInit+0xa8>)
 8002eca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ece:	6413      	str	r3, [r2, #64]	; 0x40
 8002ed0:	4b05      	ldr	r3, [pc, #20]	; (8002ee8 <HAL_I2C_MspInit+0xa8>)
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002edc:	bf00      	nop
 8002ede:	3728      	adds	r7, #40	; 0x28
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	40005800 	.word	0x40005800
 8002ee8:	40023800 	.word	0x40023800
 8002eec:	40020400 	.word	0x40020400

08002ef0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b08a      	sub	sp, #40	; 0x28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef8:	f107 0314 	add.w	r3, r7, #20
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	609a      	str	r2, [r3, #8]
 8002f04:	60da      	str	r2, [r3, #12]
 8002f06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a19      	ldr	r2, [pc, #100]	; (8002f74 <HAL_UART_MspInit+0x84>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d12c      	bne.n	8002f6c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	613b      	str	r3, [r7, #16]
 8002f16:	4b18      	ldr	r3, [pc, #96]	; (8002f78 <HAL_UART_MspInit+0x88>)
 8002f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1a:	4a17      	ldr	r2, [pc, #92]	; (8002f78 <HAL_UART_MspInit+0x88>)
 8002f1c:	f043 0320 	orr.w	r3, r3, #32
 8002f20:	6453      	str	r3, [r2, #68]	; 0x44
 8002f22:	4b15      	ldr	r3, [pc, #84]	; (8002f78 <HAL_UART_MspInit+0x88>)
 8002f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f26:	f003 0320 	and.w	r3, r3, #32
 8002f2a:	613b      	str	r3, [r7, #16]
 8002f2c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f2e:	2300      	movs	r3, #0
 8002f30:	60fb      	str	r3, [r7, #12]
 8002f32:	4b11      	ldr	r3, [pc, #68]	; (8002f78 <HAL_UART_MspInit+0x88>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	4a10      	ldr	r2, [pc, #64]	; (8002f78 <HAL_UART_MspInit+0x88>)
 8002f38:	f043 0301 	orr.w	r3, r3, #1
 8002f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3e:	4b0e      	ldr	r3, [pc, #56]	; (8002f78 <HAL_UART_MspInit+0x88>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	60fb      	str	r3, [r7, #12]
 8002f48:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002f4a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f50:	2302      	movs	r3, #2
 8002f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f54:	2301      	movs	r3, #1
 8002f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002f5c:	2308      	movs	r3, #8
 8002f5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f60:	f107 0314 	add.w	r3, r7, #20
 8002f64:	4619      	mov	r1, r3
 8002f66:	4805      	ldr	r0, [pc, #20]	; (8002f7c <HAL_UART_MspInit+0x8c>)
 8002f68:	f7fd fc84 	bl	8000874 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002f6c:	bf00      	nop
 8002f6e:	3728      	adds	r7, #40	; 0x28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40011400 	.word	0x40011400
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	40020000 	.word	0x40020000

08002f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002f84:	bf00      	nop
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f92:	e7fe      	b.n	8002f92 <HardFault_Handler+0x4>

08002f94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f98:	e7fe      	b.n	8002f98 <MemManage_Handler+0x4>

08002f9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f9e:	e7fe      	b.n	8002f9e <BusFault_Handler+0x4>

08002fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fa4:	e7fe      	b.n	8002fa4 <UsageFault_Handler+0x4>

08002fa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002faa:	bf00      	nop
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fb8:	bf00      	nop
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fd4:	f7fd fb26 	bl	8000624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fd8:	bf00      	nop
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fe8:	2300      	movs	r3, #0
 8002fea:	617b      	str	r3, [r7, #20]
 8002fec:	e00a      	b.n	8003004 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002fee:	f3af 8000 	nop.w
 8002ff2:	4601      	mov	r1, r0
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	1c5a      	adds	r2, r3, #1
 8002ff8:	60ba      	str	r2, [r7, #8]
 8002ffa:	b2ca      	uxtb	r2, r1
 8002ffc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	3301      	adds	r3, #1
 8003002:	617b      	str	r3, [r7, #20]
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	429a      	cmp	r2, r3
 800300a:	dbf0      	blt.n	8002fee <_read+0x12>
	}

return len;
 800300c:	687b      	ldr	r3, [r7, #4]
}
 800300e:	4618      	mov	r0, r3
 8003010:	3718      	adds	r7, #24
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b086      	sub	sp, #24
 800301a:	af00      	add	r7, sp, #0
 800301c:	60f8      	str	r0, [r7, #12]
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003022:	2300      	movs	r3, #0
 8003024:	617b      	str	r3, [r7, #20]
 8003026:	e009      	b.n	800303c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	1c5a      	adds	r2, r3, #1
 800302c:	60ba      	str	r2, [r7, #8]
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff fc55 	bl	80028e0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	3301      	adds	r3, #1
 800303a:	617b      	str	r3, [r7, #20]
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	429a      	cmp	r2, r3
 8003042:	dbf1      	blt.n	8003028 <_write+0x12>
	}
	return len;
 8003044:	687b      	ldr	r3, [r7, #4]
}
 8003046:	4618      	mov	r0, r3
 8003048:	3718      	adds	r7, #24
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <_close>:

int _close(int file)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
	return -1;
 8003056:	f04f 33ff 	mov.w	r3, #4294967295
}
 800305a:	4618      	mov	r0, r3
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr

08003066 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003066:	b480      	push	{r7}
 8003068:	b083      	sub	sp, #12
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
 800306e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003076:	605a      	str	r2, [r3, #4]
	return 0;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <_isatty>:

int _isatty(int file)
{
 8003086:	b480      	push	{r7}
 8003088:	b083      	sub	sp, #12
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
	return 1;
 800308e:	2301      	movs	r3, #1
}
 8003090:	4618      	mov	r0, r3
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
	return 0;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3714      	adds	r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
	...

080030b8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80030c0:	4b11      	ldr	r3, [pc, #68]	; (8003108 <_sbrk+0x50>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d102      	bne.n	80030ce <_sbrk+0x16>
		heap_end = &end;
 80030c8:	4b0f      	ldr	r3, [pc, #60]	; (8003108 <_sbrk+0x50>)
 80030ca:	4a10      	ldr	r2, [pc, #64]	; (800310c <_sbrk+0x54>)
 80030cc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80030ce:	4b0e      	ldr	r3, [pc, #56]	; (8003108 <_sbrk+0x50>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80030d4:	4b0c      	ldr	r3, [pc, #48]	; (8003108 <_sbrk+0x50>)
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4413      	add	r3, r2
 80030dc:	466a      	mov	r2, sp
 80030de:	4293      	cmp	r3, r2
 80030e0:	d907      	bls.n	80030f2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80030e2:	f000 f875 	bl	80031d0 <__errno>
 80030e6:	4602      	mov	r2, r0
 80030e8:	230c      	movs	r3, #12
 80030ea:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80030ec:	f04f 33ff 	mov.w	r3, #4294967295
 80030f0:	e006      	b.n	8003100 <_sbrk+0x48>
	}

	heap_end += incr;
 80030f2:	4b05      	ldr	r3, [pc, #20]	; (8003108 <_sbrk+0x50>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4413      	add	r3, r2
 80030fa:	4a03      	ldr	r2, [pc, #12]	; (8003108 <_sbrk+0x50>)
 80030fc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80030fe:	68fb      	ldr	r3, [r7, #12]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3710      	adds	r7, #16
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	2000008c 	.word	0x2000008c
 800310c:	20000160 	.word	0x20000160

08003110 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003114:	4b16      	ldr	r3, [pc, #88]	; (8003170 <SystemInit+0x60>)
 8003116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800311a:	4a15      	ldr	r2, [pc, #84]	; (8003170 <SystemInit+0x60>)
 800311c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003120:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003124:	4b13      	ldr	r3, [pc, #76]	; (8003174 <SystemInit+0x64>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a12      	ldr	r2, [pc, #72]	; (8003174 <SystemInit+0x64>)
 800312a:	f043 0301 	orr.w	r3, r3, #1
 800312e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003130:	4b10      	ldr	r3, [pc, #64]	; (8003174 <SystemInit+0x64>)
 8003132:	2200      	movs	r2, #0
 8003134:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003136:	4b0f      	ldr	r3, [pc, #60]	; (8003174 <SystemInit+0x64>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a0e      	ldr	r2, [pc, #56]	; (8003174 <SystemInit+0x64>)
 800313c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003140:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003144:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003146:	4b0b      	ldr	r3, [pc, #44]	; (8003174 <SystemInit+0x64>)
 8003148:	4a0b      	ldr	r2, [pc, #44]	; (8003178 <SystemInit+0x68>)
 800314a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800314c:	4b09      	ldr	r3, [pc, #36]	; (8003174 <SystemInit+0x64>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a08      	ldr	r2, [pc, #32]	; (8003174 <SystemInit+0x64>)
 8003152:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003156:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003158:	4b06      	ldr	r3, [pc, #24]	; (8003174 <SystemInit+0x64>)
 800315a:	2200      	movs	r2, #0
 800315c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800315e:	4b04      	ldr	r3, [pc, #16]	; (8003170 <SystemInit+0x60>)
 8003160:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003164:	609a      	str	r2, [r3, #8]
#endif
}
 8003166:	bf00      	nop
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr
 8003170:	e000ed00 	.word	0xe000ed00
 8003174:	40023800 	.word	0x40023800
 8003178:	24003010 	.word	0x24003010

0800317c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800317c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003180:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003182:	e003      	b.n	800318c <LoopCopyDataInit>

08003184 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003184:	4b0c      	ldr	r3, [pc, #48]	; (80031b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003186:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003188:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800318a:	3104      	adds	r1, #4

0800318c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800318c:	480b      	ldr	r0, [pc, #44]	; (80031bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800318e:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003190:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003192:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003194:	d3f6      	bcc.n	8003184 <CopyDataInit>
  ldr  r2, =_sbss
 8003196:	4a0b      	ldr	r2, [pc, #44]	; (80031c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003198:	e002      	b.n	80031a0 <LoopFillZerobss>

0800319a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800319a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800319c:	f842 3b04 	str.w	r3, [r2], #4

080031a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80031a0:	4b09      	ldr	r3, [pc, #36]	; (80031c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80031a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80031a4:	d3f9      	bcc.n	800319a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80031a6:	f7ff ffb3 	bl	8003110 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031aa:	f000 f817 	bl	80031dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031ae:	f7ff fba9 	bl	8002904 <main>
  bx  lr    
 80031b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80031b4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80031b8:	08004108 	.word	0x08004108
  ldr  r0, =_sdata
 80031bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80031c0:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80031c4:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80031c8:	20000160 	.word	0x20000160

080031cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031cc:	e7fe      	b.n	80031cc <ADC_IRQHandler>
	...

080031d0 <__errno>:
 80031d0:	4b01      	ldr	r3, [pc, #4]	; (80031d8 <__errno+0x8>)
 80031d2:	6818      	ldr	r0, [r3, #0]
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	2000000c 	.word	0x2000000c

080031dc <__libc_init_array>:
 80031dc:	b570      	push	{r4, r5, r6, lr}
 80031de:	4e0d      	ldr	r6, [pc, #52]	; (8003214 <__libc_init_array+0x38>)
 80031e0:	4c0d      	ldr	r4, [pc, #52]	; (8003218 <__libc_init_array+0x3c>)
 80031e2:	1ba4      	subs	r4, r4, r6
 80031e4:	10a4      	asrs	r4, r4, #2
 80031e6:	2500      	movs	r5, #0
 80031e8:	42a5      	cmp	r5, r4
 80031ea:	d109      	bne.n	8003200 <__libc_init_array+0x24>
 80031ec:	4e0b      	ldr	r6, [pc, #44]	; (800321c <__libc_init_array+0x40>)
 80031ee:	4c0c      	ldr	r4, [pc, #48]	; (8003220 <__libc_init_array+0x44>)
 80031f0:	f000 ff04 	bl	8003ffc <_init>
 80031f4:	1ba4      	subs	r4, r4, r6
 80031f6:	10a4      	asrs	r4, r4, #2
 80031f8:	2500      	movs	r5, #0
 80031fa:	42a5      	cmp	r5, r4
 80031fc:	d105      	bne.n	800320a <__libc_init_array+0x2e>
 80031fe:	bd70      	pop	{r4, r5, r6, pc}
 8003200:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003204:	4798      	blx	r3
 8003206:	3501      	adds	r5, #1
 8003208:	e7ee      	b.n	80031e8 <__libc_init_array+0xc>
 800320a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800320e:	4798      	blx	r3
 8003210:	3501      	adds	r5, #1
 8003212:	e7f2      	b.n	80031fa <__libc_init_array+0x1e>
 8003214:	08004100 	.word	0x08004100
 8003218:	08004100 	.word	0x08004100
 800321c:	08004100 	.word	0x08004100
 8003220:	08004104 	.word	0x08004104

08003224 <memset>:
 8003224:	4402      	add	r2, r0
 8003226:	4603      	mov	r3, r0
 8003228:	4293      	cmp	r3, r2
 800322a:	d100      	bne.n	800322e <memset+0xa>
 800322c:	4770      	bx	lr
 800322e:	f803 1b01 	strb.w	r1, [r3], #1
 8003232:	e7f9      	b.n	8003228 <memset+0x4>

08003234 <iprintf>:
 8003234:	b40f      	push	{r0, r1, r2, r3}
 8003236:	4b0a      	ldr	r3, [pc, #40]	; (8003260 <iprintf+0x2c>)
 8003238:	b513      	push	{r0, r1, r4, lr}
 800323a:	681c      	ldr	r4, [r3, #0]
 800323c:	b124      	cbz	r4, 8003248 <iprintf+0x14>
 800323e:	69a3      	ldr	r3, [r4, #24]
 8003240:	b913      	cbnz	r3, 8003248 <iprintf+0x14>
 8003242:	4620      	mov	r0, r4
 8003244:	f000 f84e 	bl	80032e4 <__sinit>
 8003248:	ab05      	add	r3, sp, #20
 800324a:	9a04      	ldr	r2, [sp, #16]
 800324c:	68a1      	ldr	r1, [r4, #8]
 800324e:	9301      	str	r3, [sp, #4]
 8003250:	4620      	mov	r0, r4
 8003252:	f000 f955 	bl	8003500 <_vfiprintf_r>
 8003256:	b002      	add	sp, #8
 8003258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800325c:	b004      	add	sp, #16
 800325e:	4770      	bx	lr
 8003260:	2000000c 	.word	0x2000000c

08003264 <std>:
 8003264:	2300      	movs	r3, #0
 8003266:	b510      	push	{r4, lr}
 8003268:	4604      	mov	r4, r0
 800326a:	e9c0 3300 	strd	r3, r3, [r0]
 800326e:	6083      	str	r3, [r0, #8]
 8003270:	8181      	strh	r1, [r0, #12]
 8003272:	6643      	str	r3, [r0, #100]	; 0x64
 8003274:	81c2      	strh	r2, [r0, #14]
 8003276:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800327a:	6183      	str	r3, [r0, #24]
 800327c:	4619      	mov	r1, r3
 800327e:	2208      	movs	r2, #8
 8003280:	305c      	adds	r0, #92	; 0x5c
 8003282:	f7ff ffcf 	bl	8003224 <memset>
 8003286:	4b05      	ldr	r3, [pc, #20]	; (800329c <std+0x38>)
 8003288:	6263      	str	r3, [r4, #36]	; 0x24
 800328a:	4b05      	ldr	r3, [pc, #20]	; (80032a0 <std+0x3c>)
 800328c:	62a3      	str	r3, [r4, #40]	; 0x28
 800328e:	4b05      	ldr	r3, [pc, #20]	; (80032a4 <std+0x40>)
 8003290:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003292:	4b05      	ldr	r3, [pc, #20]	; (80032a8 <std+0x44>)
 8003294:	6224      	str	r4, [r4, #32]
 8003296:	6323      	str	r3, [r4, #48]	; 0x30
 8003298:	bd10      	pop	{r4, pc}
 800329a:	bf00      	nop
 800329c:	08003a5d 	.word	0x08003a5d
 80032a0:	08003a7f 	.word	0x08003a7f
 80032a4:	08003ab7 	.word	0x08003ab7
 80032a8:	08003adb 	.word	0x08003adb

080032ac <_cleanup_r>:
 80032ac:	4901      	ldr	r1, [pc, #4]	; (80032b4 <_cleanup_r+0x8>)
 80032ae:	f000 b885 	b.w	80033bc <_fwalk_reent>
 80032b2:	bf00      	nop
 80032b4:	08003db5 	.word	0x08003db5

080032b8 <__sfmoreglue>:
 80032b8:	b570      	push	{r4, r5, r6, lr}
 80032ba:	1e4a      	subs	r2, r1, #1
 80032bc:	2568      	movs	r5, #104	; 0x68
 80032be:	4355      	muls	r5, r2
 80032c0:	460e      	mov	r6, r1
 80032c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80032c6:	f000 f897 	bl	80033f8 <_malloc_r>
 80032ca:	4604      	mov	r4, r0
 80032cc:	b140      	cbz	r0, 80032e0 <__sfmoreglue+0x28>
 80032ce:	2100      	movs	r1, #0
 80032d0:	e9c0 1600 	strd	r1, r6, [r0]
 80032d4:	300c      	adds	r0, #12
 80032d6:	60a0      	str	r0, [r4, #8]
 80032d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80032dc:	f7ff ffa2 	bl	8003224 <memset>
 80032e0:	4620      	mov	r0, r4
 80032e2:	bd70      	pop	{r4, r5, r6, pc}

080032e4 <__sinit>:
 80032e4:	6983      	ldr	r3, [r0, #24]
 80032e6:	b510      	push	{r4, lr}
 80032e8:	4604      	mov	r4, r0
 80032ea:	bb33      	cbnz	r3, 800333a <__sinit+0x56>
 80032ec:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80032f0:	6503      	str	r3, [r0, #80]	; 0x50
 80032f2:	4b12      	ldr	r3, [pc, #72]	; (800333c <__sinit+0x58>)
 80032f4:	4a12      	ldr	r2, [pc, #72]	; (8003340 <__sinit+0x5c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6282      	str	r2, [r0, #40]	; 0x28
 80032fa:	4298      	cmp	r0, r3
 80032fc:	bf04      	itt	eq
 80032fe:	2301      	moveq	r3, #1
 8003300:	6183      	streq	r3, [r0, #24]
 8003302:	f000 f81f 	bl	8003344 <__sfp>
 8003306:	6060      	str	r0, [r4, #4]
 8003308:	4620      	mov	r0, r4
 800330a:	f000 f81b 	bl	8003344 <__sfp>
 800330e:	60a0      	str	r0, [r4, #8]
 8003310:	4620      	mov	r0, r4
 8003312:	f000 f817 	bl	8003344 <__sfp>
 8003316:	2200      	movs	r2, #0
 8003318:	60e0      	str	r0, [r4, #12]
 800331a:	2104      	movs	r1, #4
 800331c:	6860      	ldr	r0, [r4, #4]
 800331e:	f7ff ffa1 	bl	8003264 <std>
 8003322:	2201      	movs	r2, #1
 8003324:	2109      	movs	r1, #9
 8003326:	68a0      	ldr	r0, [r4, #8]
 8003328:	f7ff ff9c 	bl	8003264 <std>
 800332c:	2202      	movs	r2, #2
 800332e:	2112      	movs	r1, #18
 8003330:	68e0      	ldr	r0, [r4, #12]
 8003332:	f7ff ff97 	bl	8003264 <std>
 8003336:	2301      	movs	r3, #1
 8003338:	61a3      	str	r3, [r4, #24]
 800333a:	bd10      	pop	{r4, pc}
 800333c:	08004060 	.word	0x08004060
 8003340:	080032ad 	.word	0x080032ad

08003344 <__sfp>:
 8003344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003346:	4b1b      	ldr	r3, [pc, #108]	; (80033b4 <__sfp+0x70>)
 8003348:	681e      	ldr	r6, [r3, #0]
 800334a:	69b3      	ldr	r3, [r6, #24]
 800334c:	4607      	mov	r7, r0
 800334e:	b913      	cbnz	r3, 8003356 <__sfp+0x12>
 8003350:	4630      	mov	r0, r6
 8003352:	f7ff ffc7 	bl	80032e4 <__sinit>
 8003356:	3648      	adds	r6, #72	; 0x48
 8003358:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800335c:	3b01      	subs	r3, #1
 800335e:	d503      	bpl.n	8003368 <__sfp+0x24>
 8003360:	6833      	ldr	r3, [r6, #0]
 8003362:	b133      	cbz	r3, 8003372 <__sfp+0x2e>
 8003364:	6836      	ldr	r6, [r6, #0]
 8003366:	e7f7      	b.n	8003358 <__sfp+0x14>
 8003368:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800336c:	b16d      	cbz	r5, 800338a <__sfp+0x46>
 800336e:	3468      	adds	r4, #104	; 0x68
 8003370:	e7f4      	b.n	800335c <__sfp+0x18>
 8003372:	2104      	movs	r1, #4
 8003374:	4638      	mov	r0, r7
 8003376:	f7ff ff9f 	bl	80032b8 <__sfmoreglue>
 800337a:	6030      	str	r0, [r6, #0]
 800337c:	2800      	cmp	r0, #0
 800337e:	d1f1      	bne.n	8003364 <__sfp+0x20>
 8003380:	230c      	movs	r3, #12
 8003382:	603b      	str	r3, [r7, #0]
 8003384:	4604      	mov	r4, r0
 8003386:	4620      	mov	r0, r4
 8003388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800338a:	4b0b      	ldr	r3, [pc, #44]	; (80033b8 <__sfp+0x74>)
 800338c:	6665      	str	r5, [r4, #100]	; 0x64
 800338e:	e9c4 5500 	strd	r5, r5, [r4]
 8003392:	60a5      	str	r5, [r4, #8]
 8003394:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8003398:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800339c:	2208      	movs	r2, #8
 800339e:	4629      	mov	r1, r5
 80033a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80033a4:	f7ff ff3e 	bl	8003224 <memset>
 80033a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80033ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80033b0:	e7e9      	b.n	8003386 <__sfp+0x42>
 80033b2:	bf00      	nop
 80033b4:	08004060 	.word	0x08004060
 80033b8:	ffff0001 	.word	0xffff0001

080033bc <_fwalk_reent>:
 80033bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033c0:	4680      	mov	r8, r0
 80033c2:	4689      	mov	r9, r1
 80033c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80033c8:	2600      	movs	r6, #0
 80033ca:	b914      	cbnz	r4, 80033d2 <_fwalk_reent+0x16>
 80033cc:	4630      	mov	r0, r6
 80033ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033d2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80033d6:	3f01      	subs	r7, #1
 80033d8:	d501      	bpl.n	80033de <_fwalk_reent+0x22>
 80033da:	6824      	ldr	r4, [r4, #0]
 80033dc:	e7f5      	b.n	80033ca <_fwalk_reent+0xe>
 80033de:	89ab      	ldrh	r3, [r5, #12]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d907      	bls.n	80033f4 <_fwalk_reent+0x38>
 80033e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80033e8:	3301      	adds	r3, #1
 80033ea:	d003      	beq.n	80033f4 <_fwalk_reent+0x38>
 80033ec:	4629      	mov	r1, r5
 80033ee:	4640      	mov	r0, r8
 80033f0:	47c8      	blx	r9
 80033f2:	4306      	orrs	r6, r0
 80033f4:	3568      	adds	r5, #104	; 0x68
 80033f6:	e7ee      	b.n	80033d6 <_fwalk_reent+0x1a>

080033f8 <_malloc_r>:
 80033f8:	b570      	push	{r4, r5, r6, lr}
 80033fa:	1ccd      	adds	r5, r1, #3
 80033fc:	f025 0503 	bic.w	r5, r5, #3
 8003400:	3508      	adds	r5, #8
 8003402:	2d0c      	cmp	r5, #12
 8003404:	bf38      	it	cc
 8003406:	250c      	movcc	r5, #12
 8003408:	2d00      	cmp	r5, #0
 800340a:	4606      	mov	r6, r0
 800340c:	db01      	blt.n	8003412 <_malloc_r+0x1a>
 800340e:	42a9      	cmp	r1, r5
 8003410:	d903      	bls.n	800341a <_malloc_r+0x22>
 8003412:	230c      	movs	r3, #12
 8003414:	6033      	str	r3, [r6, #0]
 8003416:	2000      	movs	r0, #0
 8003418:	bd70      	pop	{r4, r5, r6, pc}
 800341a:	f000 fd6b 	bl	8003ef4 <__malloc_lock>
 800341e:	4a21      	ldr	r2, [pc, #132]	; (80034a4 <_malloc_r+0xac>)
 8003420:	6814      	ldr	r4, [r2, #0]
 8003422:	4621      	mov	r1, r4
 8003424:	b991      	cbnz	r1, 800344c <_malloc_r+0x54>
 8003426:	4c20      	ldr	r4, [pc, #128]	; (80034a8 <_malloc_r+0xb0>)
 8003428:	6823      	ldr	r3, [r4, #0]
 800342a:	b91b      	cbnz	r3, 8003434 <_malloc_r+0x3c>
 800342c:	4630      	mov	r0, r6
 800342e:	f000 fb05 	bl	8003a3c <_sbrk_r>
 8003432:	6020      	str	r0, [r4, #0]
 8003434:	4629      	mov	r1, r5
 8003436:	4630      	mov	r0, r6
 8003438:	f000 fb00 	bl	8003a3c <_sbrk_r>
 800343c:	1c43      	adds	r3, r0, #1
 800343e:	d124      	bne.n	800348a <_malloc_r+0x92>
 8003440:	230c      	movs	r3, #12
 8003442:	6033      	str	r3, [r6, #0]
 8003444:	4630      	mov	r0, r6
 8003446:	f000 fd56 	bl	8003ef6 <__malloc_unlock>
 800344a:	e7e4      	b.n	8003416 <_malloc_r+0x1e>
 800344c:	680b      	ldr	r3, [r1, #0]
 800344e:	1b5b      	subs	r3, r3, r5
 8003450:	d418      	bmi.n	8003484 <_malloc_r+0x8c>
 8003452:	2b0b      	cmp	r3, #11
 8003454:	d90f      	bls.n	8003476 <_malloc_r+0x7e>
 8003456:	600b      	str	r3, [r1, #0]
 8003458:	50cd      	str	r5, [r1, r3]
 800345a:	18cc      	adds	r4, r1, r3
 800345c:	4630      	mov	r0, r6
 800345e:	f000 fd4a 	bl	8003ef6 <__malloc_unlock>
 8003462:	f104 000b 	add.w	r0, r4, #11
 8003466:	1d23      	adds	r3, r4, #4
 8003468:	f020 0007 	bic.w	r0, r0, #7
 800346c:	1ac3      	subs	r3, r0, r3
 800346e:	d0d3      	beq.n	8003418 <_malloc_r+0x20>
 8003470:	425a      	negs	r2, r3
 8003472:	50e2      	str	r2, [r4, r3]
 8003474:	e7d0      	b.n	8003418 <_malloc_r+0x20>
 8003476:	428c      	cmp	r4, r1
 8003478:	684b      	ldr	r3, [r1, #4]
 800347a:	bf16      	itet	ne
 800347c:	6063      	strne	r3, [r4, #4]
 800347e:	6013      	streq	r3, [r2, #0]
 8003480:	460c      	movne	r4, r1
 8003482:	e7eb      	b.n	800345c <_malloc_r+0x64>
 8003484:	460c      	mov	r4, r1
 8003486:	6849      	ldr	r1, [r1, #4]
 8003488:	e7cc      	b.n	8003424 <_malloc_r+0x2c>
 800348a:	1cc4      	adds	r4, r0, #3
 800348c:	f024 0403 	bic.w	r4, r4, #3
 8003490:	42a0      	cmp	r0, r4
 8003492:	d005      	beq.n	80034a0 <_malloc_r+0xa8>
 8003494:	1a21      	subs	r1, r4, r0
 8003496:	4630      	mov	r0, r6
 8003498:	f000 fad0 	bl	8003a3c <_sbrk_r>
 800349c:	3001      	adds	r0, #1
 800349e:	d0cf      	beq.n	8003440 <_malloc_r+0x48>
 80034a0:	6025      	str	r5, [r4, #0]
 80034a2:	e7db      	b.n	800345c <_malloc_r+0x64>
 80034a4:	20000090 	.word	0x20000090
 80034a8:	20000094 	.word	0x20000094

080034ac <__sfputc_r>:
 80034ac:	6893      	ldr	r3, [r2, #8]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	b410      	push	{r4}
 80034b4:	6093      	str	r3, [r2, #8]
 80034b6:	da08      	bge.n	80034ca <__sfputc_r+0x1e>
 80034b8:	6994      	ldr	r4, [r2, #24]
 80034ba:	42a3      	cmp	r3, r4
 80034bc:	db01      	blt.n	80034c2 <__sfputc_r+0x16>
 80034be:	290a      	cmp	r1, #10
 80034c0:	d103      	bne.n	80034ca <__sfputc_r+0x1e>
 80034c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034c6:	f000 bb0d 	b.w	8003ae4 <__swbuf_r>
 80034ca:	6813      	ldr	r3, [r2, #0]
 80034cc:	1c58      	adds	r0, r3, #1
 80034ce:	6010      	str	r0, [r2, #0]
 80034d0:	7019      	strb	r1, [r3, #0]
 80034d2:	4608      	mov	r0, r1
 80034d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034d8:	4770      	bx	lr

080034da <__sfputs_r>:
 80034da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034dc:	4606      	mov	r6, r0
 80034de:	460f      	mov	r7, r1
 80034e0:	4614      	mov	r4, r2
 80034e2:	18d5      	adds	r5, r2, r3
 80034e4:	42ac      	cmp	r4, r5
 80034e6:	d101      	bne.n	80034ec <__sfputs_r+0x12>
 80034e8:	2000      	movs	r0, #0
 80034ea:	e007      	b.n	80034fc <__sfputs_r+0x22>
 80034ec:	463a      	mov	r2, r7
 80034ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034f2:	4630      	mov	r0, r6
 80034f4:	f7ff ffda 	bl	80034ac <__sfputc_r>
 80034f8:	1c43      	adds	r3, r0, #1
 80034fa:	d1f3      	bne.n	80034e4 <__sfputs_r+0xa>
 80034fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003500 <_vfiprintf_r>:
 8003500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003504:	460c      	mov	r4, r1
 8003506:	b09d      	sub	sp, #116	; 0x74
 8003508:	4617      	mov	r7, r2
 800350a:	461d      	mov	r5, r3
 800350c:	4606      	mov	r6, r0
 800350e:	b118      	cbz	r0, 8003518 <_vfiprintf_r+0x18>
 8003510:	6983      	ldr	r3, [r0, #24]
 8003512:	b90b      	cbnz	r3, 8003518 <_vfiprintf_r+0x18>
 8003514:	f7ff fee6 	bl	80032e4 <__sinit>
 8003518:	4b7c      	ldr	r3, [pc, #496]	; (800370c <_vfiprintf_r+0x20c>)
 800351a:	429c      	cmp	r4, r3
 800351c:	d158      	bne.n	80035d0 <_vfiprintf_r+0xd0>
 800351e:	6874      	ldr	r4, [r6, #4]
 8003520:	89a3      	ldrh	r3, [r4, #12]
 8003522:	0718      	lsls	r0, r3, #28
 8003524:	d55e      	bpl.n	80035e4 <_vfiprintf_r+0xe4>
 8003526:	6923      	ldr	r3, [r4, #16]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d05b      	beq.n	80035e4 <_vfiprintf_r+0xe4>
 800352c:	2300      	movs	r3, #0
 800352e:	9309      	str	r3, [sp, #36]	; 0x24
 8003530:	2320      	movs	r3, #32
 8003532:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003536:	2330      	movs	r3, #48	; 0x30
 8003538:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800353c:	9503      	str	r5, [sp, #12]
 800353e:	f04f 0b01 	mov.w	fp, #1
 8003542:	46b8      	mov	r8, r7
 8003544:	4645      	mov	r5, r8
 8003546:	f815 3b01 	ldrb.w	r3, [r5], #1
 800354a:	b10b      	cbz	r3, 8003550 <_vfiprintf_r+0x50>
 800354c:	2b25      	cmp	r3, #37	; 0x25
 800354e:	d154      	bne.n	80035fa <_vfiprintf_r+0xfa>
 8003550:	ebb8 0a07 	subs.w	sl, r8, r7
 8003554:	d00b      	beq.n	800356e <_vfiprintf_r+0x6e>
 8003556:	4653      	mov	r3, sl
 8003558:	463a      	mov	r2, r7
 800355a:	4621      	mov	r1, r4
 800355c:	4630      	mov	r0, r6
 800355e:	f7ff ffbc 	bl	80034da <__sfputs_r>
 8003562:	3001      	adds	r0, #1
 8003564:	f000 80c2 	beq.w	80036ec <_vfiprintf_r+0x1ec>
 8003568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800356a:	4453      	add	r3, sl
 800356c:	9309      	str	r3, [sp, #36]	; 0x24
 800356e:	f898 3000 	ldrb.w	r3, [r8]
 8003572:	2b00      	cmp	r3, #0
 8003574:	f000 80ba 	beq.w	80036ec <_vfiprintf_r+0x1ec>
 8003578:	2300      	movs	r3, #0
 800357a:	f04f 32ff 	mov.w	r2, #4294967295
 800357e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003582:	9304      	str	r3, [sp, #16]
 8003584:	9307      	str	r3, [sp, #28]
 8003586:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800358a:	931a      	str	r3, [sp, #104]	; 0x68
 800358c:	46a8      	mov	r8, r5
 800358e:	2205      	movs	r2, #5
 8003590:	f818 1b01 	ldrb.w	r1, [r8], #1
 8003594:	485e      	ldr	r0, [pc, #376]	; (8003710 <_vfiprintf_r+0x210>)
 8003596:	f7fc fe23 	bl	80001e0 <memchr>
 800359a:	9b04      	ldr	r3, [sp, #16]
 800359c:	bb78      	cbnz	r0, 80035fe <_vfiprintf_r+0xfe>
 800359e:	06d9      	lsls	r1, r3, #27
 80035a0:	bf44      	itt	mi
 80035a2:	2220      	movmi	r2, #32
 80035a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80035a8:	071a      	lsls	r2, r3, #28
 80035aa:	bf44      	itt	mi
 80035ac:	222b      	movmi	r2, #43	; 0x2b
 80035ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80035b2:	782a      	ldrb	r2, [r5, #0]
 80035b4:	2a2a      	cmp	r2, #42	; 0x2a
 80035b6:	d02a      	beq.n	800360e <_vfiprintf_r+0x10e>
 80035b8:	9a07      	ldr	r2, [sp, #28]
 80035ba:	46a8      	mov	r8, r5
 80035bc:	2000      	movs	r0, #0
 80035be:	250a      	movs	r5, #10
 80035c0:	4641      	mov	r1, r8
 80035c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80035c6:	3b30      	subs	r3, #48	; 0x30
 80035c8:	2b09      	cmp	r3, #9
 80035ca:	d969      	bls.n	80036a0 <_vfiprintf_r+0x1a0>
 80035cc:	b360      	cbz	r0, 8003628 <_vfiprintf_r+0x128>
 80035ce:	e024      	b.n	800361a <_vfiprintf_r+0x11a>
 80035d0:	4b50      	ldr	r3, [pc, #320]	; (8003714 <_vfiprintf_r+0x214>)
 80035d2:	429c      	cmp	r4, r3
 80035d4:	d101      	bne.n	80035da <_vfiprintf_r+0xda>
 80035d6:	68b4      	ldr	r4, [r6, #8]
 80035d8:	e7a2      	b.n	8003520 <_vfiprintf_r+0x20>
 80035da:	4b4f      	ldr	r3, [pc, #316]	; (8003718 <_vfiprintf_r+0x218>)
 80035dc:	429c      	cmp	r4, r3
 80035de:	bf08      	it	eq
 80035e0:	68f4      	ldreq	r4, [r6, #12]
 80035e2:	e79d      	b.n	8003520 <_vfiprintf_r+0x20>
 80035e4:	4621      	mov	r1, r4
 80035e6:	4630      	mov	r0, r6
 80035e8:	f000 fae0 	bl	8003bac <__swsetup_r>
 80035ec:	2800      	cmp	r0, #0
 80035ee:	d09d      	beq.n	800352c <_vfiprintf_r+0x2c>
 80035f0:	f04f 30ff 	mov.w	r0, #4294967295
 80035f4:	b01d      	add	sp, #116	; 0x74
 80035f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035fa:	46a8      	mov	r8, r5
 80035fc:	e7a2      	b.n	8003544 <_vfiprintf_r+0x44>
 80035fe:	4a44      	ldr	r2, [pc, #272]	; (8003710 <_vfiprintf_r+0x210>)
 8003600:	1a80      	subs	r0, r0, r2
 8003602:	fa0b f000 	lsl.w	r0, fp, r0
 8003606:	4318      	orrs	r0, r3
 8003608:	9004      	str	r0, [sp, #16]
 800360a:	4645      	mov	r5, r8
 800360c:	e7be      	b.n	800358c <_vfiprintf_r+0x8c>
 800360e:	9a03      	ldr	r2, [sp, #12]
 8003610:	1d11      	adds	r1, r2, #4
 8003612:	6812      	ldr	r2, [r2, #0]
 8003614:	9103      	str	r1, [sp, #12]
 8003616:	2a00      	cmp	r2, #0
 8003618:	db01      	blt.n	800361e <_vfiprintf_r+0x11e>
 800361a:	9207      	str	r2, [sp, #28]
 800361c:	e004      	b.n	8003628 <_vfiprintf_r+0x128>
 800361e:	4252      	negs	r2, r2
 8003620:	f043 0302 	orr.w	r3, r3, #2
 8003624:	9207      	str	r2, [sp, #28]
 8003626:	9304      	str	r3, [sp, #16]
 8003628:	f898 3000 	ldrb.w	r3, [r8]
 800362c:	2b2e      	cmp	r3, #46	; 0x2e
 800362e:	d10e      	bne.n	800364e <_vfiprintf_r+0x14e>
 8003630:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003634:	2b2a      	cmp	r3, #42	; 0x2a
 8003636:	d138      	bne.n	80036aa <_vfiprintf_r+0x1aa>
 8003638:	9b03      	ldr	r3, [sp, #12]
 800363a:	1d1a      	adds	r2, r3, #4
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	9203      	str	r2, [sp, #12]
 8003640:	2b00      	cmp	r3, #0
 8003642:	bfb8      	it	lt
 8003644:	f04f 33ff 	movlt.w	r3, #4294967295
 8003648:	f108 0802 	add.w	r8, r8, #2
 800364c:	9305      	str	r3, [sp, #20]
 800364e:	4d33      	ldr	r5, [pc, #204]	; (800371c <_vfiprintf_r+0x21c>)
 8003650:	f898 1000 	ldrb.w	r1, [r8]
 8003654:	2203      	movs	r2, #3
 8003656:	4628      	mov	r0, r5
 8003658:	f7fc fdc2 	bl	80001e0 <memchr>
 800365c:	b140      	cbz	r0, 8003670 <_vfiprintf_r+0x170>
 800365e:	2340      	movs	r3, #64	; 0x40
 8003660:	1b40      	subs	r0, r0, r5
 8003662:	fa03 f000 	lsl.w	r0, r3, r0
 8003666:	9b04      	ldr	r3, [sp, #16]
 8003668:	4303      	orrs	r3, r0
 800366a:	f108 0801 	add.w	r8, r8, #1
 800366e:	9304      	str	r3, [sp, #16]
 8003670:	f898 1000 	ldrb.w	r1, [r8]
 8003674:	482a      	ldr	r0, [pc, #168]	; (8003720 <_vfiprintf_r+0x220>)
 8003676:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800367a:	2206      	movs	r2, #6
 800367c:	f108 0701 	add.w	r7, r8, #1
 8003680:	f7fc fdae 	bl	80001e0 <memchr>
 8003684:	2800      	cmp	r0, #0
 8003686:	d037      	beq.n	80036f8 <_vfiprintf_r+0x1f8>
 8003688:	4b26      	ldr	r3, [pc, #152]	; (8003724 <_vfiprintf_r+0x224>)
 800368a:	bb1b      	cbnz	r3, 80036d4 <_vfiprintf_r+0x1d4>
 800368c:	9b03      	ldr	r3, [sp, #12]
 800368e:	3307      	adds	r3, #7
 8003690:	f023 0307 	bic.w	r3, r3, #7
 8003694:	3308      	adds	r3, #8
 8003696:	9303      	str	r3, [sp, #12]
 8003698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800369a:	444b      	add	r3, r9
 800369c:	9309      	str	r3, [sp, #36]	; 0x24
 800369e:	e750      	b.n	8003542 <_vfiprintf_r+0x42>
 80036a0:	fb05 3202 	mla	r2, r5, r2, r3
 80036a4:	2001      	movs	r0, #1
 80036a6:	4688      	mov	r8, r1
 80036a8:	e78a      	b.n	80035c0 <_vfiprintf_r+0xc0>
 80036aa:	2300      	movs	r3, #0
 80036ac:	f108 0801 	add.w	r8, r8, #1
 80036b0:	9305      	str	r3, [sp, #20]
 80036b2:	4619      	mov	r1, r3
 80036b4:	250a      	movs	r5, #10
 80036b6:	4640      	mov	r0, r8
 80036b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80036bc:	3a30      	subs	r2, #48	; 0x30
 80036be:	2a09      	cmp	r2, #9
 80036c0:	d903      	bls.n	80036ca <_vfiprintf_r+0x1ca>
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d0c3      	beq.n	800364e <_vfiprintf_r+0x14e>
 80036c6:	9105      	str	r1, [sp, #20]
 80036c8:	e7c1      	b.n	800364e <_vfiprintf_r+0x14e>
 80036ca:	fb05 2101 	mla	r1, r5, r1, r2
 80036ce:	2301      	movs	r3, #1
 80036d0:	4680      	mov	r8, r0
 80036d2:	e7f0      	b.n	80036b6 <_vfiprintf_r+0x1b6>
 80036d4:	ab03      	add	r3, sp, #12
 80036d6:	9300      	str	r3, [sp, #0]
 80036d8:	4622      	mov	r2, r4
 80036da:	4b13      	ldr	r3, [pc, #76]	; (8003728 <_vfiprintf_r+0x228>)
 80036dc:	a904      	add	r1, sp, #16
 80036de:	4630      	mov	r0, r6
 80036e0:	f3af 8000 	nop.w
 80036e4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80036e8:	4681      	mov	r9, r0
 80036ea:	d1d5      	bne.n	8003698 <_vfiprintf_r+0x198>
 80036ec:	89a3      	ldrh	r3, [r4, #12]
 80036ee:	065b      	lsls	r3, r3, #25
 80036f0:	f53f af7e 	bmi.w	80035f0 <_vfiprintf_r+0xf0>
 80036f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80036f6:	e77d      	b.n	80035f4 <_vfiprintf_r+0xf4>
 80036f8:	ab03      	add	r3, sp, #12
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	4622      	mov	r2, r4
 80036fe:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <_vfiprintf_r+0x228>)
 8003700:	a904      	add	r1, sp, #16
 8003702:	4630      	mov	r0, r6
 8003704:	f000 f888 	bl	8003818 <_printf_i>
 8003708:	e7ec      	b.n	80036e4 <_vfiprintf_r+0x1e4>
 800370a:	bf00      	nop
 800370c:	08004084 	.word	0x08004084
 8003710:	080040c4 	.word	0x080040c4
 8003714:	080040a4 	.word	0x080040a4
 8003718:	08004064 	.word	0x08004064
 800371c:	080040ca 	.word	0x080040ca
 8003720:	080040ce 	.word	0x080040ce
 8003724:	00000000 	.word	0x00000000
 8003728:	080034db 	.word	0x080034db

0800372c <_printf_common>:
 800372c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003730:	4691      	mov	r9, r2
 8003732:	461f      	mov	r7, r3
 8003734:	688a      	ldr	r2, [r1, #8]
 8003736:	690b      	ldr	r3, [r1, #16]
 8003738:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800373c:	4293      	cmp	r3, r2
 800373e:	bfb8      	it	lt
 8003740:	4613      	movlt	r3, r2
 8003742:	f8c9 3000 	str.w	r3, [r9]
 8003746:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800374a:	4606      	mov	r6, r0
 800374c:	460c      	mov	r4, r1
 800374e:	b112      	cbz	r2, 8003756 <_printf_common+0x2a>
 8003750:	3301      	adds	r3, #1
 8003752:	f8c9 3000 	str.w	r3, [r9]
 8003756:	6823      	ldr	r3, [r4, #0]
 8003758:	0699      	lsls	r1, r3, #26
 800375a:	bf42      	ittt	mi
 800375c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003760:	3302      	addmi	r3, #2
 8003762:	f8c9 3000 	strmi.w	r3, [r9]
 8003766:	6825      	ldr	r5, [r4, #0]
 8003768:	f015 0506 	ands.w	r5, r5, #6
 800376c:	d107      	bne.n	800377e <_printf_common+0x52>
 800376e:	f104 0a19 	add.w	sl, r4, #25
 8003772:	68e3      	ldr	r3, [r4, #12]
 8003774:	f8d9 2000 	ldr.w	r2, [r9]
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	42ab      	cmp	r3, r5
 800377c:	dc28      	bgt.n	80037d0 <_printf_common+0xa4>
 800377e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003782:	6822      	ldr	r2, [r4, #0]
 8003784:	3300      	adds	r3, #0
 8003786:	bf18      	it	ne
 8003788:	2301      	movne	r3, #1
 800378a:	0692      	lsls	r2, r2, #26
 800378c:	d42d      	bmi.n	80037ea <_printf_common+0xbe>
 800378e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003792:	4639      	mov	r1, r7
 8003794:	4630      	mov	r0, r6
 8003796:	47c0      	blx	r8
 8003798:	3001      	adds	r0, #1
 800379a:	d020      	beq.n	80037de <_printf_common+0xb2>
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	68e5      	ldr	r5, [r4, #12]
 80037a0:	f8d9 2000 	ldr.w	r2, [r9]
 80037a4:	f003 0306 	and.w	r3, r3, #6
 80037a8:	2b04      	cmp	r3, #4
 80037aa:	bf08      	it	eq
 80037ac:	1aad      	subeq	r5, r5, r2
 80037ae:	68a3      	ldr	r3, [r4, #8]
 80037b0:	6922      	ldr	r2, [r4, #16]
 80037b2:	bf0c      	ite	eq
 80037b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037b8:	2500      	movne	r5, #0
 80037ba:	4293      	cmp	r3, r2
 80037bc:	bfc4      	itt	gt
 80037be:	1a9b      	subgt	r3, r3, r2
 80037c0:	18ed      	addgt	r5, r5, r3
 80037c2:	f04f 0900 	mov.w	r9, #0
 80037c6:	341a      	adds	r4, #26
 80037c8:	454d      	cmp	r5, r9
 80037ca:	d11a      	bne.n	8003802 <_printf_common+0xd6>
 80037cc:	2000      	movs	r0, #0
 80037ce:	e008      	b.n	80037e2 <_printf_common+0xb6>
 80037d0:	2301      	movs	r3, #1
 80037d2:	4652      	mov	r2, sl
 80037d4:	4639      	mov	r1, r7
 80037d6:	4630      	mov	r0, r6
 80037d8:	47c0      	blx	r8
 80037da:	3001      	adds	r0, #1
 80037dc:	d103      	bne.n	80037e6 <_printf_common+0xba>
 80037de:	f04f 30ff 	mov.w	r0, #4294967295
 80037e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037e6:	3501      	adds	r5, #1
 80037e8:	e7c3      	b.n	8003772 <_printf_common+0x46>
 80037ea:	18e1      	adds	r1, r4, r3
 80037ec:	1c5a      	adds	r2, r3, #1
 80037ee:	2030      	movs	r0, #48	; 0x30
 80037f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80037f4:	4422      	add	r2, r4
 80037f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80037fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80037fe:	3302      	adds	r3, #2
 8003800:	e7c5      	b.n	800378e <_printf_common+0x62>
 8003802:	2301      	movs	r3, #1
 8003804:	4622      	mov	r2, r4
 8003806:	4639      	mov	r1, r7
 8003808:	4630      	mov	r0, r6
 800380a:	47c0      	blx	r8
 800380c:	3001      	adds	r0, #1
 800380e:	d0e6      	beq.n	80037de <_printf_common+0xb2>
 8003810:	f109 0901 	add.w	r9, r9, #1
 8003814:	e7d8      	b.n	80037c8 <_printf_common+0x9c>
	...

08003818 <_printf_i>:
 8003818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800381c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003820:	460c      	mov	r4, r1
 8003822:	7e09      	ldrb	r1, [r1, #24]
 8003824:	b085      	sub	sp, #20
 8003826:	296e      	cmp	r1, #110	; 0x6e
 8003828:	4617      	mov	r7, r2
 800382a:	4606      	mov	r6, r0
 800382c:	4698      	mov	r8, r3
 800382e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003830:	f000 80b3 	beq.w	800399a <_printf_i+0x182>
 8003834:	d822      	bhi.n	800387c <_printf_i+0x64>
 8003836:	2963      	cmp	r1, #99	; 0x63
 8003838:	d036      	beq.n	80038a8 <_printf_i+0x90>
 800383a:	d80a      	bhi.n	8003852 <_printf_i+0x3a>
 800383c:	2900      	cmp	r1, #0
 800383e:	f000 80b9 	beq.w	80039b4 <_printf_i+0x19c>
 8003842:	2958      	cmp	r1, #88	; 0x58
 8003844:	f000 8083 	beq.w	800394e <_printf_i+0x136>
 8003848:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800384c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003850:	e032      	b.n	80038b8 <_printf_i+0xa0>
 8003852:	2964      	cmp	r1, #100	; 0x64
 8003854:	d001      	beq.n	800385a <_printf_i+0x42>
 8003856:	2969      	cmp	r1, #105	; 0x69
 8003858:	d1f6      	bne.n	8003848 <_printf_i+0x30>
 800385a:	6820      	ldr	r0, [r4, #0]
 800385c:	6813      	ldr	r3, [r2, #0]
 800385e:	0605      	lsls	r5, r0, #24
 8003860:	f103 0104 	add.w	r1, r3, #4
 8003864:	d52a      	bpl.n	80038bc <_printf_i+0xa4>
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6011      	str	r1, [r2, #0]
 800386a:	2b00      	cmp	r3, #0
 800386c:	da03      	bge.n	8003876 <_printf_i+0x5e>
 800386e:	222d      	movs	r2, #45	; 0x2d
 8003870:	425b      	negs	r3, r3
 8003872:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003876:	486f      	ldr	r0, [pc, #444]	; (8003a34 <_printf_i+0x21c>)
 8003878:	220a      	movs	r2, #10
 800387a:	e039      	b.n	80038f0 <_printf_i+0xd8>
 800387c:	2973      	cmp	r1, #115	; 0x73
 800387e:	f000 809d 	beq.w	80039bc <_printf_i+0x1a4>
 8003882:	d808      	bhi.n	8003896 <_printf_i+0x7e>
 8003884:	296f      	cmp	r1, #111	; 0x6f
 8003886:	d020      	beq.n	80038ca <_printf_i+0xb2>
 8003888:	2970      	cmp	r1, #112	; 0x70
 800388a:	d1dd      	bne.n	8003848 <_printf_i+0x30>
 800388c:	6823      	ldr	r3, [r4, #0]
 800388e:	f043 0320 	orr.w	r3, r3, #32
 8003892:	6023      	str	r3, [r4, #0]
 8003894:	e003      	b.n	800389e <_printf_i+0x86>
 8003896:	2975      	cmp	r1, #117	; 0x75
 8003898:	d017      	beq.n	80038ca <_printf_i+0xb2>
 800389a:	2978      	cmp	r1, #120	; 0x78
 800389c:	d1d4      	bne.n	8003848 <_printf_i+0x30>
 800389e:	2378      	movs	r3, #120	; 0x78
 80038a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80038a4:	4864      	ldr	r0, [pc, #400]	; (8003a38 <_printf_i+0x220>)
 80038a6:	e055      	b.n	8003954 <_printf_i+0x13c>
 80038a8:	6813      	ldr	r3, [r2, #0]
 80038aa:	1d19      	adds	r1, r3, #4
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	6011      	str	r1, [r2, #0]
 80038b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80038b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80038b8:	2301      	movs	r3, #1
 80038ba:	e08c      	b.n	80039d6 <_printf_i+0x1be>
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	6011      	str	r1, [r2, #0]
 80038c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80038c4:	bf18      	it	ne
 80038c6:	b21b      	sxthne	r3, r3
 80038c8:	e7cf      	b.n	800386a <_printf_i+0x52>
 80038ca:	6813      	ldr	r3, [r2, #0]
 80038cc:	6825      	ldr	r5, [r4, #0]
 80038ce:	1d18      	adds	r0, r3, #4
 80038d0:	6010      	str	r0, [r2, #0]
 80038d2:	0628      	lsls	r0, r5, #24
 80038d4:	d501      	bpl.n	80038da <_printf_i+0xc2>
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	e002      	b.n	80038e0 <_printf_i+0xc8>
 80038da:	0668      	lsls	r0, r5, #25
 80038dc:	d5fb      	bpl.n	80038d6 <_printf_i+0xbe>
 80038de:	881b      	ldrh	r3, [r3, #0]
 80038e0:	4854      	ldr	r0, [pc, #336]	; (8003a34 <_printf_i+0x21c>)
 80038e2:	296f      	cmp	r1, #111	; 0x6f
 80038e4:	bf14      	ite	ne
 80038e6:	220a      	movne	r2, #10
 80038e8:	2208      	moveq	r2, #8
 80038ea:	2100      	movs	r1, #0
 80038ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80038f0:	6865      	ldr	r5, [r4, #4]
 80038f2:	60a5      	str	r5, [r4, #8]
 80038f4:	2d00      	cmp	r5, #0
 80038f6:	f2c0 8095 	blt.w	8003a24 <_printf_i+0x20c>
 80038fa:	6821      	ldr	r1, [r4, #0]
 80038fc:	f021 0104 	bic.w	r1, r1, #4
 8003900:	6021      	str	r1, [r4, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d13d      	bne.n	8003982 <_printf_i+0x16a>
 8003906:	2d00      	cmp	r5, #0
 8003908:	f040 808e 	bne.w	8003a28 <_printf_i+0x210>
 800390c:	4665      	mov	r5, ip
 800390e:	2a08      	cmp	r2, #8
 8003910:	d10b      	bne.n	800392a <_printf_i+0x112>
 8003912:	6823      	ldr	r3, [r4, #0]
 8003914:	07db      	lsls	r3, r3, #31
 8003916:	d508      	bpl.n	800392a <_printf_i+0x112>
 8003918:	6923      	ldr	r3, [r4, #16]
 800391a:	6862      	ldr	r2, [r4, #4]
 800391c:	429a      	cmp	r2, r3
 800391e:	bfde      	ittt	le
 8003920:	2330      	movle	r3, #48	; 0x30
 8003922:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003926:	f105 35ff 	addle.w	r5, r5, #4294967295
 800392a:	ebac 0305 	sub.w	r3, ip, r5
 800392e:	6123      	str	r3, [r4, #16]
 8003930:	f8cd 8000 	str.w	r8, [sp]
 8003934:	463b      	mov	r3, r7
 8003936:	aa03      	add	r2, sp, #12
 8003938:	4621      	mov	r1, r4
 800393a:	4630      	mov	r0, r6
 800393c:	f7ff fef6 	bl	800372c <_printf_common>
 8003940:	3001      	adds	r0, #1
 8003942:	d14d      	bne.n	80039e0 <_printf_i+0x1c8>
 8003944:	f04f 30ff 	mov.w	r0, #4294967295
 8003948:	b005      	add	sp, #20
 800394a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800394e:	4839      	ldr	r0, [pc, #228]	; (8003a34 <_printf_i+0x21c>)
 8003950:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003954:	6813      	ldr	r3, [r2, #0]
 8003956:	6821      	ldr	r1, [r4, #0]
 8003958:	1d1d      	adds	r5, r3, #4
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6015      	str	r5, [r2, #0]
 800395e:	060a      	lsls	r2, r1, #24
 8003960:	d50b      	bpl.n	800397a <_printf_i+0x162>
 8003962:	07ca      	lsls	r2, r1, #31
 8003964:	bf44      	itt	mi
 8003966:	f041 0120 	orrmi.w	r1, r1, #32
 800396a:	6021      	strmi	r1, [r4, #0]
 800396c:	b91b      	cbnz	r3, 8003976 <_printf_i+0x15e>
 800396e:	6822      	ldr	r2, [r4, #0]
 8003970:	f022 0220 	bic.w	r2, r2, #32
 8003974:	6022      	str	r2, [r4, #0]
 8003976:	2210      	movs	r2, #16
 8003978:	e7b7      	b.n	80038ea <_printf_i+0xd2>
 800397a:	064d      	lsls	r5, r1, #25
 800397c:	bf48      	it	mi
 800397e:	b29b      	uxthmi	r3, r3
 8003980:	e7ef      	b.n	8003962 <_printf_i+0x14a>
 8003982:	4665      	mov	r5, ip
 8003984:	fbb3 f1f2 	udiv	r1, r3, r2
 8003988:	fb02 3311 	mls	r3, r2, r1, r3
 800398c:	5cc3      	ldrb	r3, [r0, r3]
 800398e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003992:	460b      	mov	r3, r1
 8003994:	2900      	cmp	r1, #0
 8003996:	d1f5      	bne.n	8003984 <_printf_i+0x16c>
 8003998:	e7b9      	b.n	800390e <_printf_i+0xf6>
 800399a:	6813      	ldr	r3, [r2, #0]
 800399c:	6825      	ldr	r5, [r4, #0]
 800399e:	6961      	ldr	r1, [r4, #20]
 80039a0:	1d18      	adds	r0, r3, #4
 80039a2:	6010      	str	r0, [r2, #0]
 80039a4:	0628      	lsls	r0, r5, #24
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	d501      	bpl.n	80039ae <_printf_i+0x196>
 80039aa:	6019      	str	r1, [r3, #0]
 80039ac:	e002      	b.n	80039b4 <_printf_i+0x19c>
 80039ae:	066a      	lsls	r2, r5, #25
 80039b0:	d5fb      	bpl.n	80039aa <_printf_i+0x192>
 80039b2:	8019      	strh	r1, [r3, #0]
 80039b4:	2300      	movs	r3, #0
 80039b6:	6123      	str	r3, [r4, #16]
 80039b8:	4665      	mov	r5, ip
 80039ba:	e7b9      	b.n	8003930 <_printf_i+0x118>
 80039bc:	6813      	ldr	r3, [r2, #0]
 80039be:	1d19      	adds	r1, r3, #4
 80039c0:	6011      	str	r1, [r2, #0]
 80039c2:	681d      	ldr	r5, [r3, #0]
 80039c4:	6862      	ldr	r2, [r4, #4]
 80039c6:	2100      	movs	r1, #0
 80039c8:	4628      	mov	r0, r5
 80039ca:	f7fc fc09 	bl	80001e0 <memchr>
 80039ce:	b108      	cbz	r0, 80039d4 <_printf_i+0x1bc>
 80039d0:	1b40      	subs	r0, r0, r5
 80039d2:	6060      	str	r0, [r4, #4]
 80039d4:	6863      	ldr	r3, [r4, #4]
 80039d6:	6123      	str	r3, [r4, #16]
 80039d8:	2300      	movs	r3, #0
 80039da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039de:	e7a7      	b.n	8003930 <_printf_i+0x118>
 80039e0:	6923      	ldr	r3, [r4, #16]
 80039e2:	462a      	mov	r2, r5
 80039e4:	4639      	mov	r1, r7
 80039e6:	4630      	mov	r0, r6
 80039e8:	47c0      	blx	r8
 80039ea:	3001      	adds	r0, #1
 80039ec:	d0aa      	beq.n	8003944 <_printf_i+0x12c>
 80039ee:	6823      	ldr	r3, [r4, #0]
 80039f0:	079b      	lsls	r3, r3, #30
 80039f2:	d413      	bmi.n	8003a1c <_printf_i+0x204>
 80039f4:	68e0      	ldr	r0, [r4, #12]
 80039f6:	9b03      	ldr	r3, [sp, #12]
 80039f8:	4298      	cmp	r0, r3
 80039fa:	bfb8      	it	lt
 80039fc:	4618      	movlt	r0, r3
 80039fe:	e7a3      	b.n	8003948 <_printf_i+0x130>
 8003a00:	2301      	movs	r3, #1
 8003a02:	464a      	mov	r2, r9
 8003a04:	4639      	mov	r1, r7
 8003a06:	4630      	mov	r0, r6
 8003a08:	47c0      	blx	r8
 8003a0a:	3001      	adds	r0, #1
 8003a0c:	d09a      	beq.n	8003944 <_printf_i+0x12c>
 8003a0e:	3501      	adds	r5, #1
 8003a10:	68e3      	ldr	r3, [r4, #12]
 8003a12:	9a03      	ldr	r2, [sp, #12]
 8003a14:	1a9b      	subs	r3, r3, r2
 8003a16:	42ab      	cmp	r3, r5
 8003a18:	dcf2      	bgt.n	8003a00 <_printf_i+0x1e8>
 8003a1a:	e7eb      	b.n	80039f4 <_printf_i+0x1dc>
 8003a1c:	2500      	movs	r5, #0
 8003a1e:	f104 0919 	add.w	r9, r4, #25
 8003a22:	e7f5      	b.n	8003a10 <_printf_i+0x1f8>
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1ac      	bne.n	8003982 <_printf_i+0x16a>
 8003a28:	7803      	ldrb	r3, [r0, #0]
 8003a2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a32:	e76c      	b.n	800390e <_printf_i+0xf6>
 8003a34:	080040d5 	.word	0x080040d5
 8003a38:	080040e6 	.word	0x080040e6

08003a3c <_sbrk_r>:
 8003a3c:	b538      	push	{r3, r4, r5, lr}
 8003a3e:	4c06      	ldr	r4, [pc, #24]	; (8003a58 <_sbrk_r+0x1c>)
 8003a40:	2300      	movs	r3, #0
 8003a42:	4605      	mov	r5, r0
 8003a44:	4608      	mov	r0, r1
 8003a46:	6023      	str	r3, [r4, #0]
 8003a48:	f7ff fb36 	bl	80030b8 <_sbrk>
 8003a4c:	1c43      	adds	r3, r0, #1
 8003a4e:	d102      	bne.n	8003a56 <_sbrk_r+0x1a>
 8003a50:	6823      	ldr	r3, [r4, #0]
 8003a52:	b103      	cbz	r3, 8003a56 <_sbrk_r+0x1a>
 8003a54:	602b      	str	r3, [r5, #0]
 8003a56:	bd38      	pop	{r3, r4, r5, pc}
 8003a58:	2000015c 	.word	0x2000015c

08003a5c <__sread>:
 8003a5c:	b510      	push	{r4, lr}
 8003a5e:	460c      	mov	r4, r1
 8003a60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a64:	f000 fa96 	bl	8003f94 <_read_r>
 8003a68:	2800      	cmp	r0, #0
 8003a6a:	bfab      	itete	ge
 8003a6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003a6e:	89a3      	ldrhlt	r3, [r4, #12]
 8003a70:	181b      	addge	r3, r3, r0
 8003a72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003a76:	bfac      	ite	ge
 8003a78:	6563      	strge	r3, [r4, #84]	; 0x54
 8003a7a:	81a3      	strhlt	r3, [r4, #12]
 8003a7c:	bd10      	pop	{r4, pc}

08003a7e <__swrite>:
 8003a7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a82:	461f      	mov	r7, r3
 8003a84:	898b      	ldrh	r3, [r1, #12]
 8003a86:	05db      	lsls	r3, r3, #23
 8003a88:	4605      	mov	r5, r0
 8003a8a:	460c      	mov	r4, r1
 8003a8c:	4616      	mov	r6, r2
 8003a8e:	d505      	bpl.n	8003a9c <__swrite+0x1e>
 8003a90:	2302      	movs	r3, #2
 8003a92:	2200      	movs	r2, #0
 8003a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a98:	f000 f9b6 	bl	8003e08 <_lseek_r>
 8003a9c:	89a3      	ldrh	r3, [r4, #12]
 8003a9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003aa2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003aa6:	81a3      	strh	r3, [r4, #12]
 8003aa8:	4632      	mov	r2, r6
 8003aaa:	463b      	mov	r3, r7
 8003aac:	4628      	mov	r0, r5
 8003aae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ab2:	f000 b869 	b.w	8003b88 <_write_r>

08003ab6 <__sseek>:
 8003ab6:	b510      	push	{r4, lr}
 8003ab8:	460c      	mov	r4, r1
 8003aba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003abe:	f000 f9a3 	bl	8003e08 <_lseek_r>
 8003ac2:	1c43      	adds	r3, r0, #1
 8003ac4:	89a3      	ldrh	r3, [r4, #12]
 8003ac6:	bf15      	itete	ne
 8003ac8:	6560      	strne	r0, [r4, #84]	; 0x54
 8003aca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003ace:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003ad2:	81a3      	strheq	r3, [r4, #12]
 8003ad4:	bf18      	it	ne
 8003ad6:	81a3      	strhne	r3, [r4, #12]
 8003ad8:	bd10      	pop	{r4, pc}

08003ada <__sclose>:
 8003ada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ade:	f000 b8d3 	b.w	8003c88 <_close_r>
	...

08003ae4 <__swbuf_r>:
 8003ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ae6:	460e      	mov	r6, r1
 8003ae8:	4614      	mov	r4, r2
 8003aea:	4605      	mov	r5, r0
 8003aec:	b118      	cbz	r0, 8003af6 <__swbuf_r+0x12>
 8003aee:	6983      	ldr	r3, [r0, #24]
 8003af0:	b90b      	cbnz	r3, 8003af6 <__swbuf_r+0x12>
 8003af2:	f7ff fbf7 	bl	80032e4 <__sinit>
 8003af6:	4b21      	ldr	r3, [pc, #132]	; (8003b7c <__swbuf_r+0x98>)
 8003af8:	429c      	cmp	r4, r3
 8003afa:	d12a      	bne.n	8003b52 <__swbuf_r+0x6e>
 8003afc:	686c      	ldr	r4, [r5, #4]
 8003afe:	69a3      	ldr	r3, [r4, #24]
 8003b00:	60a3      	str	r3, [r4, #8]
 8003b02:	89a3      	ldrh	r3, [r4, #12]
 8003b04:	071a      	lsls	r2, r3, #28
 8003b06:	d52e      	bpl.n	8003b66 <__swbuf_r+0x82>
 8003b08:	6923      	ldr	r3, [r4, #16]
 8003b0a:	b363      	cbz	r3, 8003b66 <__swbuf_r+0x82>
 8003b0c:	6923      	ldr	r3, [r4, #16]
 8003b0e:	6820      	ldr	r0, [r4, #0]
 8003b10:	1ac0      	subs	r0, r0, r3
 8003b12:	6963      	ldr	r3, [r4, #20]
 8003b14:	b2f6      	uxtb	r6, r6
 8003b16:	4283      	cmp	r3, r0
 8003b18:	4637      	mov	r7, r6
 8003b1a:	dc04      	bgt.n	8003b26 <__swbuf_r+0x42>
 8003b1c:	4621      	mov	r1, r4
 8003b1e:	4628      	mov	r0, r5
 8003b20:	f000 f948 	bl	8003db4 <_fflush_r>
 8003b24:	bb28      	cbnz	r0, 8003b72 <__swbuf_r+0x8e>
 8003b26:	68a3      	ldr	r3, [r4, #8]
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	60a3      	str	r3, [r4, #8]
 8003b2c:	6823      	ldr	r3, [r4, #0]
 8003b2e:	1c5a      	adds	r2, r3, #1
 8003b30:	6022      	str	r2, [r4, #0]
 8003b32:	701e      	strb	r6, [r3, #0]
 8003b34:	6963      	ldr	r3, [r4, #20]
 8003b36:	3001      	adds	r0, #1
 8003b38:	4283      	cmp	r3, r0
 8003b3a:	d004      	beq.n	8003b46 <__swbuf_r+0x62>
 8003b3c:	89a3      	ldrh	r3, [r4, #12]
 8003b3e:	07db      	lsls	r3, r3, #31
 8003b40:	d519      	bpl.n	8003b76 <__swbuf_r+0x92>
 8003b42:	2e0a      	cmp	r6, #10
 8003b44:	d117      	bne.n	8003b76 <__swbuf_r+0x92>
 8003b46:	4621      	mov	r1, r4
 8003b48:	4628      	mov	r0, r5
 8003b4a:	f000 f933 	bl	8003db4 <_fflush_r>
 8003b4e:	b190      	cbz	r0, 8003b76 <__swbuf_r+0x92>
 8003b50:	e00f      	b.n	8003b72 <__swbuf_r+0x8e>
 8003b52:	4b0b      	ldr	r3, [pc, #44]	; (8003b80 <__swbuf_r+0x9c>)
 8003b54:	429c      	cmp	r4, r3
 8003b56:	d101      	bne.n	8003b5c <__swbuf_r+0x78>
 8003b58:	68ac      	ldr	r4, [r5, #8]
 8003b5a:	e7d0      	b.n	8003afe <__swbuf_r+0x1a>
 8003b5c:	4b09      	ldr	r3, [pc, #36]	; (8003b84 <__swbuf_r+0xa0>)
 8003b5e:	429c      	cmp	r4, r3
 8003b60:	bf08      	it	eq
 8003b62:	68ec      	ldreq	r4, [r5, #12]
 8003b64:	e7cb      	b.n	8003afe <__swbuf_r+0x1a>
 8003b66:	4621      	mov	r1, r4
 8003b68:	4628      	mov	r0, r5
 8003b6a:	f000 f81f 	bl	8003bac <__swsetup_r>
 8003b6e:	2800      	cmp	r0, #0
 8003b70:	d0cc      	beq.n	8003b0c <__swbuf_r+0x28>
 8003b72:	f04f 37ff 	mov.w	r7, #4294967295
 8003b76:	4638      	mov	r0, r7
 8003b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	08004084 	.word	0x08004084
 8003b80:	080040a4 	.word	0x080040a4
 8003b84:	08004064 	.word	0x08004064

08003b88 <_write_r>:
 8003b88:	b538      	push	{r3, r4, r5, lr}
 8003b8a:	4c07      	ldr	r4, [pc, #28]	; (8003ba8 <_write_r+0x20>)
 8003b8c:	4605      	mov	r5, r0
 8003b8e:	4608      	mov	r0, r1
 8003b90:	4611      	mov	r1, r2
 8003b92:	2200      	movs	r2, #0
 8003b94:	6022      	str	r2, [r4, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	f7ff fa3d 	bl	8003016 <_write>
 8003b9c:	1c43      	adds	r3, r0, #1
 8003b9e:	d102      	bne.n	8003ba6 <_write_r+0x1e>
 8003ba0:	6823      	ldr	r3, [r4, #0]
 8003ba2:	b103      	cbz	r3, 8003ba6 <_write_r+0x1e>
 8003ba4:	602b      	str	r3, [r5, #0]
 8003ba6:	bd38      	pop	{r3, r4, r5, pc}
 8003ba8:	2000015c 	.word	0x2000015c

08003bac <__swsetup_r>:
 8003bac:	4b32      	ldr	r3, [pc, #200]	; (8003c78 <__swsetup_r+0xcc>)
 8003bae:	b570      	push	{r4, r5, r6, lr}
 8003bb0:	681d      	ldr	r5, [r3, #0]
 8003bb2:	4606      	mov	r6, r0
 8003bb4:	460c      	mov	r4, r1
 8003bb6:	b125      	cbz	r5, 8003bc2 <__swsetup_r+0x16>
 8003bb8:	69ab      	ldr	r3, [r5, #24]
 8003bba:	b913      	cbnz	r3, 8003bc2 <__swsetup_r+0x16>
 8003bbc:	4628      	mov	r0, r5
 8003bbe:	f7ff fb91 	bl	80032e4 <__sinit>
 8003bc2:	4b2e      	ldr	r3, [pc, #184]	; (8003c7c <__swsetup_r+0xd0>)
 8003bc4:	429c      	cmp	r4, r3
 8003bc6:	d10f      	bne.n	8003be8 <__swsetup_r+0x3c>
 8003bc8:	686c      	ldr	r4, [r5, #4]
 8003bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	0715      	lsls	r5, r2, #28
 8003bd2:	d42c      	bmi.n	8003c2e <__swsetup_r+0x82>
 8003bd4:	06d0      	lsls	r0, r2, #27
 8003bd6:	d411      	bmi.n	8003bfc <__swsetup_r+0x50>
 8003bd8:	2209      	movs	r2, #9
 8003bda:	6032      	str	r2, [r6, #0]
 8003bdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003be0:	81a3      	strh	r3, [r4, #12]
 8003be2:	f04f 30ff 	mov.w	r0, #4294967295
 8003be6:	e03e      	b.n	8003c66 <__swsetup_r+0xba>
 8003be8:	4b25      	ldr	r3, [pc, #148]	; (8003c80 <__swsetup_r+0xd4>)
 8003bea:	429c      	cmp	r4, r3
 8003bec:	d101      	bne.n	8003bf2 <__swsetup_r+0x46>
 8003bee:	68ac      	ldr	r4, [r5, #8]
 8003bf0:	e7eb      	b.n	8003bca <__swsetup_r+0x1e>
 8003bf2:	4b24      	ldr	r3, [pc, #144]	; (8003c84 <__swsetup_r+0xd8>)
 8003bf4:	429c      	cmp	r4, r3
 8003bf6:	bf08      	it	eq
 8003bf8:	68ec      	ldreq	r4, [r5, #12]
 8003bfa:	e7e6      	b.n	8003bca <__swsetup_r+0x1e>
 8003bfc:	0751      	lsls	r1, r2, #29
 8003bfe:	d512      	bpl.n	8003c26 <__swsetup_r+0x7a>
 8003c00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c02:	b141      	cbz	r1, 8003c16 <__swsetup_r+0x6a>
 8003c04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c08:	4299      	cmp	r1, r3
 8003c0a:	d002      	beq.n	8003c12 <__swsetup_r+0x66>
 8003c0c:	4630      	mov	r0, r6
 8003c0e:	f000 f973 	bl	8003ef8 <_free_r>
 8003c12:	2300      	movs	r3, #0
 8003c14:	6363      	str	r3, [r4, #52]	; 0x34
 8003c16:	89a3      	ldrh	r3, [r4, #12]
 8003c18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c1c:	81a3      	strh	r3, [r4, #12]
 8003c1e:	2300      	movs	r3, #0
 8003c20:	6063      	str	r3, [r4, #4]
 8003c22:	6923      	ldr	r3, [r4, #16]
 8003c24:	6023      	str	r3, [r4, #0]
 8003c26:	89a3      	ldrh	r3, [r4, #12]
 8003c28:	f043 0308 	orr.w	r3, r3, #8
 8003c2c:	81a3      	strh	r3, [r4, #12]
 8003c2e:	6923      	ldr	r3, [r4, #16]
 8003c30:	b94b      	cbnz	r3, 8003c46 <__swsetup_r+0x9a>
 8003c32:	89a3      	ldrh	r3, [r4, #12]
 8003c34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003c38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c3c:	d003      	beq.n	8003c46 <__swsetup_r+0x9a>
 8003c3e:	4621      	mov	r1, r4
 8003c40:	4630      	mov	r0, r6
 8003c42:	f000 f917 	bl	8003e74 <__smakebuf_r>
 8003c46:	89a2      	ldrh	r2, [r4, #12]
 8003c48:	f012 0301 	ands.w	r3, r2, #1
 8003c4c:	d00c      	beq.n	8003c68 <__swsetup_r+0xbc>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	60a3      	str	r3, [r4, #8]
 8003c52:	6963      	ldr	r3, [r4, #20]
 8003c54:	425b      	negs	r3, r3
 8003c56:	61a3      	str	r3, [r4, #24]
 8003c58:	6923      	ldr	r3, [r4, #16]
 8003c5a:	b953      	cbnz	r3, 8003c72 <__swsetup_r+0xc6>
 8003c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c60:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003c64:	d1ba      	bne.n	8003bdc <__swsetup_r+0x30>
 8003c66:	bd70      	pop	{r4, r5, r6, pc}
 8003c68:	0792      	lsls	r2, r2, #30
 8003c6a:	bf58      	it	pl
 8003c6c:	6963      	ldrpl	r3, [r4, #20]
 8003c6e:	60a3      	str	r3, [r4, #8]
 8003c70:	e7f2      	b.n	8003c58 <__swsetup_r+0xac>
 8003c72:	2000      	movs	r0, #0
 8003c74:	e7f7      	b.n	8003c66 <__swsetup_r+0xba>
 8003c76:	bf00      	nop
 8003c78:	2000000c 	.word	0x2000000c
 8003c7c:	08004084 	.word	0x08004084
 8003c80:	080040a4 	.word	0x080040a4
 8003c84:	08004064 	.word	0x08004064

08003c88 <_close_r>:
 8003c88:	b538      	push	{r3, r4, r5, lr}
 8003c8a:	4c06      	ldr	r4, [pc, #24]	; (8003ca4 <_close_r+0x1c>)
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	4605      	mov	r5, r0
 8003c90:	4608      	mov	r0, r1
 8003c92:	6023      	str	r3, [r4, #0]
 8003c94:	f7ff f9db 	bl	800304e <_close>
 8003c98:	1c43      	adds	r3, r0, #1
 8003c9a:	d102      	bne.n	8003ca2 <_close_r+0x1a>
 8003c9c:	6823      	ldr	r3, [r4, #0]
 8003c9e:	b103      	cbz	r3, 8003ca2 <_close_r+0x1a>
 8003ca0:	602b      	str	r3, [r5, #0]
 8003ca2:	bd38      	pop	{r3, r4, r5, pc}
 8003ca4:	2000015c 	.word	0x2000015c

08003ca8 <__sflush_r>:
 8003ca8:	898a      	ldrh	r2, [r1, #12]
 8003caa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cae:	4605      	mov	r5, r0
 8003cb0:	0710      	lsls	r0, r2, #28
 8003cb2:	460c      	mov	r4, r1
 8003cb4:	d458      	bmi.n	8003d68 <__sflush_r+0xc0>
 8003cb6:	684b      	ldr	r3, [r1, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	dc05      	bgt.n	8003cc8 <__sflush_r+0x20>
 8003cbc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	dc02      	bgt.n	8003cc8 <__sflush_r+0x20>
 8003cc2:	2000      	movs	r0, #0
 8003cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003cca:	2e00      	cmp	r6, #0
 8003ccc:	d0f9      	beq.n	8003cc2 <__sflush_r+0x1a>
 8003cce:	2300      	movs	r3, #0
 8003cd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003cd4:	682f      	ldr	r7, [r5, #0]
 8003cd6:	6a21      	ldr	r1, [r4, #32]
 8003cd8:	602b      	str	r3, [r5, #0]
 8003cda:	d032      	beq.n	8003d42 <__sflush_r+0x9a>
 8003cdc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003cde:	89a3      	ldrh	r3, [r4, #12]
 8003ce0:	075a      	lsls	r2, r3, #29
 8003ce2:	d505      	bpl.n	8003cf0 <__sflush_r+0x48>
 8003ce4:	6863      	ldr	r3, [r4, #4]
 8003ce6:	1ac0      	subs	r0, r0, r3
 8003ce8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003cea:	b10b      	cbz	r3, 8003cf0 <__sflush_r+0x48>
 8003cec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003cee:	1ac0      	subs	r0, r0, r3
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003cf6:	6a21      	ldr	r1, [r4, #32]
 8003cf8:	4628      	mov	r0, r5
 8003cfa:	47b0      	blx	r6
 8003cfc:	1c43      	adds	r3, r0, #1
 8003cfe:	89a3      	ldrh	r3, [r4, #12]
 8003d00:	d106      	bne.n	8003d10 <__sflush_r+0x68>
 8003d02:	6829      	ldr	r1, [r5, #0]
 8003d04:	291d      	cmp	r1, #29
 8003d06:	d848      	bhi.n	8003d9a <__sflush_r+0xf2>
 8003d08:	4a29      	ldr	r2, [pc, #164]	; (8003db0 <__sflush_r+0x108>)
 8003d0a:	40ca      	lsrs	r2, r1
 8003d0c:	07d6      	lsls	r6, r2, #31
 8003d0e:	d544      	bpl.n	8003d9a <__sflush_r+0xf2>
 8003d10:	2200      	movs	r2, #0
 8003d12:	6062      	str	r2, [r4, #4]
 8003d14:	04d9      	lsls	r1, r3, #19
 8003d16:	6922      	ldr	r2, [r4, #16]
 8003d18:	6022      	str	r2, [r4, #0]
 8003d1a:	d504      	bpl.n	8003d26 <__sflush_r+0x7e>
 8003d1c:	1c42      	adds	r2, r0, #1
 8003d1e:	d101      	bne.n	8003d24 <__sflush_r+0x7c>
 8003d20:	682b      	ldr	r3, [r5, #0]
 8003d22:	b903      	cbnz	r3, 8003d26 <__sflush_r+0x7e>
 8003d24:	6560      	str	r0, [r4, #84]	; 0x54
 8003d26:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d28:	602f      	str	r7, [r5, #0]
 8003d2a:	2900      	cmp	r1, #0
 8003d2c:	d0c9      	beq.n	8003cc2 <__sflush_r+0x1a>
 8003d2e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d32:	4299      	cmp	r1, r3
 8003d34:	d002      	beq.n	8003d3c <__sflush_r+0x94>
 8003d36:	4628      	mov	r0, r5
 8003d38:	f000 f8de 	bl	8003ef8 <_free_r>
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	6360      	str	r0, [r4, #52]	; 0x34
 8003d40:	e7c0      	b.n	8003cc4 <__sflush_r+0x1c>
 8003d42:	2301      	movs	r3, #1
 8003d44:	4628      	mov	r0, r5
 8003d46:	47b0      	blx	r6
 8003d48:	1c41      	adds	r1, r0, #1
 8003d4a:	d1c8      	bne.n	8003cde <__sflush_r+0x36>
 8003d4c:	682b      	ldr	r3, [r5, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d0c5      	beq.n	8003cde <__sflush_r+0x36>
 8003d52:	2b1d      	cmp	r3, #29
 8003d54:	d001      	beq.n	8003d5a <__sflush_r+0xb2>
 8003d56:	2b16      	cmp	r3, #22
 8003d58:	d101      	bne.n	8003d5e <__sflush_r+0xb6>
 8003d5a:	602f      	str	r7, [r5, #0]
 8003d5c:	e7b1      	b.n	8003cc2 <__sflush_r+0x1a>
 8003d5e:	89a3      	ldrh	r3, [r4, #12]
 8003d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d64:	81a3      	strh	r3, [r4, #12]
 8003d66:	e7ad      	b.n	8003cc4 <__sflush_r+0x1c>
 8003d68:	690f      	ldr	r7, [r1, #16]
 8003d6a:	2f00      	cmp	r7, #0
 8003d6c:	d0a9      	beq.n	8003cc2 <__sflush_r+0x1a>
 8003d6e:	0793      	lsls	r3, r2, #30
 8003d70:	680e      	ldr	r6, [r1, #0]
 8003d72:	bf08      	it	eq
 8003d74:	694b      	ldreq	r3, [r1, #20]
 8003d76:	600f      	str	r7, [r1, #0]
 8003d78:	bf18      	it	ne
 8003d7a:	2300      	movne	r3, #0
 8003d7c:	eba6 0807 	sub.w	r8, r6, r7
 8003d80:	608b      	str	r3, [r1, #8]
 8003d82:	f1b8 0f00 	cmp.w	r8, #0
 8003d86:	dd9c      	ble.n	8003cc2 <__sflush_r+0x1a>
 8003d88:	4643      	mov	r3, r8
 8003d8a:	463a      	mov	r2, r7
 8003d8c:	6a21      	ldr	r1, [r4, #32]
 8003d8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003d90:	4628      	mov	r0, r5
 8003d92:	47b0      	blx	r6
 8003d94:	2800      	cmp	r0, #0
 8003d96:	dc06      	bgt.n	8003da6 <__sflush_r+0xfe>
 8003d98:	89a3      	ldrh	r3, [r4, #12]
 8003d9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d9e:	81a3      	strh	r3, [r4, #12]
 8003da0:	f04f 30ff 	mov.w	r0, #4294967295
 8003da4:	e78e      	b.n	8003cc4 <__sflush_r+0x1c>
 8003da6:	4407      	add	r7, r0
 8003da8:	eba8 0800 	sub.w	r8, r8, r0
 8003dac:	e7e9      	b.n	8003d82 <__sflush_r+0xda>
 8003dae:	bf00      	nop
 8003db0:	20400001 	.word	0x20400001

08003db4 <_fflush_r>:
 8003db4:	b538      	push	{r3, r4, r5, lr}
 8003db6:	690b      	ldr	r3, [r1, #16]
 8003db8:	4605      	mov	r5, r0
 8003dba:	460c      	mov	r4, r1
 8003dbc:	b1db      	cbz	r3, 8003df6 <_fflush_r+0x42>
 8003dbe:	b118      	cbz	r0, 8003dc8 <_fflush_r+0x14>
 8003dc0:	6983      	ldr	r3, [r0, #24]
 8003dc2:	b90b      	cbnz	r3, 8003dc8 <_fflush_r+0x14>
 8003dc4:	f7ff fa8e 	bl	80032e4 <__sinit>
 8003dc8:	4b0c      	ldr	r3, [pc, #48]	; (8003dfc <_fflush_r+0x48>)
 8003dca:	429c      	cmp	r4, r3
 8003dcc:	d109      	bne.n	8003de2 <_fflush_r+0x2e>
 8003dce:	686c      	ldr	r4, [r5, #4]
 8003dd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dd4:	b17b      	cbz	r3, 8003df6 <_fflush_r+0x42>
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	4628      	mov	r0, r5
 8003dda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003dde:	f7ff bf63 	b.w	8003ca8 <__sflush_r>
 8003de2:	4b07      	ldr	r3, [pc, #28]	; (8003e00 <_fflush_r+0x4c>)
 8003de4:	429c      	cmp	r4, r3
 8003de6:	d101      	bne.n	8003dec <_fflush_r+0x38>
 8003de8:	68ac      	ldr	r4, [r5, #8]
 8003dea:	e7f1      	b.n	8003dd0 <_fflush_r+0x1c>
 8003dec:	4b05      	ldr	r3, [pc, #20]	; (8003e04 <_fflush_r+0x50>)
 8003dee:	429c      	cmp	r4, r3
 8003df0:	bf08      	it	eq
 8003df2:	68ec      	ldreq	r4, [r5, #12]
 8003df4:	e7ec      	b.n	8003dd0 <_fflush_r+0x1c>
 8003df6:	2000      	movs	r0, #0
 8003df8:	bd38      	pop	{r3, r4, r5, pc}
 8003dfa:	bf00      	nop
 8003dfc:	08004084 	.word	0x08004084
 8003e00:	080040a4 	.word	0x080040a4
 8003e04:	08004064 	.word	0x08004064

08003e08 <_lseek_r>:
 8003e08:	b538      	push	{r3, r4, r5, lr}
 8003e0a:	4c07      	ldr	r4, [pc, #28]	; (8003e28 <_lseek_r+0x20>)
 8003e0c:	4605      	mov	r5, r0
 8003e0e:	4608      	mov	r0, r1
 8003e10:	4611      	mov	r1, r2
 8003e12:	2200      	movs	r2, #0
 8003e14:	6022      	str	r2, [r4, #0]
 8003e16:	461a      	mov	r2, r3
 8003e18:	f7ff f940 	bl	800309c <_lseek>
 8003e1c:	1c43      	adds	r3, r0, #1
 8003e1e:	d102      	bne.n	8003e26 <_lseek_r+0x1e>
 8003e20:	6823      	ldr	r3, [r4, #0]
 8003e22:	b103      	cbz	r3, 8003e26 <_lseek_r+0x1e>
 8003e24:	602b      	str	r3, [r5, #0]
 8003e26:	bd38      	pop	{r3, r4, r5, pc}
 8003e28:	2000015c 	.word	0x2000015c

08003e2c <__swhatbuf_r>:
 8003e2c:	b570      	push	{r4, r5, r6, lr}
 8003e2e:	460e      	mov	r6, r1
 8003e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e34:	2900      	cmp	r1, #0
 8003e36:	b096      	sub	sp, #88	; 0x58
 8003e38:	4614      	mov	r4, r2
 8003e3a:	461d      	mov	r5, r3
 8003e3c:	da07      	bge.n	8003e4e <__swhatbuf_r+0x22>
 8003e3e:	2300      	movs	r3, #0
 8003e40:	602b      	str	r3, [r5, #0]
 8003e42:	89b3      	ldrh	r3, [r6, #12]
 8003e44:	061a      	lsls	r2, r3, #24
 8003e46:	d410      	bmi.n	8003e6a <__swhatbuf_r+0x3e>
 8003e48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e4c:	e00e      	b.n	8003e6c <__swhatbuf_r+0x40>
 8003e4e:	466a      	mov	r2, sp
 8003e50:	f000 f8b2 	bl	8003fb8 <_fstat_r>
 8003e54:	2800      	cmp	r0, #0
 8003e56:	dbf2      	blt.n	8003e3e <__swhatbuf_r+0x12>
 8003e58:	9a01      	ldr	r2, [sp, #4]
 8003e5a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003e5e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003e62:	425a      	negs	r2, r3
 8003e64:	415a      	adcs	r2, r3
 8003e66:	602a      	str	r2, [r5, #0]
 8003e68:	e7ee      	b.n	8003e48 <__swhatbuf_r+0x1c>
 8003e6a:	2340      	movs	r3, #64	; 0x40
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	6023      	str	r3, [r4, #0]
 8003e70:	b016      	add	sp, #88	; 0x58
 8003e72:	bd70      	pop	{r4, r5, r6, pc}

08003e74 <__smakebuf_r>:
 8003e74:	898b      	ldrh	r3, [r1, #12]
 8003e76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003e78:	079d      	lsls	r5, r3, #30
 8003e7a:	4606      	mov	r6, r0
 8003e7c:	460c      	mov	r4, r1
 8003e7e:	d507      	bpl.n	8003e90 <__smakebuf_r+0x1c>
 8003e80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003e84:	6023      	str	r3, [r4, #0]
 8003e86:	6123      	str	r3, [r4, #16]
 8003e88:	2301      	movs	r3, #1
 8003e8a:	6163      	str	r3, [r4, #20]
 8003e8c:	b002      	add	sp, #8
 8003e8e:	bd70      	pop	{r4, r5, r6, pc}
 8003e90:	ab01      	add	r3, sp, #4
 8003e92:	466a      	mov	r2, sp
 8003e94:	f7ff ffca 	bl	8003e2c <__swhatbuf_r>
 8003e98:	9900      	ldr	r1, [sp, #0]
 8003e9a:	4605      	mov	r5, r0
 8003e9c:	4630      	mov	r0, r6
 8003e9e:	f7ff faab 	bl	80033f8 <_malloc_r>
 8003ea2:	b948      	cbnz	r0, 8003eb8 <__smakebuf_r+0x44>
 8003ea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ea8:	059a      	lsls	r2, r3, #22
 8003eaa:	d4ef      	bmi.n	8003e8c <__smakebuf_r+0x18>
 8003eac:	f023 0303 	bic.w	r3, r3, #3
 8003eb0:	f043 0302 	orr.w	r3, r3, #2
 8003eb4:	81a3      	strh	r3, [r4, #12]
 8003eb6:	e7e3      	b.n	8003e80 <__smakebuf_r+0xc>
 8003eb8:	4b0d      	ldr	r3, [pc, #52]	; (8003ef0 <__smakebuf_r+0x7c>)
 8003eba:	62b3      	str	r3, [r6, #40]	; 0x28
 8003ebc:	89a3      	ldrh	r3, [r4, #12]
 8003ebe:	6020      	str	r0, [r4, #0]
 8003ec0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ec4:	81a3      	strh	r3, [r4, #12]
 8003ec6:	9b00      	ldr	r3, [sp, #0]
 8003ec8:	6163      	str	r3, [r4, #20]
 8003eca:	9b01      	ldr	r3, [sp, #4]
 8003ecc:	6120      	str	r0, [r4, #16]
 8003ece:	b15b      	cbz	r3, 8003ee8 <__smakebuf_r+0x74>
 8003ed0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ed4:	4630      	mov	r0, r6
 8003ed6:	f000 f881 	bl	8003fdc <_isatty_r>
 8003eda:	b128      	cbz	r0, 8003ee8 <__smakebuf_r+0x74>
 8003edc:	89a3      	ldrh	r3, [r4, #12]
 8003ede:	f023 0303 	bic.w	r3, r3, #3
 8003ee2:	f043 0301 	orr.w	r3, r3, #1
 8003ee6:	81a3      	strh	r3, [r4, #12]
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	431d      	orrs	r5, r3
 8003eec:	81a5      	strh	r5, [r4, #12]
 8003eee:	e7cd      	b.n	8003e8c <__smakebuf_r+0x18>
 8003ef0:	080032ad 	.word	0x080032ad

08003ef4 <__malloc_lock>:
 8003ef4:	4770      	bx	lr

08003ef6 <__malloc_unlock>:
 8003ef6:	4770      	bx	lr

08003ef8 <_free_r>:
 8003ef8:	b538      	push	{r3, r4, r5, lr}
 8003efa:	4605      	mov	r5, r0
 8003efc:	2900      	cmp	r1, #0
 8003efe:	d045      	beq.n	8003f8c <_free_r+0x94>
 8003f00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f04:	1f0c      	subs	r4, r1, #4
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	bfb8      	it	lt
 8003f0a:	18e4      	addlt	r4, r4, r3
 8003f0c:	f7ff fff2 	bl	8003ef4 <__malloc_lock>
 8003f10:	4a1f      	ldr	r2, [pc, #124]	; (8003f90 <_free_r+0x98>)
 8003f12:	6813      	ldr	r3, [r2, #0]
 8003f14:	4610      	mov	r0, r2
 8003f16:	b933      	cbnz	r3, 8003f26 <_free_r+0x2e>
 8003f18:	6063      	str	r3, [r4, #4]
 8003f1a:	6014      	str	r4, [r2, #0]
 8003f1c:	4628      	mov	r0, r5
 8003f1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f22:	f7ff bfe8 	b.w	8003ef6 <__malloc_unlock>
 8003f26:	42a3      	cmp	r3, r4
 8003f28:	d90c      	bls.n	8003f44 <_free_r+0x4c>
 8003f2a:	6821      	ldr	r1, [r4, #0]
 8003f2c:	1862      	adds	r2, r4, r1
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	bf04      	itt	eq
 8003f32:	681a      	ldreq	r2, [r3, #0]
 8003f34:	685b      	ldreq	r3, [r3, #4]
 8003f36:	6063      	str	r3, [r4, #4]
 8003f38:	bf04      	itt	eq
 8003f3a:	1852      	addeq	r2, r2, r1
 8003f3c:	6022      	streq	r2, [r4, #0]
 8003f3e:	6004      	str	r4, [r0, #0]
 8003f40:	e7ec      	b.n	8003f1c <_free_r+0x24>
 8003f42:	4613      	mov	r3, r2
 8003f44:	685a      	ldr	r2, [r3, #4]
 8003f46:	b10a      	cbz	r2, 8003f4c <_free_r+0x54>
 8003f48:	42a2      	cmp	r2, r4
 8003f4a:	d9fa      	bls.n	8003f42 <_free_r+0x4a>
 8003f4c:	6819      	ldr	r1, [r3, #0]
 8003f4e:	1858      	adds	r0, r3, r1
 8003f50:	42a0      	cmp	r0, r4
 8003f52:	d10b      	bne.n	8003f6c <_free_r+0x74>
 8003f54:	6820      	ldr	r0, [r4, #0]
 8003f56:	4401      	add	r1, r0
 8003f58:	1858      	adds	r0, r3, r1
 8003f5a:	4282      	cmp	r2, r0
 8003f5c:	6019      	str	r1, [r3, #0]
 8003f5e:	d1dd      	bne.n	8003f1c <_free_r+0x24>
 8003f60:	6810      	ldr	r0, [r2, #0]
 8003f62:	6852      	ldr	r2, [r2, #4]
 8003f64:	605a      	str	r2, [r3, #4]
 8003f66:	4401      	add	r1, r0
 8003f68:	6019      	str	r1, [r3, #0]
 8003f6a:	e7d7      	b.n	8003f1c <_free_r+0x24>
 8003f6c:	d902      	bls.n	8003f74 <_free_r+0x7c>
 8003f6e:	230c      	movs	r3, #12
 8003f70:	602b      	str	r3, [r5, #0]
 8003f72:	e7d3      	b.n	8003f1c <_free_r+0x24>
 8003f74:	6820      	ldr	r0, [r4, #0]
 8003f76:	1821      	adds	r1, r4, r0
 8003f78:	428a      	cmp	r2, r1
 8003f7a:	bf04      	itt	eq
 8003f7c:	6811      	ldreq	r1, [r2, #0]
 8003f7e:	6852      	ldreq	r2, [r2, #4]
 8003f80:	6062      	str	r2, [r4, #4]
 8003f82:	bf04      	itt	eq
 8003f84:	1809      	addeq	r1, r1, r0
 8003f86:	6021      	streq	r1, [r4, #0]
 8003f88:	605c      	str	r4, [r3, #4]
 8003f8a:	e7c7      	b.n	8003f1c <_free_r+0x24>
 8003f8c:	bd38      	pop	{r3, r4, r5, pc}
 8003f8e:	bf00      	nop
 8003f90:	20000090 	.word	0x20000090

08003f94 <_read_r>:
 8003f94:	b538      	push	{r3, r4, r5, lr}
 8003f96:	4c07      	ldr	r4, [pc, #28]	; (8003fb4 <_read_r+0x20>)
 8003f98:	4605      	mov	r5, r0
 8003f9a:	4608      	mov	r0, r1
 8003f9c:	4611      	mov	r1, r2
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	6022      	str	r2, [r4, #0]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f7ff f81a 	bl	8002fdc <_read>
 8003fa8:	1c43      	adds	r3, r0, #1
 8003faa:	d102      	bne.n	8003fb2 <_read_r+0x1e>
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	b103      	cbz	r3, 8003fb2 <_read_r+0x1e>
 8003fb0:	602b      	str	r3, [r5, #0]
 8003fb2:	bd38      	pop	{r3, r4, r5, pc}
 8003fb4:	2000015c 	.word	0x2000015c

08003fb8 <_fstat_r>:
 8003fb8:	b538      	push	{r3, r4, r5, lr}
 8003fba:	4c07      	ldr	r4, [pc, #28]	; (8003fd8 <_fstat_r+0x20>)
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	4605      	mov	r5, r0
 8003fc0:	4608      	mov	r0, r1
 8003fc2:	4611      	mov	r1, r2
 8003fc4:	6023      	str	r3, [r4, #0]
 8003fc6:	f7ff f84e 	bl	8003066 <_fstat>
 8003fca:	1c43      	adds	r3, r0, #1
 8003fcc:	d102      	bne.n	8003fd4 <_fstat_r+0x1c>
 8003fce:	6823      	ldr	r3, [r4, #0]
 8003fd0:	b103      	cbz	r3, 8003fd4 <_fstat_r+0x1c>
 8003fd2:	602b      	str	r3, [r5, #0]
 8003fd4:	bd38      	pop	{r3, r4, r5, pc}
 8003fd6:	bf00      	nop
 8003fd8:	2000015c 	.word	0x2000015c

08003fdc <_isatty_r>:
 8003fdc:	b538      	push	{r3, r4, r5, lr}
 8003fde:	4c06      	ldr	r4, [pc, #24]	; (8003ff8 <_isatty_r+0x1c>)
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	4605      	mov	r5, r0
 8003fe4:	4608      	mov	r0, r1
 8003fe6:	6023      	str	r3, [r4, #0]
 8003fe8:	f7ff f84d 	bl	8003086 <_isatty>
 8003fec:	1c43      	adds	r3, r0, #1
 8003fee:	d102      	bne.n	8003ff6 <_isatty_r+0x1a>
 8003ff0:	6823      	ldr	r3, [r4, #0]
 8003ff2:	b103      	cbz	r3, 8003ff6 <_isatty_r+0x1a>
 8003ff4:	602b      	str	r3, [r5, #0]
 8003ff6:	bd38      	pop	{r3, r4, r5, pc}
 8003ff8:	2000015c 	.word	0x2000015c

08003ffc <_init>:
 8003ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ffe:	bf00      	nop
 8004000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004002:	bc08      	pop	{r3}
 8004004:	469e      	mov	lr, r3
 8004006:	4770      	bx	lr

08004008 <_fini>:
 8004008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800400a:	bf00      	nop
 800400c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800400e:	bc08      	pop	{r3}
 8004010:	469e      	mov	lr, r3
 8004012:	4770      	bx	lr
