(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:04:27 MDT 2018
# Start time    : Tue Feb 12 11:05:05 +0000 2019
# Command line  : sds++ -Wall -O3 -I../src -c -fmessage-length=0 -MTsrc/mmult.o -MMD -MP -MFsrc/mmult.d -MTsrc/mmult.o -o src/mmult.o ../src/mmult.cpp -sds-hw madd madd.cpp -clkid 2 -sds-end -sds-hw mmult mmult.cpp -clkid 2 -sds-end -sds-sys-config standalone -sds-proc standalone -sds-pf zed
# Log file      : C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/reports/sds_mmult.log
# Journal file  : C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/reports/sds_mmult.jou
# Report file   : C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/reports/sds_mmult.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/vhls/mmult/solution/syn/report/mmult_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  364674|  364674|  364674|  364674|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    2112|    2112|        66|          -|          -|    32|    no    |
        | + Loop 1.1      |      64|      64|         2|          -|          -|    32|    no    |
        |- Loop 2         |  362560|  362560|     11330|          -|          -|    32|    no    |
        | + Loop 2.1      |   11328|   11328|       354|          -|          -|    32|    no    |
        |  ++ Loop 2.1.1  |     352|     352|        11|          -|          -|    32|    no    |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    194|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    182|
|Register         |        -|      -|     259|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      5|     607|   1087|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |mmult_fadd_32ns_3bkb_U1  |mmult_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |mmult_fmul_32ns_3cud_U2  |mmult_fmul_32ns_3cud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+------------+---------+---+----+------+-----+------+-------------+
    | Memory |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------+---------+---+----+------+-----+------+-------------+
    |Abuf_U  |mmult_Abuf  |        2|  0|   0|  1024|   32|     1|        32768|
    |Bbuf_U  |mmult_Abuf  |        2|  0|   0|  1024|   32|     1|        32768|
    +--------+------------+---------+---+----+------+-----+------+-------------+
    |Total   |            |        4|  0|   0|  2048|   64|     2|        65536|
    +--------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_230_p2        |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_308_p2        |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_273_p2        |     +    |      0|  0|  15|           6|           1|
    |j_2_fu_340_p2        |     +    |      0|  0|  15|           6|           1|
    |k_1_fu_388_p2        |     +    |      0|  0|  15|           6|           1|
    |sum6_fu_394_p2       |     +    |      0|  0|  14|          10|          10|
    |sum_fu_279_p2        |     +    |      0|  0|  14|          10|          10|
    |tmp_6_fu_372_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_7_fu_256_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_9_fu_350_p2      |     +    |      0|  0|  12|          12|          12|
    |exitcond1_fu_334_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond2_fu_302_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond3_fu_267_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond4_fu_224_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_382_p2   |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 194|         116|          96|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |Abuf_address0   |  15|          3|   10|         30|
    |Bbuf_address0   |  15|          3|   10|         30|
    |C_WEN_A         |   9|          2|    4|          8|
    |ap_NS_fsm       |  89|         18|    1|         18|
    |i1_reg_157      |   9|          2|    6|         12|
    |i_reg_135       |   9|          2|    6|         12|
    |j2_reg_168      |   9|          2|    6|         12|
    |j_reg_146       |   9|          2|    6|         12|
    |k_reg_192       |   9|          2|    6|         12|
    |result_reg_179  |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           | 182|         38|   87|        210|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |Abuf_addr_reg_421      |  10|   0|   10|          0|
    |Abuf_load_reg_503      |  32|   0|   32|          0|
    |Bbuf_addr_reg_426      |  10|   0|   10|          0|
    |Bbuf_load_reg_508      |  32|   0|   32|          0|
    |ap_CS_fsm              |  17|   0|   17|          0|
    |i1_reg_157             |   6|   0|    6|          0|
    |i_1_reg_411            |   6|   0|    6|          0|
    |i_2_reg_457            |   6|   0|    6|          0|
    |i_reg_135              |   6|   0|    6|          0|
    |j2_cast2_cast_reg_472  |   6|   0|   12|          6|
    |j2_cast3_reg_467       |   6|   0|   10|          4|
    |j2_reg_168             |   6|   0|    6|          0|
    |j_1_reg_434            |   6|   0|    6|          0|
    |j_2_reg_480            |   6|   0|    6|          0|
    |j_reg_146              |   6|   0|    6|          0|
    |k_1_reg_498            |   6|   0|    6|          0|
    |k_reg_192              |   6|   0|    6|          0|
    |result_reg_179         |  32|   0|   32|          0|
    |term_reg_513           |  32|   0|   32|          0|
    |tmp_1_reg_462          |   5|   0|   10|          5|
    |tmp_3_cast_reg_403     |   6|   0|   12|          6|
    |tmp_6_cast_reg_449     |   6|   0|   12|          6|
    |tmp_reg_416            |   5|   0|   10|          5|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 259|   0|  291|         32|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     mmult    | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |     mmult    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     mmult    | return value |
|ap_done   | out |    1| ap_ctrl_hs |     mmult    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     mmult    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     mmult    | return value |
|A_Addr_A  | out |   32|    bram    |       A      |     array    |
|A_EN_A    | out |    1|    bram    |       A      |     array    |
|A_WEN_A   | out |    4|    bram    |       A      |     array    |
|A_Din_A   | out |   32|    bram    |       A      |     array    |
|A_Dout_A  |  in |   32|    bram    |       A      |     array    |
|A_Clk_A   | out |    1|    bram    |       A      |     array    |
|A_Rst_A   | out |    1|    bram    |       A      |     array    |
|B_Addr_A  | out |   32|    bram    |       B      |     array    |
|B_EN_A    | out |    1|    bram    |       B      |     array    |
|B_WEN_A   | out |    4|    bram    |       B      |     array    |
|B_Din_A   | out |   32|    bram    |       B      |     array    |
|B_Dout_A  |  in |   32|    bram    |       B      |     array    |
|B_Clk_A   | out |    1|    bram    |       B      |     array    |
|B_Rst_A   | out |    1|    bram    |       B      |     array    |
|C_Addr_A  | out |   32|    bram    |       C      |     array    |
|C_EN_A    | out |    1|    bram    |       C      |     array    |
|C_WEN_A   | out |    4|    bram    |       C      |     array    |
|C_Din_A   | out |   32|    bram    |       C      |     array    |
|C_Dout_A  |  in |   32|    bram    |       C      |     array    |
|C_Clk_A   | out |    1|    bram    |       C      |     array    |
|C_Rst_A   | out |    1|    bram    |       C      |     array    |
+----------+-----+-----+------------+--------------+--------------+

