

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13'
================================================================
* Date:           Thu Apr  3 18:23:21 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Parallelization
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.036 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   1179|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|     660|    270|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|    1130|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   13|    1790|   1630|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_52_2_1_U52  |mul_32s_32s_52_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_52_2_1_U53  |mul_32s_32s_52_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_52_2_1_U54  |mul_32s_32s_52_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_52_2_1_U55  |mul_32s_32s_52_2_1  |        0|   3|  165|  50|    0|
    |mux_32_32_1_1_U47       |mux_32_32_1_1       |        0|   0|    0|  14|    0|
    |mux_32_32_1_1_U48       |mux_32_32_1_1       |        0|   0|    0|  14|    0|
    |mux_32_32_1_1_U49       |mux_32_32_1_1       |        0|   0|    0|  14|    0|
    |mux_32_32_1_1_U50       |mux_32_32_1_1       |        0|   0|    0|  14|    0|
    |mux_32_32_1_1_U51       |mux_32_32_1_1       |        0|   0|    0|  14|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  12|  660| 270|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_12s_12s_12ns_12_4_1_U56  |mac_muladd_12s_12s_12ns_12_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |acc_0_fu_1039_p2         |         +|   0|  0|   39|          32|          32|
    |acc_1_fu_1044_p2         |         +|   0|  0|   39|          32|          32|
    |acc_2_fu_1056_p2         |         +|   0|  0|   39|          32|          32|
    |acc_3_1_fu_1068_p2       |         +|   0|  0|   39|          32|          32|
    |add_ln100_1_fu_785_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln109_10_fu_720_p2   |         +|   0|  0|   12|          12|          10|
    |add_ln109_11_fu_731_p2   |         +|   0|  0|   12|          12|          11|
    |add_ln109_12_fu_742_p2   |         +|   0|  0|   12|          12|          12|
    |add_ln109_13_fu_715_p2   |         +|   0|  0|   12|          12|          12|
    |add_ln109_14_fu_725_p2   |         +|   0|  0|   12|          12|          12|
    |add_ln109_15_fu_736_p2   |         +|   0|  0|   12|          12|          12|
    |add_ln109_16_fu_747_p2   |         +|   0|  0|   12|          12|          12|
    |add_ln109_1_fu_617_p2    |         +|   0|  0|   12|          12|          11|
    |add_ln109_2_fu_622_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln109_3_fu_631_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln109_4_fu_636_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln109_5_fu_642_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln109_6_fu_648_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln109_7_fu_805_p2    |         +|   0|  0|   12|          12|          10|
    |add_ln109_8_fu_810_p2    |         +|   0|  0|   12|          12|          11|
    |add_ln109_9_fu_815_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln109_fu_612_p2      |         +|   0|  0|   12|          12|          10|
    |add_ln93_1_fu_508_p2     |         +|   0|  0|  103|          96|           1|
    |add_ln93_fu_517_p2       |         +|   0|  0|   39|          32|           1|
    |add_ln96_1_fu_580_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln96_fu_692_p2       |         +|   0|  0|   39|          32|           1|
    |add_ln99_fu_794_p2       |         +|   0|  0|   39|          32|           1|
    |sub_ln109_1_fu_544_p2    |         -|   0|  0|   12|          12|          12|
    |sub_ln109_2_fu_574_p2    |         -|   0|  0|   12|          12|          12|
    |sub_ln109_fu_497_p2      |         -|   0|  0|   12|          12|          12|
    |icmp_ln93_fu_503_p2      |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln96_fu_527_p2      |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln99_fu_681_p2      |      icmp|   0|  0|   18|          32|          32|
    |or_ln96_fu_698_p2        |        or|   0|  0|    2|           1|           1|
    |acc_1_2_fu_1049_p3       |    select|   0|  0|   32|           1|          32|
    |acc_2_2_fu_1061_p3       |    select|   0|  0|   32|           1|          32|
    |acc_3_2_fu_1073_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln93_1_fu_550_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln93_2_fu_668_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln93_3_fu_675_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln93_4_fu_820_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln93_5_fu_826_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln93_6_fu_832_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln93_7_fu_686_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln93_fu_657_p3    |    select|   0|  0|   32|           1|           1|
    |select_ln96_1_fu_757_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln96_2_fu_765_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln96_3_fu_844_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln96_4_fu_857_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln96_5_fu_870_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln96_6_fu_773_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln96_7_fu_586_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln96_fu_703_p3    |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1179|         849|         834|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |acc_0_1_fu_106            |   9|          2|   32|         64|
    |acc_1_1_fu_110            |   9|          2|   32|         64|
    |acc_2_1_fu_114            |   9|          2|   32|         64|
    |acc_3_fu_118              |   9|          2|   32|         64|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3   |   9|          2|    1|          2|
    |ap_sig_allocacmp_cx_load  |   9|          2|   32|         64|
    |cx_fu_102                 |   9|          2|   32|         64|
    |cy_fu_122                 |   9|          2|   32|         64|
    |iChannel_fu_130           |   9|          2|   32|         64|
    |indvar_flatten123_fu_126  |   9|          2|   64|        128|
    |indvar_flatten195_fu_134  |   9|          2|   96|        192|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 117|         26|  419|        838|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |acc_0_1_fu_106                        |  32|   0|   32|          0|
    |acc_1_1_fu_110                        |  32|   0|   32|          0|
    |acc_2_1_fu_114                        |  32|   0|   32|          0|
    |acc_3_fu_118                          |  32|   0|   32|          0|
    |add_ln100_1_reg_1327                  |  12|   0|   12|          0|
    |add_ln109_14_reg_1302                 |  12|   0|   12|          0|
    |add_ln109_15_reg_1307                 |  12|   0|   12|          0|
    |add_ln109_16_reg_1312                 |  12|   0|   12|          0|
    |add_ln109_4_reg_1280                  |  12|   0|   12|          0|
    |add_ln109_5_reg_1285                  |  12|   0|   12|          0|
    |add_ln109_6_reg_1290                  |  12|   0|   12|          0|
    |add_ln99_reg_1340                     |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |cx_fu_102                             |  32|   0|   32|          0|
    |cy_fu_122                             |  32|   0|   32|          0|
    |empty_67_reg_1332                     |   2|   0|    2|          0|
    |empty_67_reg_1332_pp0_iter3_reg       |   2|   0|    2|          0|
    |filterValue_1_reg_1425                |  32|   0|   32|          0|
    |filterValue_1_reg_1425_pp0_iter5_reg  |  32|   0|   32|          0|
    |filterValue_2_reg_1430                |  32|   0|   32|          0|
    |filterValue_2_reg_1430_pp0_iter5_reg  |  32|   0|   32|          0|
    |filterValue_3_reg_1435                |  32|   0|   32|          0|
    |filterValue_3_reg_1435_pp0_iter5_reg  |  32|   0|   32|          0|
    |filterValue_reg_1420                  |  32|   0|   32|          0|
    |filterValue_reg_1420_pp0_iter5_reg    |  32|   0|   32|          0|
    |iChannel_fu_130                       |  32|   0|   32|          0|
    |icmp_ln93_reg_1243                    |   1|   0|    1|          0|
    |icmp_ln96_reg_1247                    |   1|   0|    1|          0|
    |icmp_ln96_reg_1247_pp0_iter2_reg      |   1|   0|    1|          0|
    |indvar_flatten123_fu_126              |  64|   0|   64|          0|
    |indvar_flatten195_fu_134              |  96|   0|   96|          0|
    |pixelValue_reg_1440                   |  32|   0|   32|          0|
    |select_ln93_7_reg_1295                |   1|   0|    1|          0|
    |select_ln96_1_reg_1317                |   2|   0|    2|          0|
    |select_ln96_2_reg_1322                |  12|   0|   12|          0|
    |sub_ln109_1_reg_1259                  |  12|   0|   12|          0|
    |sub_ln109_1_reg_1259_pp0_iter2_reg    |  12|   0|   12|          0|
    |sub_ln109_2_reg_1272                  |  12|   0|   12|          0|
    |sub_ln109_reg_1235                    |  12|   0|   12|          0|
    |trunc_ln15_1_reg_1478                 |  32|   0|   32|          0|
    |trunc_ln15_2_reg_1483                 |  32|   0|   32|          0|
    |trunc_ln15_3_reg_1488                 |  32|   0|   32|          0|
    |trunc_ln6_reg_1473                    |  32|   0|   32|          0|
    |icmp_ln93_reg_1243                    |  64|  32|    1|          0|
    |select_ln96_1_reg_1317                |  64|  32|    2|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1130|  64| 1005|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_93_11_VITIS_LOOP_96_12_VITIS_LOOP_99_13|  return value|
|acc_3_3_reload          |   in|   32|     ap_none|                                                         acc_3_3_reload|        scalar|
|acc_2_3_reload          |   in|   32|     ap_none|                                                         acc_2_3_reload|        scalar|
|acc_1_3_reload          |   in|   32|     ap_none|                                                         acc_1_3_reload|        scalar|
|acc_0_32_reload         |   in|   32|     ap_none|                                                        acc_0_32_reload|        scalar|
|mul_ln19_1              |   in|   96|     ap_none|                                                             mul_ln19_1|        scalar|
|mul_ln19                |   in|   64|     ap_none|                                                               mul_ln19|        scalar|
|trunc_ln                |   in|   12|     ap_none|                                                               trunc_ln|        scalar|
|convWidth               |   in|   32|     ap_none|                                                              convWidth|        scalar|
|icmp_ln52_1             |   in|    1|     ap_none|                                                            icmp_ln52_1|        scalar|
|coeff_cache_address0    |  out|   12|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_ce0         |  out|    1|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_q0          |   in|   32|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_address1    |  out|   12|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_ce1         |  out|    1|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_q1          |   in|   32|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_address2    |  out|   12|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_ce2         |  out|    1|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_q2          |   in|   32|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_address3    |  out|   12|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_ce3         |  out|    1|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_q3          |   in|   32|   ap_memory|                                                            coeff_cache|         array|
|coeff_cache_1_address0  |  out|   12|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_ce0       |  out|    1|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_q0        |   in|   32|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_address1  |  out|   12|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_ce1       |  out|    1|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_q1        |   in|   32|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_address2  |  out|   12|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_ce2       |  out|    1|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_q2        |   in|   32|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_address3  |  out|   12|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_ce3       |  out|    1|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_1_q3        |   in|   32|   ap_memory|                                                          coeff_cache_1|         array|
|coeff_cache_2_address0  |  out|   12|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_ce0       |  out|    1|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_q0        |   in|   32|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_address1  |  out|   12|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_ce1       |  out|    1|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_q1        |   in|   32|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_address2  |  out|   12|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_ce2       |  out|    1|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_q2        |   in|   32|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_address3  |  out|   12|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_ce3       |  out|    1|   ap_memory|                                                          coeff_cache_2|         array|
|coeff_cache_2_q3        |   in|   32|   ap_memory|                                                          coeff_cache_2|         array|
|x_cast                  |   in|   12|     ap_none|                                                                 x_cast|        scalar|
|row_buffer_address0     |  out|   12|   ap_memory|                                                             row_buffer|         array|
|row_buffer_ce0          |  out|    1|   ap_memory|                                                             row_buffer|         array|
|row_buffer_q0           |   in|   32|   ap_memory|                                                             row_buffer|         array|
|row_buffer_1_address0   |  out|   12|   ap_memory|                                                           row_buffer_1|         array|
|row_buffer_1_ce0        |  out|    1|   ap_memory|                                                           row_buffer_1|         array|
|row_buffer_1_q0         |   in|   32|   ap_memory|                                                           row_buffer_1|         array|
|row_buffer_2_address0   |  out|   12|   ap_memory|                                                           row_buffer_2|         array|
|row_buffer_2_ce0        |  out|    1|   ap_memory|                                                           row_buffer_2|         array|
|row_buffer_2_q0         |   in|   32|   ap_memory|                                                           row_buffer_2|         array|
|icmp_ln107              |   in|    1|     ap_none|                                                             icmp_ln107|        scalar|
|icmp_ln107_1            |   in|    1|     ap_none|                                                           icmp_ln107_1|        scalar|
|icmp_ln107_2            |   in|    1|     ap_none|                                                           icmp_ln107_2|        scalar|
|acc_3_7_out             |  out|   32|      ap_vld|                                                            acc_3_7_out|       pointer|
|acc_3_7_out_ap_vld      |  out|    1|      ap_vld|                                                            acc_3_7_out|       pointer|
|acc_2_7_out             |  out|   32|      ap_vld|                                                            acc_2_7_out|       pointer|
|acc_2_7_out_ap_vld      |  out|    1|      ap_vld|                                                            acc_2_7_out|       pointer|
|acc_1_7_out             |  out|   32|      ap_vld|                                                            acc_1_7_out|       pointer|
|acc_1_7_out_ap_vld      |  out|    1|      ap_vld|                                                            acc_1_7_out|       pointer|
|acc_0_7_out             |  out|   32|      ap_vld|                                                            acc_0_7_out|       pointer|
|acc_0_7_out_ap_vld      |  out|    1|      ap_vld|                                                            acc_0_7_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

