verilog xil_defaultlib --include "../../../../AES_Encryption.srcs/sources_1/bd/block_design/ipshared/ec67/hdl" --include "../../../../AES_Encryption.srcs/sources_1/bd/block_design/ipshared/02c8/hdl/verilog" --include "../../../../AES_Encryption.srcs/sources_1/bd/block_design/ipshared/1313/hdl" \
"../../../bd/block_design/ip/block_design_processing_system7_0_0/sim/block_design_processing_system7_0_0.v" \
"../../../bd/block_design/ip/block_design_axi_bram_ctrl_0_bram_0/sim/block_design_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/block_design/ip/block_design_xbar_0/sim/block_design_xbar_0.v" \
"../../../bd/block_design/ip/block_design_auto_pc_2/sim/block_design_auto_pc_2.v" \
"../../../bd/block_design/ip/block_design_auto_pc_1/sim/block_design_auto_pc_1.v" \
"../../../bd/block_design/ip/block_design_auto_pc_0/sim/block_design_auto_pc_0.v" \
"../../../bd/block_design/ip/block_design_auto_pc_3/sim/block_design_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
