<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>PDL for FM Family: C:/Users/chzhang/Desktop/FM0 MCU/universial PDL/release_v11f_doxy/driver/dma/dma.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>


</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="products_site_image.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">PDL for FM Family
   &#160;<span id="projectnumber">Version2.0.0</span>
   </div>
   <div id="projectbrief">FM Peripheral Driver Library</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('dma_8c.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">C:/Users/chzhang/Desktop/FM0 MCU/universial PDL/release_v11f_doxy/driver/dma/dma.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">* Copyright (C) 2013 Spansion LLC. All Rights Reserved. </span>
<a name="l00003"></a>00003 <span class="comment">*</span>
<a name="l00004"></a>00004 <span class="comment">* This software is owned and published by: </span>
<a name="l00005"></a>00005 <span class="comment">* Spansion LLC, 915 DeGuigne Dr. Sunnyvale, CA  94088-3453 (&quot;Spansion&quot;).</span>
<a name="l00006"></a>00006 <span class="comment">*</span>
<a name="l00007"></a>00007 <span class="comment">* BY DOWNLOADING, INSTALLING OR USING THIS SOFTWARE, YOU AGREE TO BE BOUND </span>
<a name="l00008"></a>00008 <span class="comment">* BY ALL THE TERMS AND CONDITIONS OF THIS AGREEMENT.</span>
<a name="l00009"></a>00009 <span class="comment">*</span>
<a name="l00010"></a>00010 <span class="comment">* This software contains source code for use with Spansion </span>
<a name="l00011"></a>00011 <span class="comment">* components. This software is licensed by Spansion to be adapted only </span>
<a name="l00012"></a>00012 <span class="comment">* for use in systems utilizing Spansion components. Spansion shall not be </span>
<a name="l00013"></a>00013 <span class="comment">* responsible for misuse or illegal use of this software for devices not </span>
<a name="l00014"></a>00014 <span class="comment">* supported herein.  Spansion is providing this software &quot;AS IS&quot; and will </span>
<a name="l00015"></a>00015 <span class="comment">* not be responsible for issues arising from incorrect user implementation </span>
<a name="l00016"></a>00016 <span class="comment">* of the software.  </span>
<a name="l00017"></a>00017 <span class="comment">*</span>
<a name="l00018"></a>00018 <span class="comment">* SPANSION MAKES NO WARRANTY, EXPRESS OR IMPLIED, ARISING BY LAW OR OTHERWISE,</span>
<a name="l00019"></a>00019 <span class="comment">* REGARDING THE SOFTWARE (INCLUDING ANY ACOOMPANYING WRITTEN MATERIALS), </span>
<a name="l00020"></a>00020 <span class="comment">* ITS PERFORMANCE OR SUITABILITY FOR YOUR INTENDED USE, INCLUDING, </span>
<a name="l00021"></a>00021 <span class="comment">* WITHOUT LIMITATION, THE IMPLIED WARRANTY OF MERCHANTABILITY, THE IMPLIED </span>
<a name="l00022"></a>00022 <span class="comment">* WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE OR USE, AND THE IMPLIED </span>
<a name="l00023"></a>00023 <span class="comment">* WARRANTY OF NONINFRINGEMENT.  </span>
<a name="l00024"></a>00024 <span class="comment">* SPANSION SHALL HAVE NO LIABILITY (WHETHER IN CONTRACT, WARRANTY, TORT, </span>
<a name="l00025"></a>00025 <span class="comment">* NEGLIGENCE OR OTHERWISE) FOR ANY DAMAGES WHATSOEVER (INCLUDING, WITHOUT </span>
<a name="l00026"></a>00026 <span class="comment">* LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, </span>
<a name="l00027"></a>00027 <span class="comment">* LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING FROM USE OR </span>
<a name="l00028"></a>00028 <span class="comment">* INABILITY TO USE THE SOFTWARE, INCLUDING, WITHOUT LIMITATION, ANY DIRECT, </span>
<a name="l00029"></a>00029 <span class="comment">* INDIRECT, INCIDENTAL, SPECIAL OR CONSEQUENTIAL DAMAGES OR LOSS OF DATA, </span>
<a name="l00030"></a>00030 <span class="comment">* SAVINGS OR PROFITS, </span>
<a name="l00031"></a>00031 <span class="comment">* EVEN IF SPANSION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. </span>
<a name="l00032"></a>00032 <span class="comment">* YOU ASSUME ALL RESPONSIBILITIES FOR SELECTION OF THE SOFTWARE TO ACHIEVE YOUR</span>
<a name="l00033"></a>00033 <span class="comment">* INTENDED RESULTS, AND FOR THE INSTALLATION OF, USE OF, AND RESULTS OBTAINED </span>
<a name="l00034"></a>00034 <span class="comment">* FROM, THE SOFTWARE.  </span>
<a name="l00035"></a>00035 <span class="comment">*</span>
<a name="l00036"></a>00036 <span class="comment">* This software may be replicated in part or whole for the licensed use, </span>
<a name="l00037"></a>00037 <span class="comment">* with the restriction that this Disclaimer and Copyright notice must be </span>
<a name="l00038"></a>00038 <span class="comment">* included with each copy of this software, whether used in part or whole, </span>
<a name="l00039"></a>00039 <span class="comment">* at all times.  </span>
<a name="l00040"></a>00040 <span class="comment">*/</span>
<a name="l00041"></a>00041 <span class="comment">/******************************************************************************/</span>
<a name="l00052"></a>00052 <span class="comment">/******************************************************************************/</span>
<a name="l00053"></a>00053 <span class="comment">/* Include files                                                              */</span>
<a name="l00054"></a>00054 <span class="comment">/******************************************************************************/</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;<a class="code" href="dma_8h.html">dma.h</a>&quot;</span>
<a name="l00056"></a>00056    
<a name="l00057"></a>00057 <span class="preprocessor">#if (defined(PDL_PERIPHERAL_DMA_ACTIVE))</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>
<a name="l00059"></a><a class="code" href="dma_8c.html#a59da083f1eb83350efb75a0ff04d65c4">00059</a> <span class="keyword">const</span> uint8_t <a class="code" href="dma_8c.html#a59da083f1eb83350efb75a0ff04d65c4">cau8DmaReferenceLut</a>[<a class="code" href="group___dma_group.html#ga6ab2772a2da0fbe414d7921f21fcce69">PDL_DMA_INSTANCE_COUNT</a> + 1] = 
<a name="l00060"></a>00060 {
<a name="l00061"></a>00061 <span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA0 == PDL_ON)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>  0,
<a name="l00063"></a>00063 <span class="preprocessor">#endif</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA1 == PDL_ON)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>  1,
<a name="l00066"></a>00066 <span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA2 == PDL_ON)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>  2,
<a name="l00069"></a>00069 <span class="preprocessor">#endif</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA3 == PDL_ON)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>  3,
<a name="l00072"></a>00072 <span class="preprocessor">#endif</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA4 == PDL_ON)</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>  4,
<a name="l00075"></a>00075 <span class="preprocessor">#endif</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA5 == PDL_ON)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>  5,
<a name="l00078"></a>00078 <span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA6 == PDL_ON)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>  6,
<a name="l00081"></a>00081 <span class="preprocessor">#endif</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA7 == PDL_ON)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>  7,
<a name="l00084"></a>00084 <span class="preprocessor">#endif</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>  255   <span class="comment">// End of table</span>
<a name="l00086"></a>00086 };   
<a name="l00087"></a>00087 
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 <span class="comment">/******************************************************************************/</span>
<a name="l00095"></a>00095 <span class="comment">/* Local pre-processor symbols/macros (&#39;#define&#39;)                             */</span>
<a name="l00096"></a>00096 <span class="comment">/******************************************************************************/</span>
<a name="l00097"></a>00097 <span class="comment">// DMACAn =&gt; FM3_DMAC_BASE + size of register set + offset of DMACA0</span>
<a name="l00098"></a>00098 <span class="comment">// DMACAn =&gt; 0x40060000    + 0x10 * n             + 0x10</span>
<a name="l00099"></a><a class="code" href="group___dma_group.html#gabdeade7db6f603158d39ab9c6b9f56d9">00099</a> <span class="preprocessor">#define GET_DMA_ADDRESS(x) (FM_DMAC_BASE + (0x10ul * (x)) + 0x10ul)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00101"></a>00101 <span class="comment">/******************************************************************************/</span>
<a name="l00102"></a>00102 <span class="comment">/* Global variable definitions (declared in header file with &#39;extern&#39;)        */</span>
<a name="l00103"></a>00103 <span class="comment">/******************************************************************************/</span>
<a name="l00104"></a>00104 <span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA0 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA1 == PDL_ON) || \</span>
<a name="l00105"></a>00105 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA2 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA3 == PDL_ON) || \</span>
<a name="l00106"></a>00106 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA4 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA5 == PDL_ON) || \</span>
<a name="l00107"></a>00107 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA6 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA7 == PDL_ON)  </span>
<a name="l00108"></a><a class="code" href="group___dma_group.html#ga7e84e45a8d5ebc4551bd8ed37daa8464">00108</a> <span class="preprocessor"></span><span class="keyword">static</span> <a class="code" href="structstc__dma__intern__data.html" title="Datatype for holding internal data needed for DMA.">stc_dma_intern_data_t</a> <a class="code" href="group___dma_group.html#ga7e84e45a8d5ebc4551bd8ed37daa8464">stcDmaInternData</a>;
<a name="l00109"></a>00109 <span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="comment">/******************************************************************************/</span>
<a name="l00112"></a>00112 <span class="comment">/* Local type definitions (&#39;typedef&#39;)                                         */</span>
<a name="l00113"></a>00113 <span class="comment">/******************************************************************************/</span>
<a name="l00114"></a><a class="code" href="unionun__dmac__dmaca__t.html">00114</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00115"></a>00115 {
<a name="l00116"></a><a class="code" href="unionun__dmac__dmaca__t.html#a00258bf99c10cd5f62a9b58b792177b8">00116</a>     uint32_t                 <a class="code" href="unionun__dmac__dmaca__t.html#a00258bf99c10cd5f62a9b58b792177b8">u32DMACA</a>;
<a name="l00117"></a><a class="code" href="unionun__dmac__dmaca__t.html#aa9b44c6697bc5f10a72e8bdcf30f4090">00117</a>     stc_dmac_dmaca0_field_t  <a class="code" href="unionun__dmac__dmaca__t.html#aa9b44c6697bc5f10a72e8bdcf30f4090">stcDMACA</a>;
<a name="l00118"></a>00118     
<a name="l00119"></a>00119 }<a class="code" href="unionun__dmac__dmaca__t.html">un_dmac_dmaca_t</a>;
<a name="l00120"></a>00120   
<a name="l00121"></a><a class="code" href="unionun__dmac__dmacb__t.html">00121</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00122"></a>00122 {
<a name="l00123"></a><a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">00123</a>     stc_dmac_dmacb0_field_t  <a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>;
<a name="l00124"></a><a class="code" href="unionun__dmac__dmacb__t.html#a743bb258e5f8845dc4ba4a4bc538932b">00124</a>     uint32_t                 <a class="code" href="unionun__dmac__dmacb__t.html#a743bb258e5f8845dc4ba4a4bc538932b">u32DMACB</a>;
<a name="l00125"></a>00125     
<a name="l00126"></a>00126 }<a class="code" href="unionun__dmac__dmacb__t.html">un_dmac_dmacb_t</a>;
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="comment">/******************************************************************************/</span>
<a name="l00129"></a>00129 <span class="comment">/* Local function prototypes (&#39;static&#39;)                                       */</span>
<a name="l00130"></a>00130 <span class="comment">/******************************************************************************/</span>
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="comment">/******************************************************************************/</span>
<a name="l00133"></a>00133 <span class="comment">/* Local variable definitions (&#39;static&#39;)                                      */</span>
<a name="l00134"></a>00134 <span class="comment">/******************************************************************************/</span>
<a name="l00135"></a>00135 <span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA0 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA1 == PDL_ON) || \</span>
<a name="l00136"></a>00136 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA2 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA3 == PDL_ON) || \</span>
<a name="l00137"></a>00137 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA4 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA5 == PDL_ON) || \</span>
<a name="l00138"></a>00138 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA6 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA7 == PDL_ON)  </span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l00140"></a>00140 <span class="comment">/* Function implementation - global (&#39;extern&#39;) and local (&#39;static&#39;)           */</span>
<a name="l00141"></a>00141 <span class="comment">/******************************************************************************/</span>
<a name="l00142"></a>00142 <span class="keyword">static</span> en_result_t <a class="code" href="group___dma_group.html#ga0dae0d305668c909c71e7b220fe9c692" title="Init DMA interrupt IRQ.">DmaInitNvic</a>(uint8_t u8DmaChannel);
<a name="l00143"></a>00143 <span class="keyword">static</span> en_result_t <a class="code" href="group___dma_group.html#gad5b55a540536cca6317c92fac17feb56" title="De-Init DMA interrupt.">DmaDeInitNvic</a>(uint8_t u8DmaChannel);
<a name="l00144"></a>00144 <span class="keyword">static</span> uint8_t <a class="code" href="group___dma_group.html#ga280a482016ea6f6187c5bc682be9c2aa" title="Return the internal reference index of an DMA channel.">DmaGetInternDataIdx</a>(uint8_t u8Channel);
<a name="l00145"></a>00145 <span class="preprocessor">#endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA0 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA1 == PDL_ON) || \</span>
<a name="l00148"></a>00148 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA2 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA3 == PDL_ON) || \</span>
<a name="l00149"></a>00149 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA4 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA5 == PDL_ON) || \</span>
<a name="l00150"></a>00150 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA6 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA7 == PDL_ON)  </span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>
<a name="l00162"></a><a class="code" href="group___dma_group.html#gae263c0c75b155096a58f290596b87f63">00162</a> <span class="keywordtype">void</span> <a class="code" href="group___dma_group.html#gae263c0c75b155096a58f290596b87f63" title="DMA interrupt handler.">DmaIrqHandler</a>(uint8_t u8DmaChannel)
<a name="l00163"></a>00163 {
<a name="l00164"></a>00164   uint32_t u32DmaRegisterBaseAddress;
<a name="l00165"></a>00165   uint32_t u32RegisterReadOut;
<a name="l00166"></a>00166   uint8_t  u8StopStatus;
<a name="l00167"></a>00167   uint8_t u8InstanceIdx;
<a name="l00168"></a>00168   
<a name="l00169"></a>00169   u32DmaRegisterBaseAddress = <a class="code" href="group___dma_group.html#gabdeade7db6f603158d39ab9c6b9f56d9">GET_DMA_ADDRESS</a>(u8DmaChannel);
<a name="l00170"></a>00170   
<a name="l00171"></a>00171   <span class="comment">// Readout DMACB and update</span>
<a name="l00172"></a>00172   u32RegisterReadOut = *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#ga8a3e0c794ec141768e68934ec1499af2">DMA_DMACB_OFFSET</a>));
<a name="l00173"></a>00173   
<a name="l00174"></a>00174   u8StopStatus = (uint8_t)((u32RegisterReadOut &amp; 0x00070000ul)&gt;&gt; 16u);
<a name="l00175"></a>00175 
<a name="l00176"></a>00176   u8InstanceIdx = <a class="code" href="group___dma_group.html#ga280a482016ea6f6187c5bc682be9c2aa" title="Return the internal reference index of an DMA channel.">DmaGetInternDataIdx</a>(u8DmaChannel); <span class="comment">// Get DMA instance index</span>
<a name="l00177"></a>00177   <span class="keywordflow">if</span>(255u == u8InstanceIdx) <span class="comment">// Instance not found.</span>
<a name="l00178"></a>00178   {
<a name="l00179"></a>00179     <span class="keywordflow">return</span>;
<a name="l00180"></a>00180   }
<a name="l00181"></a>00181   
<a name="l00182"></a>00182   <span class="comment">// Clear interrupt cause</span>
<a name="l00183"></a>00183   u32RegisterReadOut &amp;= 0xFFF8FFFFu;     
<a name="l00184"></a>00184   *(uint32_t*)(uint32_t)((u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#ga8a3e0c794ec141768e68934ec1499af2">DMA_DMACB_OFFSET</a>)) 
<a name="l00185"></a>00185     = u32RegisterReadOut;  
<a name="l00186"></a>00186   
<a name="l00187"></a>00187   <span class="keywordflow">if</span> (0x5u == u8StopStatus)  <span class="comment">// Successful DMA transfer</span>
<a name="l00188"></a>00188   {
<a name="l00189"></a>00189     stcDmaInternData.<a class="code" href="structstc__dma__intern__data.html#a1df4670933035484586c66e0de05b41e" title="DMA transfer completion callback pointer array.">apfnDmaIrqCompletionCb</a>[u8InstanceIdx](); 
<a name="l00190"></a>00190   }
<a name="l00191"></a>00191   <span class="keywordflow">else</span>                      <span class="comment">// Errornous DMA transfer</span>
<a name="l00192"></a>00192   {
<a name="l00193"></a>00193     stcDmaInternData.<a class="code" href="structstc__dma__intern__data.html#a51bf713b24d9164cb38fa21164f05ec3" title="DMA error callback pointer array.">apfnDmaErrorIrqCb</a>[u8InstanceIdx](u8StopStatus);
<a name="l00194"></a>00194   }
<a name="l00195"></a>00195 }
<a name="l00196"></a>00196 
<a name="l00206"></a><a class="code" href="group___dma_group.html#ga0dae0d305668c909c71e7b220fe9c692">00206</a> <span class="keyword">static</span> en_result_t <a class="code" href="group___dma_group.html#ga0dae0d305668c909c71e7b220fe9c692" title="Init DMA interrupt IRQ.">DmaInitNvic</a>(uint8_t u8DmaChannel)
<a name="l00207"></a>00207 {
<a name="l00208"></a>00208 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM3_CORE) || (PDL_MCU_CORE == PDL_FM4_CORE)</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span>  IRQn_Type enDmaIrqIndex;
<a name="l00210"></a>00210   enDmaIrqIndex = (IRQn_Type)(u8DmaChannel + DMAC0_IRQn);
<a name="l00211"></a>00211   
<a name="l00212"></a>00212   NVIC_ClearPendingIRQ(enDmaIrqIndex);
<a name="l00213"></a>00213   NVIC_EnableIRQ(enDmaIrqIndex);
<a name="l00214"></a>00214   NVIC_SetPriority(enDmaIrqIndex, PDL_IRQ_LEVEL_DMA0);
<a name="l00215"></a>00215 <span class="preprocessor">#else  </span>
<a name="l00216"></a>00216 <span class="preprocessor"></span>  <span class="keywordflow">switch</span>(u8DmaChannel)
<a name="l00217"></a>00217   {
<a name="l00218"></a>00218     <span class="keywordflow">case</span> 0u:
<a name="l00219"></a>00219       NVIC_ClearPendingIRQ(MFS6_14_RX_DMA0_IRQn);
<a name="l00220"></a>00220       NVIC_EnableIRQ(MFS6_14_RX_DMA0_IRQn);
<a name="l00221"></a>00221       NVIC_SetPriority(MFS6_14_RX_DMA0_IRQn, PDL_IRQ_LEVEL_MFS6_14_RX_DMA0);    
<a name="l00222"></a>00222       <span class="keywordflow">break</span>;
<a name="l00223"></a>00223     <span class="keywordflow">case</span> 1u:
<a name="l00224"></a>00224       NVIC_ClearPendingIRQ(MFS6_14_TX_DMA1_IRQn);
<a name="l00225"></a>00225       NVIC_EnableIRQ(MFS6_14_TX_DMA1_IRQn);
<a name="l00226"></a>00226       NVIC_SetPriority(MFS6_14_TX_DMA1_IRQn, PDL_IRQ_LEVEL_MFS6_14_TX_DMA1);    
<a name="l00227"></a>00227       <span class="keywordflow">break</span>;
<a name="l00228"></a>00228     <span class="keywordflow">case</span> 2u:
<a name="l00229"></a>00229       NVIC_ClearPendingIRQ(MFS7_15_RX_DMA2_IRQn);
<a name="l00230"></a>00230       NVIC_EnableIRQ(MFS7_15_RX_DMA2_IRQn);
<a name="l00231"></a>00231       NVIC_SetPriority(MFS7_15_RX_DMA2_IRQn, PDL_IRQ_LEVEL_MFS7_15_RX_DMA2);    
<a name="l00232"></a>00232       <span class="keywordflow">break</span>;
<a name="l00233"></a>00233     <span class="keywordflow">case</span> 3u:
<a name="l00234"></a>00234       NVIC_ClearPendingIRQ(MFS7_15_TX_DMA3_IRQn);
<a name="l00235"></a>00235       NVIC_EnableIRQ(MFS7_15_TX_DMA3_IRQn);
<a name="l00236"></a>00236       NVIC_SetPriority(MFS7_15_TX_DMA3_IRQn, PDL_IRQ_LEVEL_MFS7_15_TX_DMA3);    
<a name="l00237"></a>00237       <span class="keywordflow">break</span>;  
<a name="l00238"></a>00238     <span class="keywordflow">default</span>:
<a name="l00239"></a>00239       <span class="keywordflow">break</span>;
<a name="l00240"></a>00240   }
<a name="l00241"></a>00241 <span class="preprocessor">#endif  </span>
<a name="l00242"></a>00242 <span class="preprocessor"></span>  
<a name="l00243"></a>00243   <span class="keywordflow">return</span> Ok;
<a name="l00244"></a>00244 }
<a name="l00245"></a>00245 
<a name="l00255"></a><a class="code" href="group___dma_group.html#gad5b55a540536cca6317c92fac17feb56">00255</a> <span class="keyword">static</span> en_result_t <a class="code" href="group___dma_group.html#gad5b55a540536cca6317c92fac17feb56" title="De-Init DMA interrupt.">DmaDeInitNvic</a>(uint8_t u8DmaChannel)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257 <span class="preprocessor">#if (PDL_MCU_CORE == PDL_FM3_CORE) || (PDL_MCU_CORE == PDL_FM4_CORE)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span>  IRQn_Type enDmaIrqIndex;
<a name="l00259"></a>00259   enDmaIrqIndex = (IRQn_Type)(u8DmaChannel + DMAC0_IRQn);
<a name="l00260"></a>00260   
<a name="l00261"></a>00261   NVIC_ClearPendingIRQ(enDmaIrqIndex);
<a name="l00262"></a>00262   NVIC_DisableIRQ(enDmaIrqIndex);
<a name="l00263"></a>00263   NVIC_SetPriority(enDmaIrqIndex, <a class="code" href="pdl_8h.html#a5faedaab7538fc630225149e4427453d">PDL_DEFAULT_INTERRUPT_LEVEL</a>);     
<a name="l00264"></a>00264 <span class="preprocessor">#else  </span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>  <span class="keywordflow">switch</span>(u8DmaChannel)
<a name="l00266"></a>00266   {
<a name="l00267"></a>00267     <span class="keywordflow">case</span> 0:      
<a name="l00268"></a>00268       NVIC_ClearPendingIRQ(MFS6_14_RX_DMA0_IRQn);
<a name="l00269"></a>00269       NVIC_DisableIRQ(MFS6_14_RX_DMA0_IRQn);
<a name="l00270"></a>00270       NVIC_SetPriority(MFS6_14_RX_DMA0_IRQn, <a class="code" href="pdl_8h.html#a5faedaab7538fc630225149e4427453d">PDL_DEFAULT_INTERRUPT_LEVEL</a>);       
<a name="l00271"></a>00271       <span class="keywordflow">break</span>;
<a name="l00272"></a>00272     <span class="keywordflow">case</span> 1:    
<a name="l00273"></a>00273       NVIC_ClearPendingIRQ(MFS6_14_TX_DMA1_IRQn);
<a name="l00274"></a>00274       NVIC_DisableIRQ(MFS6_14_TX_DMA1_IRQn);
<a name="l00275"></a>00275       NVIC_SetPriority(MFS6_14_TX_DMA1_IRQn, <a class="code" href="pdl_8h.html#a5faedaab7538fc630225149e4427453d">PDL_DEFAULT_INTERRUPT_LEVEL</a>);          
<a name="l00276"></a>00276       <span class="keywordflow">break</span>;
<a name="l00277"></a>00277     <span class="keywordflow">case</span> 2:        
<a name="l00278"></a>00278       NVIC_ClearPendingIRQ(MFS7_15_RX_DMA2_IRQn);
<a name="l00279"></a>00279       NVIC_DisableIRQ(MFS7_15_RX_DMA2_IRQn);
<a name="l00280"></a>00280       NVIC_SetPriority(MFS7_15_RX_DMA2_IRQn, <a class="code" href="pdl_8h.html#a5faedaab7538fc630225149e4427453d">PDL_DEFAULT_INTERRUPT_LEVEL</a>);        
<a name="l00281"></a>00281       <span class="keywordflow">break</span>;
<a name="l00282"></a>00282     <span class="keywordflow">case</span> 3:        
<a name="l00283"></a>00283       NVIC_ClearPendingIRQ(MFS7_15_TX_DMA3_IRQn);
<a name="l00284"></a>00284       NVIC_DisableIRQ(MFS7_15_TX_DMA3_IRQn);
<a name="l00285"></a>00285       NVIC_SetPriority(MFS7_15_TX_DMA3_IRQn, <a class="code" href="pdl_8h.html#a5faedaab7538fc630225149e4427453d">PDL_DEFAULT_INTERRUPT_LEVEL</a>);      
<a name="l00286"></a>00286       <span class="keywordflow">break</span>;   
<a name="l00287"></a>00287     <span class="keywordflow">default</span>:
<a name="l00288"></a>00288       <span class="keywordflow">break</span>;
<a name="l00289"></a>00289   }
<a name="l00290"></a>00290 <span class="preprocessor">#endif  </span>
<a name="l00291"></a>00291 <span class="preprocessor"></span>  <span class="keywordflow">return</span> Ok;
<a name="l00292"></a>00292 }
<a name="l00293"></a>00293 
<a name="l00303"></a><a class="code" href="group___dma_group.html#ga280a482016ea6f6187c5bc682be9c2aa">00303</a> <span class="keyword">static</span> uint8_t <a class="code" href="group___dma_group.html#ga280a482016ea6f6187c5bc682be9c2aa" title="Return the internal reference index of an DMA channel.">DmaGetInternDataIdx</a>(uint8_t u8Channel)
<a name="l00304"></a>00304 {
<a name="l00305"></a>00305   uint8_t u8Index;
<a name="l00306"></a>00306   
<a name="l00307"></a>00307   <span class="keywordflow">if</span> ((u8Channel + 1u) &gt; <a class="code" href="group___dma_group.html#gad4262dbcf1c50139275e87be727ab37b">PDL_DMA_CHANNELS</a>)
<a name="l00308"></a>00308   {
<a name="l00309"></a>00309      <span class="keywordflow">return</span> 255u;
<a name="l00310"></a>00310   }
<a name="l00311"></a>00311   
<a name="l00312"></a>00312   <span class="keywordflow">for</span> (u8Index = 0u; u8Index &lt; <a class="code" href="group___dma_group.html#ga6ab2772a2da0fbe414d7921f21fcce69">PDL_DMA_INSTANCE_COUNT</a>; u8Index++)
<a name="l00313"></a>00313   {
<a name="l00314"></a>00314     <span class="keywordflow">if</span> (u8Channel == <a class="code" href="dma_8c.html#a59da083f1eb83350efb75a0ff04d65c4">cau8DmaReferenceLut</a>[u8Index])
<a name="l00315"></a>00315     {
<a name="l00316"></a>00316       <span class="keywordflow">return</span> u8Index;
<a name="l00317"></a>00317     }
<a name="l00318"></a>00318   }
<a name="l00319"></a>00319         
<a name="l00320"></a>00320   <span class="keywordflow">return</span> 255;  <span class="comment">// Should never happen ...</span>
<a name="l00321"></a>00321 }
<a name="l00322"></a>00322 
<a name="l00337"></a><a class="code" href="group___dma_group.html#ga53036b1ed0da35fa622ef04c557191a2">00337</a> en_result_t <a class="code" href="group___dma_group.html#ga53036b1ed0da35fa622ef04c557191a2" title="Enable interrupt of a DMA channel.">Dma_EnableIrq</a>(uint8_t u8DmaChannel, 
<a name="l00338"></a>00338                           <a class="code" href="structstc__dma__irq__sel.html" title="DMA interrupt selection.">stc_dma_irq_sel_t</a>* pstcIrqSel)
<a name="l00339"></a>00339 {
<a name="l00340"></a>00340     uint32_t u32DmaRegisterBaseAddress; 
<a name="l00341"></a>00341     <a class="code" href="unionun__dmac__dmacb__t.html">un_dmac_dmacb_t</a> unDmacDmacb;
<a name="l00342"></a>00342     
<a name="l00343"></a>00343     <span class="keywordflow">if</span>((u8DmaChannel + 1u) &gt; <a class="code" href="group___dma_group.html#gad4262dbcf1c50139275e87be727ab37b">PDL_DMA_CHANNELS</a>)
<a name="l00344"></a>00344     {
<a name="l00345"></a>00345         <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00346"></a>00346     }
<a name="l00347"></a>00347     
<a name="l00348"></a>00348     u32DmaRegisterBaseAddress = <a class="code" href="group___dma_group.html#gabdeade7db6f603158d39ab9c6b9f56d9">GET_DMA_ADDRESS</a>(u8DmaChannel);
<a name="l00349"></a>00349     
<a name="l00350"></a>00350     <span class="comment">// Readout original DMACB</span>
<a name="l00351"></a>00351     unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a743bb258e5f8845dc4ba4a4bc538932b">u32DMACB</a> = *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#ga8a3e0c794ec141768e68934ec1499af2">DMA_DMACB_OFFSET</a>)) ;
<a name="l00352"></a>00352     
<a name="l00353"></a>00353     <span class="comment">// Update EI and CI bit</span>
<a name="l00354"></a>00354     <span class="keywordflow">if</span>(pstcIrqSel-&gt;<a class="code" href="structstc__dma__irq__sel.html#a0570e499fd683ebec8b27264293e0636" title="Select DMA transfer completion interrupt.">bCompleteIrq</a> == TRUE)
<a name="l00355"></a>00355     {
<a name="l00356"></a>00356         unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.CI = 1u;
<a name="l00357"></a>00357     }
<a name="l00358"></a>00358     
<a name="l00359"></a>00359     <span class="keywordflow">if</span>(pstcIrqSel-&gt;<a class="code" href="structstc__dma__irq__sel.html#a63c2da01c8f3da3102ab75b8f7be248d" title="Select DMA transfer error interrupt.">bErrorIrq</a> == TRUE)
<a name="l00360"></a>00360     {
<a name="l00361"></a>00361         unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.EI = 1u;
<a name="l00362"></a>00362     }
<a name="l00363"></a>00363     
<a name="l00364"></a>00364     <span class="comment">// Write back to DMACB</span>
<a name="l00365"></a>00365     *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#ga8a3e0c794ec141768e68934ec1499af2">DMA_DMACB_OFFSET</a>)) = unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a743bb258e5f8845dc4ba4a4bc538932b">u32DMACB</a>;
<a name="l00366"></a>00366     
<a name="l00367"></a>00367     <span class="keywordflow">return</span> Ok;
<a name="l00368"></a>00368 }
<a name="l00369"></a>00369 
<a name="l00382"></a><a class="code" href="group___dma_group.html#gac11b85f0359d80f1e3c97c907f15572b">00382</a> en_result_t <a class="code" href="group___dma_group.html#gac11b85f0359d80f1e3c97c907f15572b" title="Disable interrupt of a DMA channel.">Dma_DisableIrq</a>(uint8_t u8DmaChannel, 
<a name="l00383"></a>00383                            <a class="code" href="structstc__dma__irq__sel.html" title="DMA interrupt selection.">stc_dma_irq_sel_t</a>* pstcIntSel )
<a name="l00384"></a>00384 {
<a name="l00385"></a>00385     uint32_t u32DmaRegisterBaseAddress;
<a name="l00386"></a>00386     <a class="code" href="unionun__dmac__dmacb__t.html">un_dmac_dmacb_t</a> unDmacDmacb;
<a name="l00387"></a>00387     
<a name="l00388"></a>00388     <span class="keywordflow">if</span>((u8DmaChannel + 1u) &gt; <a class="code" href="group___dma_group.html#gad4262dbcf1c50139275e87be727ab37b">PDL_DMA_CHANNELS</a>)
<a name="l00389"></a>00389     {
<a name="l00390"></a>00390         <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00391"></a>00391     }
<a name="l00392"></a>00392     
<a name="l00393"></a>00393     u32DmaRegisterBaseAddress = <a class="code" href="group___dma_group.html#gabdeade7db6f603158d39ab9c6b9f56d9">GET_DMA_ADDRESS</a>(u8DmaChannel);
<a name="l00394"></a>00394     
<a name="l00395"></a>00395     <span class="comment">// Readout original DMACB</span>
<a name="l00396"></a>00396     unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a743bb258e5f8845dc4ba4a4bc538932b">u32DMACB</a> = *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#ga8a3e0c794ec141768e68934ec1499af2">DMA_DMACB_OFFSET</a>)) ;
<a name="l00397"></a>00397     
<a name="l00398"></a>00398     <span class="comment">// Update EI and CI bit</span>
<a name="l00399"></a>00399     <span class="keywordflow">if</span>(pstcIntSel-&gt;<a class="code" href="structstc__dma__irq__sel.html#a0570e499fd683ebec8b27264293e0636" title="Select DMA transfer completion interrupt.">bCompleteIrq</a> == TRUE)
<a name="l00400"></a>00400     {
<a name="l00401"></a>00401         unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.CI = 0u;
<a name="l00402"></a>00402     }
<a name="l00403"></a>00403     
<a name="l00404"></a>00404     <span class="keywordflow">if</span>(pstcIntSel-&gt;<a class="code" href="structstc__dma__irq__sel.html#a63c2da01c8f3da3102ab75b8f7be248d" title="Select DMA transfer error interrupt.">bErrorIrq</a> == TRUE)
<a name="l00405"></a>00405     {
<a name="l00406"></a>00406         unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.EI = 0u;
<a name="l00407"></a>00407     }
<a name="l00408"></a>00408     
<a name="l00409"></a>00409     <span class="comment">// Write back to DMACB</span>
<a name="l00410"></a>00410     *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#ga8a3e0c794ec141768e68934ec1499af2">DMA_DMACB_OFFSET</a>)) = unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a743bb258e5f8845dc4ba4a4bc538932b">u32DMACB</a>;
<a name="l00411"></a>00411     
<a name="l00412"></a>00412     <span class="keywordflow">return</span> Ok;
<a name="l00413"></a>00413 }
<a name="l00414"></a>00414 
<a name="l00415"></a>00415 <span class="preprocessor">#endif</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span>
<a name="l00432"></a><a class="code" href="group___dma_group.html#gac91556b805da910eba5d83c07302b0f8">00432</a> en_result_t <a class="code" href="group___dma_group.html#gac91556b805da910eba5d83c07302b0f8" title="Initializes a DMA channel.">Dma_InitChannel</a>(uint8_t u8DmaChannel, <span class="keyword">volatile</span> <a class="code" href="structstc__dma__config.html" title="DMA configuration.">stc_dma_config_t</a>* pstcConfig)                   
<a name="l00433"></a>00433 {  
<a name="l00434"></a>00434   <a class="code" href="unionun__dmac__dmaca__t.html">un_dmac_dmaca_t</a> unDmacDmaca;
<a name="l00435"></a>00435   <a class="code" href="unionun__dmac__dmacb__t.html">un_dmac_dmacb_t</a> unDmacDmacb;
<a name="l00436"></a>00436   uint32_t        u32DmaRegisterBaseAddress;
<a name="l00437"></a>00437   uint32_t u32DrqselBit;
<a name="l00438"></a>00438 
<a name="l00439"></a>00439 <span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA0 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA1 == PDL_ON) || \</span>
<a name="l00440"></a>00440 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA2 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA3 == PDL_ON) || \</span>
<a name="l00441"></a>00441 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA4 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA5 == PDL_ON) || \</span>
<a name="l00442"></a>00442 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA6 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA7 == PDL_ON)   </span>
<a name="l00443"></a>00443 <span class="preprocessor"></span>  uint8_t u8InstanceIdx;
<a name="l00444"></a>00444   u8InstanceIdx = <a class="code" href="group___dma_group.html#ga280a482016ea6f6187c5bc682be9c2aa" title="Return the internal reference index of an DMA channel.">DmaGetInternDataIdx</a>(u8DmaChannel); <span class="comment">// Get DMA instance index</span>
<a name="l00445"></a>00445   
<a name="l00446"></a>00446   <span class="keywordflow">if</span>(0xFFu == u8InstanceIdx)  <span class="comment">// instance not fould</span>
<a name="l00447"></a>00447   {
<a name="l00448"></a>00448     <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00449"></a>00449   }
<a name="l00450"></a>00450 <span class="preprocessor">#endif  </span>
<a name="l00451"></a>00451 <span class="preprocessor"></span>
<a name="l00452"></a>00452   <span class="comment">// Check for NULL pointer</span>
<a name="l00453"></a>00453   <span class="keywordflow">if</span> (NULL == pstcConfig)
<a name="l00454"></a>00454   {
<a name="l00455"></a>00455     <span class="keywordflow">return</span> ErrorInvalidParameter ;
<a name="l00456"></a>00456   }
<a name="l00457"></a>00457     
<a name="l00458"></a>00458   unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#a00258bf99c10cd5f62a9b58b792177b8">u32DMACA</a> = 0u;
<a name="l00459"></a>00459   unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a743bb258e5f8845dc4ba4a4bc538932b">u32DMACB</a> = 0u;
<a name="l00460"></a>00460 
<a name="l00461"></a>00461   u32DmaRegisterBaseAddress = <a class="code" href="group___dma_group.html#gabdeade7db6f603158d39ab9c6b9f56d9">GET_DMA_ADDRESS</a>(u8DmaChannel);
<a name="l00462"></a>00462   
<a name="l00463"></a>00463   <span class="comment">// Setup DMACA ...</span>
<a name="l00464"></a>00464   <span class="comment">//</span>
<a name="l00465"></a>00465   <span class="comment">// Block Count</span>
<a name="l00466"></a>00466   unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#aa9b44c6697bc5f10a72e8bdcf30f4090">stcDMACA</a>.BC = 0x0Fu &amp; (uint32_t)(pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#aaf5e48ff2777f3310e4742816e16e458" title="Block counter.">u8BlockCount</a> - 1u);
<a name="l00467"></a>00467   
<a name="l00468"></a>00468   <span class="comment">// Transfer Count</span>
<a name="l00469"></a>00469   unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#aa9b44c6697bc5f10a72e8bdcf30f4090">stcDMACA</a>.TC = 0xFFFFu &amp; (uint32_t)(pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ab55a444a96ae4bff227d2cd1f66a46cd" title="Transfer counter.">u16TransferCount</a> - 1u);
<a name="l00470"></a>00470   
<a name="l00471"></a>00471   <span class="comment">// Interrupt Request Channel</span>
<a name="l00472"></a>00472   <span class="keywordflow">if</span> (<a class="code" href="group___dma_group.html#ggabb0b13540bd8d207dc2995d5095e353ca49f203e919d56c6e5ccca2c2de3ef36a" title="Software Demand (just a high number)">Software</a> == pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ad6136f85f500ae31879e68f7b09b7570" title="ID Request number (see en_dma_idreq_t for details)">enDmaIdrq</a>)
<a name="l00473"></a>00473   {
<a name="l00474"></a>00474     unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#aa9b44c6697bc5f10a72e8bdcf30f4090">stcDMACA</a>.IS = 0u;
<a name="l00475"></a>00475   }
<a name="l00476"></a>00476   <span class="keywordflow">else</span>
<a name="l00477"></a>00477   {
<a name="l00478"></a>00478     unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#aa9b44c6697bc5f10a72e8bdcf30f4090">stcDMACA</a>.IS = 0x20u | (0x1Fu &amp;  (uint32_t)(pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ad6136f85f500ae31879e68f7b09b7570" title="ID Request number (see en_dma_idreq_t for details)">enDmaIdrq</a>));
<a name="l00479"></a>00479   }
<a name="l00480"></a>00480   
<a name="l00481"></a>00481   <span class="comment">// ... and update hardware</span>
<a name="l00482"></a>00482   *(uint32_t*)(uint32_t)((u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#gaffc8a6bcfa95bdad83080cbf8cc3e2b5">DMA_DMACA_OFFSET</a>)) = unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#a00258bf99c10cd5f62a9b58b792177b8">u32DMACA</a> ;
<a name="l00483"></a>00483   
<a name="l00484"></a>00484   <span class="comment">// Setup DMACB ...</span>
<a name="l00485"></a>00485   <span class="comment">//</span>
<a name="l00486"></a>00486   <span class="comment">// First Transfer mode</span>
<a name="l00487"></a>00487   <span class="keywordflow">switch</span> (pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a11acf91835581c20e9084688bfdd2bbf" title="DMA transfer mode (see en_dma_transfermode_t for details)">enTransferMode</a>)
<a name="l00488"></a>00488   {
<a name="l00489"></a>00489     <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga897e31a6e1755654f7ec493d6bdf5735a3c022e6ed2d3ccd86967c79ea405c58d" title="Block Transfer.">DmaBlockTransfer</a>:
<a name="l00490"></a>00490       unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.MS = 0u;
<a name="l00491"></a>00491       <span class="keywordflow">break</span>;
<a name="l00492"></a>00492     <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga897e31a6e1755654f7ec493d6bdf5735a69d9cbb56a2fbede9e96938aca68ae7f" title="Burst transfer.">DmaBurstTransfer</a>:
<a name="l00493"></a>00493       unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.MS = 1u;
<a name="l00494"></a>00494       <span class="keywordflow">break</span>;
<a name="l00495"></a>00495     <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga897e31a6e1755654f7ec493d6bdf5735a96b483ce4ebe4f5c1ae657d8b7b485ae" title="Demand transfer.">DmaDemandTransfer</a>:
<a name="l00496"></a>00496       unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.MS = 2u;
<a name="l00497"></a>00497       <span class="keywordflow">break</span>;
<a name="l00498"></a>00498     <span class="keywordflow">default</span> :
<a name="l00499"></a>00499       <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00500"></a>00500   }
<a name="l00501"></a>00501   
<a name="l00502"></a>00502   <span class="comment">// Transfer width</span>
<a name="l00503"></a>00503   <span class="keywordflow">switch</span> (pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a61161ed57533c2a62ae17442dd0187c1" title="DMA transfer width (see en_dma_transferwidth_t for details)">enTransferWdith</a>)
<a name="l00504"></a>00504   {
<a name="l00505"></a>00505     <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga7ceef93a1ef5c8b36adbf83a8ba19d4ba4fc14b2759ad3c5397682937eb8e8baf" title="8 bit transfer via DMA">Dma8Bit</a>:
<a name="l00506"></a>00506       unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.TW = 0u;
<a name="l00507"></a>00507       <span class="keywordflow">break</span>;
<a name="l00508"></a>00508     <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga7ceef93a1ef5c8b36adbf83a8ba19d4bab858987d2c1e73d04a88372ea7bcac69" title="16 bit transfer via DMA">Dma16Bit</a>:
<a name="l00509"></a>00509       unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.TW = 1u;
<a name="l00510"></a>00510       <span class="keywordflow">break</span>;
<a name="l00511"></a>00511     <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga7ceef93a1ef5c8b36adbf83a8ba19d4ba5bfddf893d32efc0007d78bc65237601" title="32 bit transfer via DMA">Dma32Bit</a>:
<a name="l00512"></a>00512       unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.TW = 2u;
<a name="l00513"></a>00513       <span class="keywordflow">break</span>;
<a name="l00514"></a>00514     <span class="keywordflow">default</span> :
<a name="l00515"></a>00515       <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00516"></a>00516   }
<a name="l00517"></a>00517  
<a name="l00518"></a>00518   <span class="comment">// Fixed source</span>
<a name="l00519"></a>00519   unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.FS = (uint8_t)((pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ad7a5b3f5776b90c5cdba98d36f3d38fd" title="TRUE = source address not increased.">bFixedSource</a> == TRUE) ? 1u : 0u);
<a name="l00520"></a>00520   
<a name="l00521"></a>00521   <span class="comment">// Fixed destination</span>
<a name="l00522"></a>00522   unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.FD = (uint8_t)((pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a1eb7a65c5bf088cf8cfd85c87ef1b195" title="TRUE = destiantion address not increased.">bFixedDestination</a> == TRUE) ? 1u : 0u);
<a name="l00523"></a>00523   
<a name="l00524"></a>00524   <span class="comment">// Reload Count (BC/TC reload)</span>
<a name="l00525"></a>00525   unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.RC = (uint8_t)((pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a0720a4c6469b6b64c1e0679dbab89c56" title="TRUE = count is reloaded.">bReloadCount</a> == TRUE) ? 1u : 0u);
<a name="l00526"></a>00526   
<a name="l00527"></a>00527   <span class="comment">// Reload Source</span>
<a name="l00528"></a>00528   unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.RS = (uint8_t)((pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ab99b4f2d68a71d4ea269301a45068c85" title="TRUE = source address is reloaded.">bReloadSource</a> == TRUE) ? 1u : 0u);
<a name="l00529"></a>00529   
<a name="l00530"></a>00530   <span class="comment">// Reload Destination</span>
<a name="l00531"></a>00531   unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.RD = (uint8_t)((pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a51fb9a078cee92739450ffed46e307ae" title="TRUE = destination address is reloaded.">bReloadDestination</a> == TRUE) ? 1u : 0u);
<a name="l00532"></a>00532   
<a name="l00533"></a>00533   <span class="comment">// Enable bit mask</span>
<a name="l00534"></a>00534   unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.EM = (uint8_t)((pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#aa848358ca77b75d97b23c68f8798d708" title="FALSE = Clear EB (bEnable) bit on completion (mandatory for transfer end!)">bEnableBitMask</a> == TRUE) ? 1u : 0u);
<a name="l00535"></a>00535 
<a name="l00536"></a>00536 <span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA0 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA1 == PDL_ON) || \</span>
<a name="l00537"></a>00537 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA2 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA3 == PDL_ON) || \</span>
<a name="l00538"></a>00538 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA4 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA5 == PDL_ON) || \</span>
<a name="l00539"></a>00539 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA6 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA7 == PDL_ON)    </span>
<a name="l00540"></a>00540 <span class="preprocessor"></span>  <span class="comment">// Set interrupt</span>
<a name="l00541"></a>00541   <span class="keywordflow">if</span>(NULL != pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a786529b31f7d508021c6c55b065bf204" title="Pointer to DMA interrupt enable structure.">pstcIrqEn</a>)
<a name="l00542"></a>00542   {
<a name="l00543"></a>00543     <span class="keywordflow">if</span>(TRUE == pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a786529b31f7d508021c6c55b065bf204" title="Pointer to DMA interrupt enable structure.">pstcIrqEn</a>-&gt;<a class="code" href="structstc__dma__irq__sel.html#a0570e499fd683ebec8b27264293e0636" title="Select DMA transfer completion interrupt.">bCompleteIrq</a>)
<a name="l00544"></a>00544     {
<a name="l00545"></a>00545       unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.CI = 1;
<a name="l00546"></a>00546     }
<a name="l00547"></a>00547      
<a name="l00548"></a>00548     <span class="keywordflow">if</span>(TRUE == pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a786529b31f7d508021c6c55b065bf204" title="Pointer to DMA interrupt enable structure.">pstcIrqEn</a>-&gt;<a class="code" href="structstc__dma__irq__sel.html#a63c2da01c8f3da3102ab75b8f7be248d" title="Select DMA transfer error interrupt.">bErrorIrq</a>)
<a name="l00549"></a>00549     {
<a name="l00550"></a>00550       unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.EI = 1;
<a name="l00551"></a>00551     }
<a name="l00552"></a>00552   }
<a name="l00553"></a>00553 <span class="preprocessor">#endif  </span>
<a name="l00554"></a>00554 <span class="preprocessor"></span>  
<a name="l00555"></a>00555   <span class="comment">// ... and update hardware</span>
<a name="l00556"></a>00556   *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#ga8a3e0c794ec141768e68934ec1499af2">DMA_DMACB_OFFSET</a>))
<a name="l00557"></a>00557     = unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a743bb258e5f8845dc4ba4a4bc538932b">u32DMACB</a> ;
<a name="l00558"></a>00558   
<a name="l00559"></a>00559   <span class="comment">// Setup source address</span>
<a name="l00560"></a>00560   *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#gabf6446f756ce87475bb6c11816a108c9">DMA_DMASA_OFFSET</a>))
<a name="l00561"></a>00561     = pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a08e69dd11b3063a29d3bc20fa52dc3b0" title="Source address.">u32SourceAddress</a>;
<a name="l00562"></a>00562   
<a name="l00563"></a>00563   <span class="comment">// Setup destination address</span>
<a name="l00564"></a>00564   *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#gac7231d221ec85aa9f9fdce42049e6cfd">DMA_DMADA_OFFSET</a>))
<a name="l00565"></a>00565     = pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a299932bde3be2796ccf55febc615c8b2" title="Destination address.">u32DestinationAddress</a>;
<a name="l00566"></a>00566   
<a name="l00567"></a>00567   <span class="comment">// Switch resource interrupt to DMA (except software DMA)</span>
<a name="l00568"></a>00568   <span class="keywordflow">if</span> (pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ad6136f85f500ae31879e68f7b09b7570" title="ID Request number (see en_dma_idreq_t for details)">enDmaIdrq</a> != <a class="code" href="group___dma_group.html#ggabb0b13540bd8d207dc2995d5095e353ca49f203e919d56c6e5ccca2c2de3ef36a" title="Software Demand (just a high number)">Software</a>)
<a name="l00569"></a>00569   {
<a name="l00570"></a>00570     u32DrqselBit = 1ul &lt;&lt; (uint32_t)(pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ad6136f85f500ae31879e68f7b09b7570" title="ID Request number (see en_dma_idreq_t for details)">enDmaIdrq</a>);
<a name="l00571"></a>00571     FM_INTREQ-&gt;DRQSEL |= u32DrqselBit;
<a name="l00572"></a>00572   }
<a name="l00573"></a>00573 
<a name="l00574"></a>00574 <span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA0 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA1 == PDL_ON) || \</span>
<a name="l00575"></a>00575 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA2 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA3 == PDL_ON) || \</span>
<a name="l00576"></a>00576 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA4 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA5 == PDL_ON) || \</span>
<a name="l00577"></a>00577 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA6 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA7 == PDL_ON)    </span>
<a name="l00578"></a>00578 <span class="preprocessor"></span>  <span class="comment">// Set interrupt callback functions </span>
<a name="l00579"></a>00579   <span class="keywordflow">if</span>(NULL != pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ae054a94845f42992919bf2dbf5186b99" title="Pointer to DMA interrupt callback function structure.">pstcIrqCb</a>)
<a name="l00580"></a>00580   {
<a name="l00581"></a>00581     stcDmaInternData.<a class="code" href="structstc__dma__intern__data.html#a1df4670933035484586c66e0de05b41e" title="DMA transfer completion callback pointer array.">apfnDmaIrqCompletionCb</a>[u8InstanceIdx] = pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ae054a94845f42992919bf2dbf5186b99" title="Pointer to DMA interrupt callback function structure.">pstcIrqCb</a>-&gt;<a class="code" href="structstc__dma__irq__cb.html#a91586a0078c0e200e4a0f14ee97a13ec" title="Pointer to DMA transfer completion interrupt callback function.">pfnDmaCompletionIrqCb</a>;
<a name="l00582"></a>00582     stcDmaInternData.<a class="code" href="structstc__dma__intern__data.html#a51bf713b24d9164cb38fa21164f05ec3" title="DMA error callback pointer array.">apfnDmaErrorIrqCb</a>[u8InstanceIdx] = pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#ae054a94845f42992919bf2dbf5186b99" title="Pointer to DMA interrupt callback function structure.">pstcIrqCb</a>-&gt;<a class="code" href="structstc__dma__irq__cb.html#a2053db1ab2e6fa13203b3c55ae50d48c" title="Pointer to DMA transfer error interrupt callback function.">pfnDmaErrorIrqCb</a>;
<a name="l00583"></a>00583   }
<a name="l00584"></a>00584   
<a name="l00585"></a>00585   <span class="comment">// Set NVIC</span>
<a name="l00586"></a>00586   <span class="keywordflow">if</span>(TRUE == pstcConfig-&gt;<a class="code" href="structstc__dma__config.html#a18b9c6a82679466e066894a2b65f0d13" title="TRUE: enable NVIC, FALSE: disable NVIC.">bTouchNvic</a>)
<a name="l00587"></a>00587   {
<a name="l00588"></a>00588     <a class="code" href="group___dma_group.html#ga0dae0d305668c909c71e7b220fe9c692" title="Init DMA interrupt IRQ.">DmaInitNvic</a>(u8DmaChannel);
<a name="l00589"></a>00589   }
<a name="l00590"></a>00590 <span class="preprocessor">#endif</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span>  
<a name="l00592"></a>00592   <span class="keywordflow">return</span> Ok;
<a name="l00593"></a>00593 }
<a name="l00594"></a>00594 
<a name="l00608"></a><a class="code" href="group___dma_group.html#ga8e52d75c046fc3abd2fc6d3bd2188c36">00608</a> en_result_t <a class="code" href="group___dma_group.html#ga8e52d75c046fc3abd2fc6d3bd2188c36" title="De-Initializes a DMA channel.">Dma_DeInitChannel</a>(uint8_t u8DmaChannel, boolean_t bTouchNvic)  
<a name="l00609"></a>00609 {
<a name="l00610"></a>00610     uint32_t u32DmaRegisterBaseAddress;
<a name="l00611"></a>00611     u32DmaRegisterBaseAddress = <a class="code" href="group___dma_group.html#gabdeade7db6f603158d39ab9c6b9f56d9">GET_DMA_ADDRESS</a>(u8DmaChannel);
<a name="l00612"></a>00612 
<a name="l00613"></a>00613     <span class="comment">// clear all registers of DMA channel</span>
<a name="l00614"></a>00614     *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#gaffc8a6bcfa95bdad83080cbf8cc3e2b5">DMA_DMACA_OFFSET</a>)) = 0u;
<a name="l00615"></a>00615     *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#ga8a3e0c794ec141768e68934ec1499af2">DMA_DMACB_OFFSET</a>)) = 0u;
<a name="l00616"></a>00616     *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#gabf6446f756ce87475bb6c11816a108c9">DMA_DMASA_OFFSET</a>)) = 0u;
<a name="l00617"></a>00617     *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#gac7231d221ec85aa9f9fdce42049e6cfd">DMA_DMADA_OFFSET</a>)) = 0u;
<a name="l00618"></a>00618 
<a name="l00619"></a>00619 <span class="preprocessor">#if (PDL_INTERRUPT_ENABLE_DMA0 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA1 == PDL_ON) || \</span>
<a name="l00620"></a>00620 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA2 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA3 == PDL_ON) || \</span>
<a name="l00621"></a>00621 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA4 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA5 == PDL_ON) || \</span>
<a name="l00622"></a>00622 <span class="preprocessor">    (PDL_INTERRUPT_ENABLE_DMA6 == PDL_ON) || (PDL_INTERRUPT_ENABLE_DMA7 == PDL_ON)      </span>
<a name="l00623"></a>00623 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (TRUE == bTouchNvic)
<a name="l00624"></a>00624     {
<a name="l00625"></a>00625         <a class="code" href="group___dma_group.html#gad5b55a540536cca6317c92fac17feb56" title="De-Init DMA interrupt.">DmaDeInitNvic</a>(u8DmaChannel);
<a name="l00626"></a>00626     }
<a name="l00627"></a>00627 <span class="preprocessor">#endif</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span>
<a name="l00629"></a>00629     <span class="keywordflow">return</span> Ok;
<a name="l00630"></a>00630 } <span class="comment">// Dma_DeInit_Channel</span>
<a name="l00631"></a>00631 
<a name="l00648"></a><a class="code" href="group___dma_group.html#ga5eea05fdb66ef31f55eb6affca954af2">00648</a> en_result_t <a class="code" href="group___dma_group.html#ga5eea05fdb66ef31f55eb6affca954af2" title="Enable, disable, pause, or trigger a DMA channel via configuration.">Dma_SetChannel</a> (uint8_t u8DmaChannel, 
<a name="l00649"></a>00649                             boolean_t bEnable,
<a name="l00650"></a>00650                             boolean_t bPause,
<a name="l00651"></a>00651                             boolean_t bSoftwareTrigger) 
<a name="l00652"></a>00652 {
<a name="l00653"></a>00653   <a class="code" href="unionun__dmac__dmaca__t.html">un_dmac_dmaca_t</a> unDmacDmaca;
<a name="l00654"></a>00654   uint32_t u32RegisterReadOut ;
<a name="l00655"></a>00655   uint32_t u32DmaRegisterBaseAddress ;
<a name="l00656"></a>00656 
<a name="l00657"></a>00657   unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#a00258bf99c10cd5f62a9b58b792177b8">u32DMACA</a> = 0u;
<a name="l00658"></a>00658   unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#aa9b44c6697bc5f10a72e8bdcf30f4090">stcDMACA</a>.EB = (uint8_t)((bEnable == TRUE) ? 1u : 0u);
<a name="l00659"></a>00659   unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#aa9b44c6697bc5f10a72e8bdcf30f4090">stcDMACA</a>.PB = (uint8_t)((bPause == TRUE) ? 1u : 0u);
<a name="l00660"></a>00660   unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#aa9b44c6697bc5f10a72e8bdcf30f4090">stcDMACA</a>.ST = (uint8_t)((bSoftwareTrigger == TRUE) ? 1u : 0u);
<a name="l00661"></a>00661   
<a name="l00662"></a>00662   u32DmaRegisterBaseAddress = <a class="code" href="group___dma_group.html#gabdeade7db6f603158d39ab9c6b9f56d9">GET_DMA_ADDRESS</a>(u8DmaChannel);
<a name="l00663"></a>00663   
<a name="l00664"></a>00664   <span class="comment">// Readout DMACA and update</span>
<a name="l00665"></a>00665   u32RegisterReadOut = *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#gaffc8a6bcfa95bdad83080cbf8cc3e2b5">DMA_DMACA_OFFSET</a>)) ;
<a name="l00666"></a>00666   unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#a00258bf99c10cd5f62a9b58b792177b8">u32DMACA</a> |= (u32RegisterReadOut &amp; 0x1FFFFFFFu);   <span class="comment">// masking EB, PB, ST ...</span>
<a name="l00667"></a>00667   *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#gaffc8a6bcfa95bdad83080cbf8cc3e2b5">DMA_DMACA_OFFSET</a>)) = unDmacDmaca.<a class="code" href="unionun__dmac__dmaca__t.html#a00258bf99c10cd5f62a9b58b792177b8">u32DMACA</a> ;
<a name="l00668"></a>00668   
<a name="l00669"></a>00669   <span class="keywordflow">return</span> Ok;
<a name="l00670"></a>00670 }
<a name="l00671"></a>00671 
<a name="l00686"></a><a class="code" href="group___dma_group.html#ga26ee3326421bbc823c1560ebefa05499">00686</a> <a class="code" href="group___dma_group.html#ga609f6e72a1ddaae38b7016a1e7601d1a" title="DMA stop cause.">dma_stop_cause_t</a> <a class="code" href="group___dma_group.html#ga26ee3326421bbc823c1560ebefa05499" title="Read stop cause of a DMA channel.">Dma_GetStopCause</a>(uint8_t u8DmaChannel)
<a name="l00687"></a>00687 {
<a name="l00688"></a>00688     <a class="code" href="unionun__dmac__dmacb__t.html">un_dmac_dmacb_t</a> unDmacDmacb;
<a name="l00689"></a>00689     uint32_t u32DmaRegisterBaseAddress;
<a name="l00690"></a>00690     
<a name="l00691"></a>00691     u32DmaRegisterBaseAddress = <a class="code" href="group___dma_group.html#gabdeade7db6f603158d39ab9c6b9f56d9">GET_DMA_ADDRESS</a>(u8DmaChannel);
<a name="l00692"></a>00692    
<a name="l00693"></a>00693     <span class="comment">// Readout original DMACB</span>
<a name="l00694"></a>00694     unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a743bb258e5f8845dc4ba4a4bc538932b">u32DMACB</a> = *(uint32_t*)((uint32_t)(u32DmaRegisterBaseAddress + <a class="code" href="group___dma_group.html#ga8a3e0c794ec141768e68934ec1499af2">DMA_DMACB_OFFSET</a>)) ;
<a name="l00695"></a>00695     
<a name="l00696"></a>00696     <span class="keywordflow">return</span> (<a class="code" href="group___dma_group.html#ga609f6e72a1ddaae38b7016a1e7601d1a" title="DMA stop cause.">dma_stop_cause_t</a>) (unDmacDmacb.<a class="code" href="unionun__dmac__dmacb__t.html#a31e0f7388375b56f088557f9c5e4f559">stcDMACB</a>.SS);
<a name="l00697"></a>00697 }
<a name="l00698"></a>00698 
<a name="l00706"></a><a class="code" href="group___dma_group.html#gac6a148370109de9b63863710cb822386">00706</a> en_result_t <a class="code" href="group___dma_group.html#gac6a148370109de9b63863710cb822386" title="Enable DMA globally.">Dma_Enable</a>(<span class="keywordtype">void</span>)
<a name="l00707"></a>00707 {
<a name="l00708"></a>00708     FM_DMAC-&gt;DMACR = 0x80000000ul; <span class="comment">// Set DE Bit (DMA enable all channels)</span>
<a name="l00709"></a>00709 
<a name="l00710"></a>00710     <span class="keywordflow">return</span> Ok;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 
<a name="l00720"></a><a class="code" href="group___dma_group.html#gadea850c78c03bd4ab9c3d9532e52275b">00720</a> en_result_t <a class="code" href="group___dma_group.html#gadea850c78c03bd4ab9c3d9532e52275b" title="Disable DMA globally.">Dma_Disable</a>(<span class="keywordtype">void</span>)
<a name="l00721"></a>00721 {
<a name="l00722"></a>00722     FM_DMAC-&gt;DMACR = 0u; <span class="comment">// Clear everything</span>
<a name="l00723"></a>00723 
<a name="l00724"></a>00724     <span class="keywordflow">return</span> Ok;
<a name="l00725"></a>00725 }
<a name="l00726"></a>00726 
<a name="l00734"></a><a class="code" href="group___dma_group.html#gae0b667d643170abcf26f0b8ffbe3387e">00734</a> en_result_t <a class="code" href="group___dma_group.html#gae0b667d643170abcf26f0b8ffbe3387e" title="Pause DMA globally.">Dma_Pause</a>(<span class="keywordtype">void</span>) 
<a name="l00735"></a>00735 {
<a name="l00736"></a>00736     FM_DMAC-&gt;DMACR_f.DH = 0x0Fu;
<a name="l00737"></a>00737     
<a name="l00738"></a>00738     <span class="keywordflow">return</span> Ok;
<a name="l00739"></a>00739 }
<a name="l00740"></a>00740 
<a name="l00748"></a><a class="code" href="group___dma_group.html#ga8bfab7391634c0cb292aeacf49fc4f1c">00748</a> en_result_t <a class="code" href="group___dma_group.html#ga8bfab7391634c0cb292aeacf49fc4f1c" title="Resume DMA globally.">Dma_Resume</a>(<span class="keywordtype">void</span>) 
<a name="l00749"></a>00749 {
<a name="l00750"></a>00750     FM_DMAC-&gt;DMACR_f.DH = 0x0000u;
<a name="l00751"></a>00751     
<a name="l00752"></a>00752     <span class="keywordflow">return</span> Ok;
<a name="l00753"></a>00753 }
<a name="l00754"></a>00754 
<a name="l00755"></a>00755 <span class="preprocessor">#if (PDL_MCU_TYPE == PDL_FM3_TYPE2)</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span>
<a name="l00771"></a><a class="code" href="group___dma_group.html#ga68b8992d9faed9376086674ed3998b48">00771</a> en_result_t <a class="code" href="group___dma_group.html#ga68b8992d9faed9376086674ed3998b48" title="Select a source for the IRQ10 input of DMA.">Dma_SetIrq10Selector</a>(<a class="code" href="group___dma_group.html#gad820d5e464916c96384aacaa94dacddd" title="DMA source selection of IRQ10.">en_dma_irq10_sel_t</a> enDmaIrq10Sel)
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="keywordflow">switch</span> (enDmaIrq10Sel)
<a name="l00774"></a>00774     {
<a name="l00775"></a>00775         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggadd44c944b5843b579e26afeb1c519519aae3e114814b4ad09a734c3e2ccf28139" title="Base timer ch.4 Interrupt signal of IRQ0.">DmaIrq10Bt4Irq0</a>:
<a name="l00776"></a>00776             FM_INTREQ-&gt;DQESEL_f.ESEL10 = 0u;
<a name="l00777"></a>00777             <span class="keywordflow">break</span>;
<a name="l00778"></a>00778         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggadd44c944b5843b579e26afeb1c519519a7d8a8be108e6050357482a8f3f62a8b7" title="USB ch.1 EP1 DRQ interrupt signal.">DmaIrq10Usb1Ep1</a>:
<a name="l00779"></a>00779             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL10 = 1u;
<a name="l00780"></a>00780             FM_INTREQ-&gt;DQESEL_f.ESEL10 = 1u;
<a name="l00781"></a>00781             <span class="keywordflow">break</span>;
<a name="l00782"></a>00782         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggadd44c944b5843b579e26afeb1c519519a1449925f4b3666c06ddd11fa2364b36f" title="USB ch.1 EP2 DRQ interrupt signal.">DmaIrq10Usb1Ep2</a>:
<a name="l00783"></a>00783             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL11 = 1u;
<a name="l00784"></a>00784             FM_INTREQ-&gt;DQESEL_f.ESEL10 = 2u;
<a name="l00785"></a>00785             <span class="keywordflow">break</span>;
<a name="l00786"></a>00786         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggadd44c944b5843b579e26afeb1c519519a766b5e01e4b48f0abbe1edec89b37b60" title="USB ch.1 EP3 DRQ interrupt signal.">DmaIrq10Usb1Ep3</a>:
<a name="l00787"></a>00787             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL12 = 1u;
<a name="l00788"></a>00788             FM_INTREQ-&gt;DQESEL_f.ESEL10 = 3u;
<a name="l00789"></a>00789             <span class="keywordflow">break</span>;
<a name="l00790"></a>00790         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggadd44c944b5843b579e26afeb1c519519a2c0870a5da517eaa7c1224efeab94d94" title="USB ch.1 EP4 DRQ interrupt signal.">DmaIrq10Usb1Ep4</a>:
<a name="l00791"></a>00791             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL13 = 1u;
<a name="l00792"></a>00792             FM_INTREQ-&gt;DQESEL_f.ESEL10 = 4u;
<a name="l00793"></a>00793             <span class="keywordflow">break</span>;
<a name="l00794"></a>00794         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggadd44c944b5843b579e26afeb1c519519a137159a58e3725f214efa48583d6f1c8" title="USB ch.1 EP5 DRQ interrupt signal.">DmaIrq10Usb1Ep5</a>:  
<a name="l00795"></a>00795             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL14 = 1u;
<a name="l00796"></a>00796             FM_INTREQ-&gt;DQESEL_f.ESEL10 = 5u;
<a name="l00797"></a>00797             <span class="keywordflow">break</span>;
<a name="l00798"></a>00798         <span class="keywordflow">default</span>:
<a name="l00799"></a>00799             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00800"></a>00800     }
<a name="l00801"></a>00801     
<a name="l00802"></a>00802     <span class="keywordflow">return</span> Ok;
<a name="l00803"></a>00803 }
<a name="l00804"></a>00804 
<a name="l00820"></a><a class="code" href="group___dma_group.html#ga1153b22903dfce5bae3743be18b048a5">00820</a> en_result_t <a class="code" href="group___dma_group.html#ga1153b22903dfce5bae3743be18b048a5" title="Select a source for the IRQ11 input of DMA.">Dma_SetIrq11Selector</a>(<a class="code" href="group___dma_group.html#ga962f19a198b461679066bb4ae351ab08" title="DMA source selection of IRQ11.">en_dma_irq11_sel_t</a> enDmaIrq11Sel)
<a name="l00821"></a>00821 {
<a name="l00822"></a>00822     <span class="keywordflow">switch</span> (enDmaIrq11Sel)
<a name="l00823"></a>00823     {
<a name="l00824"></a>00824         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggad5bc19e826d139bfb8fc1c0b360b130ca8cf90958a0d1bc95deb43542a9f9c3ed" title="Base timer ch.6 Interrupt signal of IRQ0.">DmaIrq11Bt6Irq0</a>:
<a name="l00825"></a>00825             FM_INTREQ-&gt;DQESEL_f.ESEL11 = 0u;
<a name="l00826"></a>00826             <span class="keywordflow">break</span>;
<a name="l00827"></a>00827         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggad5bc19e826d139bfb8fc1c0b360b130ca1a2f88c11b02a7d0134557cdae51450c" title="USB ch.1 EP1 DRQ interrupt signal.">DmaIrq11Usb1Ep1</a>:
<a name="l00828"></a>00828             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL10 = 1u;
<a name="l00829"></a>00829             FM_INTREQ-&gt;DQESEL_f.ESEL11 = 1u;
<a name="l00830"></a>00830             <span class="keywordflow">break</span>;
<a name="l00831"></a>00831         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggad5bc19e826d139bfb8fc1c0b360b130caefc147cf4c0fc1ab293bd31d5745b9f9" title="USB ch.1 EP2 DRQ interrupt signal.">DmaIrq11Usb1Ep2</a>:
<a name="l00832"></a>00832             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL11 = 1u;
<a name="l00833"></a>00833             FM_INTREQ-&gt;DQESEL_f.ESEL11 = 2u;
<a name="l00834"></a>00834             <span class="keywordflow">break</span>;
<a name="l00835"></a>00835         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggad5bc19e826d139bfb8fc1c0b360b130ca7ffc5e09712e7ef1b650d8c35d781865" title="USB ch.1 EP3 DRQ interrupt signal.">DmaIrq11Usb1Ep3</a>:
<a name="l00836"></a>00836             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL12 = 1u;
<a name="l00837"></a>00837             FM_INTREQ-&gt;DQESEL_f.ESEL11 = 3u;
<a name="l00838"></a>00838             <span class="keywordflow">break</span>;
<a name="l00839"></a>00839         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggad5bc19e826d139bfb8fc1c0b360b130ca78e7c1005e428ca06bfdb0a60640f7e2" title="USB ch.1 EP4 DRQ interrupt signal.">DmaIrq11Usb1Ep4</a>:
<a name="l00840"></a>00840             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL13 = 1u;
<a name="l00841"></a>00841             FM_INTREQ-&gt;DQESEL_f.ESEL11 = 4u;
<a name="l00842"></a>00842             <span class="keywordflow">break</span>;
<a name="l00843"></a>00843         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggad5bc19e826d139bfb8fc1c0b360b130ca961a4294f2e8032b806446d1e7d7127b" title="USB ch.1 EP5 DRQ interrupt signal.">DmaIrq11Usb1Ep5</a>:  
<a name="l00844"></a>00844             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL14 = 1u;
<a name="l00845"></a>00845             FM_INTREQ-&gt;DQESEL_f.ESEL11 = 5u;
<a name="l00846"></a>00846             <span class="keywordflow">break</span>;
<a name="l00847"></a>00847         <span class="keywordflow">default</span>:
<a name="l00848"></a>00848             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00849"></a>00849     }
<a name="l00850"></a>00850     
<a name="l00851"></a>00851     <span class="keywordflow">return</span> Ok;
<a name="l00852"></a>00852 }
<a name="l00853"></a>00853 
<a name="l00869"></a><a class="code" href="group___dma_group.html#ga09f043a79e5eea6813b3af46a55c5f49">00869</a> en_result_t <a class="code" href="group___dma_group.html#ga09f043a79e5eea6813b3af46a55c5f49" title="Select a source for the IRQ24 input of DMA.">Dma_SetIrq24Selector</a>(<a class="code" href="group___dma_group.html#ga5b91edb585ba84e688f067819a3a4d67" title="DMA source selection of IRQ24.">en_dma_irq24_sel_t</a> enDmaIrq24Sel)
<a name="l00870"></a>00870 {
<a name="l00871"></a>00871     <span class="keywordflow">switch</span> (enDmaIrq24Sel)
<a name="l00872"></a>00872     {
<a name="l00873"></a>00873         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0aced6dfbf7732716782efb621f507a131" title="MFS ch.6 Receive interrupt signal.">DmaIrq24Mfs6Rx</a>:
<a name="l00874"></a>00874             FM_INTREQ-&gt;DQESEL_f.ESEL24 = 0u;
<a name="l00875"></a>00875             <span class="keywordflow">break</span>;
<a name="l00876"></a>00876         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0a90405b5a95beeb4d33b9379613eed8c1" title="USB ch.1 EP1 DRQ interrupt signal.">DmaIrq24Usb1Ep1</a>:
<a name="l00877"></a>00877             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL10 = 1u;
<a name="l00878"></a>00878             FM_INTREQ-&gt;DQESEL_f.ESEL24 = 1u;
<a name="l00879"></a>00879             <span class="keywordflow">break</span>;
<a name="l00880"></a>00880         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0a6c541a42de745dbaf13a45e45fe88415" title="USB ch.1 EP2 DRQ interrupt signal.">DmaIrq24Usb1Ep2</a>:
<a name="l00881"></a>00881             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL11 = 1u;
<a name="l00882"></a>00882             FM_INTREQ-&gt;DQESEL_f.ESEL24 = 2u;
<a name="l00883"></a>00883             <span class="keywordflow">break</span>;
<a name="l00884"></a>00884         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0a0578dcd43292f1c58b5f69c01c0c4cac" title="USB ch.1 EP3 DRQ interrupt signal.">DmaIrq24Usb1Ep3</a>:
<a name="l00885"></a>00885             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL12 = 1u;
<a name="l00886"></a>00886             FM_INTREQ-&gt;DQESEL_f.ESEL24 = 3u;
<a name="l00887"></a>00887             <span class="keywordflow">break</span>;
<a name="l00888"></a>00888         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0ad69ba9e98954dd22b3c12ba25f58c81a" title="USB ch.1 EP4 DRQ interrupt signal.">DmaIrq24Usb1Ep4</a>:
<a name="l00889"></a>00889             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL13 = 1u;
<a name="l00890"></a>00890             FM_INTREQ-&gt;DQESEL_f.ESEL24 = 4u;
<a name="l00891"></a>00891             <span class="keywordflow">break</span>;
<a name="l00892"></a>00892         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0a08d6fde4e8029617d6cda2de451c843c" title="USB ch.1 EP5 DRQ interrupt signal.">DmaIrq24Usb1Ep5</a>:  
<a name="l00893"></a>00893             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL14 = 1u;
<a name="l00894"></a>00894             FM_INTREQ-&gt;DQESEL_f.ESEL24 = 5u;
<a name="l00895"></a>00895             <span class="keywordflow">break</span>;
<a name="l00896"></a>00896         <span class="keywordflow">default</span>:
<a name="l00897"></a>00897             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00898"></a>00898     }
<a name="l00899"></a>00899     
<a name="l00900"></a>00900     <span class="keywordflow">return</span> Ok;
<a name="l00901"></a>00901 }
<a name="l00902"></a>00902 
<a name="l00918"></a><a class="code" href="group___dma_group.html#ga7b38c3fa6f2c75f4438324e643c92894">00918</a> en_result_t <a class="code" href="group___dma_group.html#ga7b38c3fa6f2c75f4438324e643c92894" title="Select a source for the IRQ25 input of DMA.">Dma_SetIrq25Selector</a>(<a class="code" href="group___dma_group.html#ga7d0e7a6866a6d018cfe94281486e6be9" title="DMA source selection of IRQ25.">en_dma_irq25_sel_t</a> enDmaIrq25Sel)
<a name="l00919"></a>00919 {
<a name="l00920"></a>00920     <span class="keywordflow">switch</span> (enDmaIrq25Sel)
<a name="l00921"></a>00921     {
<a name="l00922"></a>00922         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga95701fa821d497818881270c460145fdae07da27c6e04c44bedff555d143fffd6" title="MFS ch.6 Send interrupt signal.">DmaIrq25Mfs6Tx</a>:
<a name="l00923"></a>00923             FM_INTREQ-&gt;DQESEL_f.ESEL25 = 0u;
<a name="l00924"></a>00924             <span class="keywordflow">break</span>;
<a name="l00925"></a>00925         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0a90405b5a95beeb4d33b9379613eed8c1" title="USB ch.1 EP1 DRQ interrupt signal.">DmaIrq24Usb1Ep1</a>:
<a name="l00926"></a>00926             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL10 = 1u;
<a name="l00927"></a>00927             FM_INTREQ-&gt;DQESEL_f.ESEL25 = 1u;
<a name="l00928"></a>00928             <span class="keywordflow">break</span>;
<a name="l00929"></a>00929         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0a6c541a42de745dbaf13a45e45fe88415" title="USB ch.1 EP2 DRQ interrupt signal.">DmaIrq24Usb1Ep2</a>:
<a name="l00930"></a>00930             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL11 = 1u;
<a name="l00931"></a>00931             FM_INTREQ-&gt;DQESEL_f.ESEL25 = 2u;
<a name="l00932"></a>00932             <span class="keywordflow">break</span>;
<a name="l00933"></a>00933         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0a0578dcd43292f1c58b5f69c01c0c4cac" title="USB ch.1 EP3 DRQ interrupt signal.">DmaIrq24Usb1Ep3</a>:
<a name="l00934"></a>00934             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL12 = 1u;
<a name="l00935"></a>00935             FM_INTREQ-&gt;DQESEL_f.ESEL25 = 3u;
<a name="l00936"></a>00936             <span class="keywordflow">break</span>;
<a name="l00937"></a>00937         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0ad69ba9e98954dd22b3c12ba25f58c81a" title="USB ch.1 EP4 DRQ interrupt signal.">DmaIrq24Usb1Ep4</a>:
<a name="l00938"></a>00938             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL13 = 1u;
<a name="l00939"></a>00939             FM_INTREQ-&gt;DQESEL_f.ESEL25 = 4u;
<a name="l00940"></a>00940             <span class="keywordflow">break</span>;
<a name="l00941"></a>00941         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga9c270a289b5ee985b6434516040e69d0a08d6fde4e8029617d6cda2de451c843c" title="USB ch.1 EP5 DRQ interrupt signal.">DmaIrq24Usb1Ep5</a>:  
<a name="l00942"></a>00942             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL14 = 1u;
<a name="l00943"></a>00943             FM_INTREQ-&gt;DQESEL_f.ESEL25 = 5u;
<a name="l00944"></a>00944             <span class="keywordflow">break</span>;
<a name="l00945"></a>00945         <span class="keywordflow">default</span>:
<a name="l00946"></a>00946             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00947"></a>00947     }
<a name="l00948"></a>00948     
<a name="l00949"></a>00949     <span class="keywordflow">return</span> Ok;
<a name="l00950"></a>00950 }
<a name="l00951"></a>00951 
<a name="l00967"></a><a class="code" href="group___dma_group.html#ga68c456043d91ce1093d305eb77336362">00967</a> en_result_t <a class="code" href="group___dma_group.html#ga68c456043d91ce1093d305eb77336362" title="Select a source for the IRQ26 input of DMA.">Dma_SetIrq26Selector</a>(<a class="code" href="group___dma_group.html#ga4efdb290f79b9e18d6eaeefd27f8daf6" title="DMA source selection of IRQ26.">en_dma_irq26_sel_t</a> enDmaIrq26Sel)
<a name="l00968"></a>00968 {
<a name="l00969"></a>00969     <span class="keywordflow">switch</span> (enDmaIrq26Sel)
<a name="l00970"></a>00970     {
<a name="l00971"></a>00971         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga44bc4183a3c79e1c4370e5752d101aaba8758609e3d31d0acf39e6529d84b17b7" title="MFS ch.7 Receive interrupt signal.">DmaIrq26Mfs7Rx</a>:
<a name="l00972"></a>00972             FM_INTREQ-&gt;DQESEL_f.ESEL26 = 0u;
<a name="l00973"></a>00973             <span class="keywordflow">break</span>;
<a name="l00974"></a>00974         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga44bc4183a3c79e1c4370e5752d101aaba7003aeb7c3818f8b2bc4eec3b3b5148d" title="USB ch.1 EP1 DRQ interrupt signal.">DmaIrq26Usb1Ep1</a>:
<a name="l00975"></a>00975             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL10 = 1u;
<a name="l00976"></a>00976             FM_INTREQ-&gt;DQESEL_f.ESEL26 = 1u;
<a name="l00977"></a>00977             <span class="keywordflow">break</span>;
<a name="l00978"></a>00978         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga44bc4183a3c79e1c4370e5752d101aaba18e0ae7f01b6d0a7e8ebb018080aafdb" title="USB ch.1 EP2 DRQ interrupt signal.">DmaIrq26Usb1Ep2</a>:
<a name="l00979"></a>00979             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL11 = 1u;
<a name="l00980"></a>00980             FM_INTREQ-&gt;DQESEL_f.ESEL26 = 2u;
<a name="l00981"></a>00981             <span class="keywordflow">break</span>;
<a name="l00982"></a>00982         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga44bc4183a3c79e1c4370e5752d101aaba1966d5852a29a744582b92d2a17649d0" title="USB ch.1 EP3 DRQ interrupt signal.">DmaIrq26Usb1Ep3</a>:
<a name="l00983"></a>00983             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL12 = 1u;
<a name="l00984"></a>00984             FM_INTREQ-&gt;DQESEL_f.ESEL26 = 3u;
<a name="l00985"></a>00985             <span class="keywordflow">break</span>;
<a name="l00986"></a>00986         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga44bc4183a3c79e1c4370e5752d101aaba9b53e977cfc30e019b057566d85f2829" title="USB ch.1 EP4 DRQ interrupt signal.">DmaIrq26Usb1Ep4</a>:
<a name="l00987"></a>00987             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL13 = 1u;
<a name="l00988"></a>00988             FM_INTREQ-&gt;DQESEL_f.ESEL26 = 4u;
<a name="l00989"></a>00989             <span class="keywordflow">break</span>;
<a name="l00990"></a>00990         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga44bc4183a3c79e1c4370e5752d101aabadb022e4316075fa6d9593b98cc4bb79e" title="USB ch.1 EP5 DRQ interrupt signal.">DmaIrq26Usb1Ep5</a>:  
<a name="l00991"></a>00991             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL14 = 1u;
<a name="l00992"></a>00992             FM_INTREQ-&gt;DQESEL_f.ESEL26 = 5u;
<a name="l00993"></a>00993             <span class="keywordflow">break</span>;
<a name="l00994"></a>00994         <span class="keywordflow">default</span>:
<a name="l00995"></a>00995             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l00996"></a>00996     }
<a name="l00997"></a>00997     
<a name="l00998"></a>00998     <span class="keywordflow">return</span> Ok;
<a name="l00999"></a>00999 }
<a name="l01000"></a>01000 
<a name="l01016"></a><a class="code" href="group___dma_group.html#gadd35b69e14c5ae8f3d8cb25adc832884">01016</a> en_result_t <a class="code" href="group___dma_group.html#gadd35b69e14c5ae8f3d8cb25adc832884" title="Select a source for the IRQ27 input of DMA.">Dma_SetIrq27Selector</a>(<a class="code" href="group___dma_group.html#ga77e7ac6b536eb605784d81d0e8994157" title="DMA source selection of IRQ27.">en_dma_irq27_sel_t</a> enDmaIrq27Sel)
<a name="l01017"></a>01017 {
<a name="l01018"></a>01018     <span class="keywordflow">switch</span> (enDmaIrq27Sel)
<a name="l01019"></a>01019     {
<a name="l01020"></a>01020         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaee3d8c436112e36b86667f5fe516c392a17649e526ec15efd0a5ad7fed94ac2e8" title="MFS ch.7 Send interrupt signal.">DmaIrq27Mfs7Tx</a>:
<a name="l01021"></a>01021             FM_INTREQ-&gt;DQESEL_f.ESEL27 = 0u;
<a name="l01022"></a>01022             <span class="keywordflow">break</span>;
<a name="l01023"></a>01023         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaee3d8c436112e36b86667f5fe516c392a25f6d8f2a2e4143cbf49e569e96eeb87" title="USB ch.1 EP1 DRQ interrupt signal.">DmaIrq27Usb1Ep1</a>:
<a name="l01024"></a>01024             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL10 = 1u;
<a name="l01025"></a>01025             FM_INTREQ-&gt;DQESEL_f.ESEL27 = 1u;
<a name="l01026"></a>01026             <span class="keywordflow">break</span>;
<a name="l01027"></a>01027         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaee3d8c436112e36b86667f5fe516c392aeb7674b1287656cfa50f0a01ac1279ba" title="USB ch.1 EP2 DRQ interrupt signal.">DmaIrq27Usb1Ep2</a>:
<a name="l01028"></a>01028             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL11 = 1u;
<a name="l01029"></a>01029             FM_INTREQ-&gt;DQESEL_f.ESEL27 = 2u;
<a name="l01030"></a>01030             <span class="keywordflow">break</span>;
<a name="l01031"></a>01031         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaee3d8c436112e36b86667f5fe516c392a9f34ca69b6e7fc8b7ed872fe76248bc0" title="USB ch.1 EP3 DRQ interrupt signal.">DmaIrq27Usb1Ep3</a>:
<a name="l01032"></a>01032             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL12 = 1u;
<a name="l01033"></a>01033             FM_INTREQ-&gt;DQESEL_f.ESEL27 = 3u;
<a name="l01034"></a>01034             <span class="keywordflow">break</span>;
<a name="l01035"></a>01035         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaee3d8c436112e36b86667f5fe516c392a799eb5b7dc8ca23f9f2560de87fb59b3" title="USB ch.1 EP4 DRQ interrupt signal.">DmaIrq27Usb1Ep4</a>:
<a name="l01036"></a>01036             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL13 = 1u;
<a name="l01037"></a>01037             FM_INTREQ-&gt;DQESEL_f.ESEL27 = 4u;
<a name="l01038"></a>01038             <span class="keywordflow">break</span>;
<a name="l01039"></a>01039         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaee3d8c436112e36b86667f5fe516c392a32345657b302a6c8ab1c345e6051b8f6" title="USB ch.1 EP5 DRQ interrupt signal.">DmaIrq27Usb1Ep5</a>:  
<a name="l01040"></a>01040             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL14 = 1u;
<a name="l01041"></a>01041             FM_INTREQ-&gt;DQESEL_f.ESEL27 = 5u;
<a name="l01042"></a>01042             <span class="keywordflow">break</span>;
<a name="l01043"></a>01043         <span class="keywordflow">default</span>:
<a name="l01044"></a>01044             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l01045"></a>01045     }
<a name="l01046"></a>01046     
<a name="l01047"></a>01047     <span class="keywordflow">return</span> Ok;
<a name="l01048"></a>01048 }
<a name="l01049"></a>01049 
<a name="l01065"></a><a class="code" href="group___dma_group.html#ga47ce49be54b8ac6900586355fdda3f6b">01065</a> en_result_t <a class="code" href="group___dma_group.html#ga47ce49be54b8ac6900586355fdda3f6b" title="Select a source for the IRQ30 input of DMA.">Dma_SetIrq30Selector</a>(<a class="code" href="group___dma_group.html#ga15fb5039a9ba2b4d0d603efe73834701" title="DMA source selection of IRQ30.">en_dma_irq30_sel_t</a> enDmaIrq30Sel)
<a name="l01066"></a>01066 {
<a name="l01067"></a>01067     <span class="keywordflow">switch</span> (enDmaIrq30Sel)
<a name="l01068"></a>01068     {
<a name="l01069"></a>01069         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga36e77e656d2eedf7b5d0d6757b10dd8faa2ae10f0d4922435ee1d041771bdaf4e" title="External interrupt ch.2 signal.">DmaIrq30ExtIrq2</a>:
<a name="l01070"></a>01070             FM_INTREQ-&gt;DQESEL_f.ESEL30 = 0u;
<a name="l01071"></a>01071             <span class="keywordflow">break</span>;
<a name="l01072"></a>01072         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga36e77e656d2eedf7b5d0d6757b10dd8fa5f06deb46c771f3a14f362e709cfc386" title="USB ch.1 EP1 DRQ interrupt signal.">DmaIrq30Usb1Ep1</a>:
<a name="l01073"></a>01073             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL10 = 1u;
<a name="l01074"></a>01074             FM_INTREQ-&gt;DQESEL_f.ESEL30 = 1u;
<a name="l01075"></a>01075             <span class="keywordflow">break</span>;
<a name="l01076"></a>01076         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga36e77e656d2eedf7b5d0d6757b10dd8fa6e28807b652ac98ddaa781db81dc302d" title="USB ch.1 EP2 DRQ interrupt signal.">DmaIrq30Usb1Ep2</a>:
<a name="l01077"></a>01077             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL11 = 1u;
<a name="l01078"></a>01078             FM_INTREQ-&gt;DQESEL_f.ESEL30 = 2u;
<a name="l01079"></a>01079             <span class="keywordflow">break</span>;
<a name="l01080"></a>01080         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga36e77e656d2eedf7b5d0d6757b10dd8fa520a0831c217fdf4d1c6ec5ce0b99af4" title="USB ch.1 EP3 DRQ interrupt signal.">DmaIrq30Usb1Ep3</a>:
<a name="l01081"></a>01081             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL12 = 1u;
<a name="l01082"></a>01082             FM_INTREQ-&gt;DQESEL_f.ESEL30 = 3u;
<a name="l01083"></a>01083             <span class="keywordflow">break</span>;
<a name="l01084"></a>01084         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga36e77e656d2eedf7b5d0d6757b10dd8faa2043774f3de51fe887c1c03cc05be3b" title="USB ch.1 EP4 DRQ interrupt signal.">DmaIrq30Usb1Ep4</a>:
<a name="l01085"></a>01085             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL13 = 1u;
<a name="l01086"></a>01086             FM_INTREQ-&gt;DQESEL_f.ESEL30 = 4u;
<a name="l01087"></a>01087             <span class="keywordflow">break</span>;
<a name="l01088"></a>01088         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#gga36e77e656d2eedf7b5d0d6757b10dd8fa7aafc897cf9a0de673d13df9c3435e46" title="USB ch.1 EP5 DRQ interrupt signal.">DmaIrq30Usb1Ep5</a>:  
<a name="l01089"></a>01089             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL14 = 1u;
<a name="l01090"></a>01090             FM_INTREQ-&gt;DQESEL_f.ESEL30 = 5u;
<a name="l01091"></a>01091             <span class="keywordflow">break</span>;
<a name="l01092"></a>01092         <span class="keywordflow">default</span>:
<a name="l01093"></a>01093             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l01094"></a>01094     }
<a name="l01095"></a>01095     
<a name="l01096"></a>01096     <span class="keywordflow">return</span> Ok;
<a name="l01097"></a>01097 }
<a name="l01098"></a>01098 
<a name="l01114"></a><a class="code" href="group___dma_group.html#ga57e4c5bbd618dcac2c73560b8760c00f">01114</a> en_result_t <a class="code" href="group___dma_group.html#ga57e4c5bbd618dcac2c73560b8760c00f" title="Select a source for the IRQ31 input of DMA.">Dma_SetIrq31Selector</a>(<a class="code" href="group___dma_group.html#ga4d17a00af75059a7521d66c34af3e794" title="DMA source selection of IRQ31.">en_dma_irq31_sel_t</a> enDmaIrq31Sel)
<a name="l01115"></a>01115 {
<a name="l01116"></a>01116     <span class="keywordflow">switch</span> (enDmaIrq31Sel)
<a name="l01117"></a>01117     {
<a name="l01118"></a>01118         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaa067f53dae57a2da5f9761f02b44d35ba0854702b5e90f433326c83fbb62f8b17" title="External interrupt ch.3 signal.">DmaIrq31ExtIrq3</a>:
<a name="l01119"></a>01119             FM_INTREQ-&gt;DQESEL_f.ESEL31 = 0u;
<a name="l01120"></a>01120             <span class="keywordflow">break</span>;
<a name="l01121"></a>01121         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaa067f53dae57a2da5f9761f02b44d35ba59356a99441ec1f54bd2e5a42baaab15" title="USB ch.1 EP1 DRQ interrupt signal.">DmaIrq31Usb1Ep1</a>:
<a name="l01122"></a>01122             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL10 = 1u;
<a name="l01123"></a>01123             FM_INTREQ-&gt;DQESEL_f.ESEL31 = 1u;
<a name="l01124"></a>01124             <span class="keywordflow">break</span>;
<a name="l01125"></a>01125         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaa067f53dae57a2da5f9761f02b44d35ba7fece072c7e29d6faeace2188482fbf9" title="USB ch.1 EP2 DRQ interrupt signal.">DmaIrq31Usb1Ep2</a>:
<a name="l01126"></a>01126             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL11 = 1u;
<a name="l01127"></a>01127             FM_INTREQ-&gt;DQESEL_f.ESEL31 = 2u;
<a name="l01128"></a>01128             <span class="keywordflow">break</span>;
<a name="l01129"></a>01129         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaa067f53dae57a2da5f9761f02b44d35ba08358d279deb8f5af9b6eb69c9fe61e4" title="USB ch.1 EP3 DRQ interrupt signal.">DmaIrq31Usb1Ep3</a>:
<a name="l01130"></a>01130             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL12 = 1u;
<a name="l01131"></a>01131             FM_INTREQ-&gt;DQESEL_f.ESEL31 = 3u;
<a name="l01132"></a>01132             <span class="keywordflow">break</span>;
<a name="l01133"></a>01133         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaa067f53dae57a2da5f9761f02b44d35bac571515661c41ddfa34db60737c75fd8" title="USB ch.1 EP4 DRQ interrupt signal.">DmaIrq31Usb1Ep4</a>:
<a name="l01134"></a>01134             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL13 = 1u;
<a name="l01135"></a>01135             FM_INTREQ-&gt;DQESEL_f.ESEL31 = 4u;
<a name="l01136"></a>01136             <span class="keywordflow">break</span>;
<a name="l01137"></a>01137         <span class="keywordflow">case</span> <a class="code" href="group___dma_group.html#ggaa067f53dae57a2da5f9761f02b44d35bac48b8ee9ae8710657e9ec461077a7fc1" title="USB ch.1 EP5 DRQ interrupt signal.">DmaIrq31Usb1Ep5</a>:  
<a name="l01138"></a>01138             FM_INTREQ-&gt;DRQSEL1_f.DRQSEL14 = 1u;
<a name="l01139"></a>01139             FM_INTREQ-&gt;DQESEL_f.ESEL31 = 5u;
<a name="l01140"></a>01140             <span class="keywordflow">break</span>;
<a name="l01141"></a>01141         <span class="keywordflow">default</span>:
<a name="l01142"></a>01142             <span class="keywordflow">return</span> ErrorInvalidParameter;
<a name="l01143"></a>01143     }
<a name="l01144"></a>01144     
<a name="l01145"></a>01145     <span class="keywordflow">return</span> Ok;
<a name="l01146"></a>01146 }
<a name="l01147"></a>01147 
<a name="l01148"></a>01148 <span class="preprocessor">#endif</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span>
<a name="l01151"></a>01151 
<a name="l01152"></a>01152 <span class="preprocessor">#endif // #if (defined(PDL_PERIPHERAL_DMA_ACTIVE))</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span>
<a name="l01154"></a>01154 <span class="comment">/******************************************************************************/</span>
<a name="l01155"></a>01155 <span class="comment">/* EOF (not truncated)                                                        */</span>
<a name="l01156"></a>01156 <span class="comment">/******************************************************************************/</span>
<a name="l01157"></a>01157 
</pre></div></div><!-- contents -->
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dma_8c.html">dma.c</a>      </li>

    <li class="footer">Generated on Tue Sep 29 2015 15:06:38 for PDL for FM Family by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
