Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 20:42:01 2024
| Host         : SRZbook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     114         
LUTAR-1    Warning           LUT drives async reset alert    43          
SYNTH-10   Warning           Wide multiplier                 6           
TIMING-18  Warning           Missing input or output delay   32          
TIMING-20  Warning           Non-clocked latch               34          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1876)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (290)
5. checking no_input_delay (3)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1876)
---------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/enter_reg_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: PS2_Interface_unit/enter_reg__0/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: clkdiv_25MHz_unit/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hecatia_unit/hecatia_x_reg_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hecatia_unit/hecatia_x_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (290)
--------------------------------------------------
 There are 290 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.585        0.000                      0                  707        0.071        0.000                      0                  707        4.600        0.000                       0                   938  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.585        0.000                      0                  597        0.071        0.000                      0                  597        4.600        0.000                       0                   938  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.616        0.000                      0                  110        0.491        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 1.580ns (16.636%)  route 7.917ns (83.364%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.485    13.179    player_unit/rgb_out_reg[11]_2
    SLICE_X62Y96         LUT6 (Prop_lut6_I5_O)        0.043    13.222 r  player_unit/rgb_out[4]_i_2/O
                         net (fo=1, routed)           0.470    13.693    FSM_unit/rgb_out_reg[4]
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.043    13.736 r  FSM_unit/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    13.736    rgb_next[4]
    SLICE_X54Y96         FDRE                                         r  rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264    14.039    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  rgb_out_reg[4]/C
                         clock pessimism              0.253    14.292    
                         clock uncertainty           -0.035    14.257    
    SLICE_X54Y96         FDRE (Setup_fdre_C_D)        0.064    14.321    rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 1.580ns (16.700%)  route 7.881ns (83.300%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 14.036 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.490    13.185    player_unit/rgb_out_reg[11]_2
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.043    13.228 r  player_unit/rgb_out[0]_i_2/O
                         net (fo=1, routed)           0.428    13.656    FSM_unit/rgb_out_reg[0]
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.043    13.699 r  FSM_unit/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000    13.699    rgb_next[0]
    SLICE_X58Y97         FDRE                                         r  rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.261    14.036    clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  rgb_out_reg[0]/C
                         clock pessimism              0.253    14.289    
                         clock uncertainty           -0.035    14.254    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.064    14.318    rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -13.699    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 1.580ns (16.748%)  route 7.854ns (83.252%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.435    13.130    player_unit/rgb_out_reg[11]_2
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.043    13.173 r  player_unit/rgb_out[7]_i_2/O
                         net (fo=1, routed)           0.456    13.629    FSM_unit/rgb_out_reg[7]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.043    13.672 r  FSM_unit/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    13.672    rgb_next[7]
    SLICE_X54Y99         FDRE                                         r  rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264    14.039    clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  rgb_out_reg[7]/C
                         clock pessimism              0.253    14.292    
                         clock uncertainty           -0.035    14.257    
    SLICE_X54Y99         FDRE (Setup_fdre_C_D)        0.064    14.321    rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 1.580ns (16.748%)  route 7.854ns (83.252%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.438    13.132    player_unit/rgb_out_reg[11]_2
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.043    13.175 r  player_unit/rgb_out[6]_i_2/O
                         net (fo=1, routed)           0.454    13.629    FSM_unit/rgb_out_reg[6]
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.043    13.672 r  FSM_unit/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    13.672    rgb_next[6]
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264    14.039    clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[6]/C
                         clock pessimism              0.253    14.292    
                         clock uncertainty           -0.035    14.257    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.066    14.323    rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.580ns (16.821%)  route 7.813ns (83.179%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 14.036 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.431    13.126    player_unit/rgb_out_reg[11]_2
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.043    13.169 r  player_unit/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.419    13.588    FSM_unit/rgb_out_reg[11]_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I2_O)        0.043    13.631 r  FSM_unit/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    13.631    rgb_next[11]
    SLICE_X57Y97         FDRE                                         r  rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.261    14.036    clk_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  rgb_out_reg[11]/C
                         clock pessimism              0.253    14.289    
                         clock uncertainty           -0.035    14.254    
    SLICE_X57Y97         FDRE (Setup_fdre_C_D)        0.034    14.288    rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -13.631    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 1.580ns (16.777%)  route 7.837ns (83.223%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.428    13.122    player_unit/rgb_out_reg[11]_2
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.043    13.165 r  player_unit/rgb_out[5]_i_2/O
                         net (fo=1, routed)           0.447    13.613    FSM_unit/rgb_out_reg[5]
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.043    13.656 r  FSM_unit/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    13.656    rgb_next[5]
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264    14.039    clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[5]/C
                         clock pessimism              0.253    14.292    
                         clock uncertainty           -0.035    14.257    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.066    14.323    rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 1.580ns (16.808%)  route 7.820ns (83.192%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.415    13.109    player_unit/rgb_out_reg[11]_2
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.043    13.152 r  player_unit/rgb_out[10]_i_2/O
                         net (fo=1, routed)           0.443    13.595    FSM_unit/rgb_out_reg[10]
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.043    13.638 r  FSM_unit/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.638    rgb_next[10]
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264    14.039    clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[10]/C
                         clock pessimism              0.253    14.292    
                         clock uncertainty           -0.035    14.257    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.064    14.321    rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 1.580ns (16.871%)  route 7.785ns (83.129%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 14.036 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.430    13.124    player_unit/rgb_out_reg[11]_2
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.043    13.167 r  player_unit/rgb_out[1]_i_2/O
                         net (fo=1, routed)           0.393    13.560    FSM_unit/rgb_out_reg[1]
    SLICE_X57Y97         LUT6 (Prop_lut6_I2_O)        0.043    13.603 r  FSM_unit/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000    13.603    rgb_next[1]
    SLICE_X57Y97         FDRE                                         r  rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.261    14.036    clk_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  rgb_out_reg[1]/C
                         clock pessimism              0.253    14.289    
                         clock uncertainty           -0.035    14.254    
    SLICE_X57Y97         FDRE (Setup_fdre_C_D)        0.033    14.287    rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 1.580ns (16.879%)  route 7.781ns (83.121%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.332    13.027    player_unit/rgb_out_reg[11]_2
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.043    13.070 r  player_unit/rgb_out[9]_i_2/O
                         net (fo=1, routed)           0.486    13.556    FSM_unit/rgb_out_reg[9]
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.043    13.599 r  FSM_unit/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    13.599    rgb_next[9]
    SLICE_X55Y99         FDRE                                         r  rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264    14.039    clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  rgb_out_reg[9]/C
                         clock pessimism              0.253    14.292    
                         clock uncertainty           -0.035    14.257    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)        0.034    14.291    rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 1.580ns (16.897%)  route 7.771ns (83.103%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 14.036 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.223     4.238    moon_unit/clk_IBUF_BUFG
    SLICE_X62Y111        FDRE                                         r  moon_unit/moon_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.259     4.497 r  moon_unit/moon_y_reg_reg[0]/Q
                         net (fo=15, routed)          0.620     5.118    moon_unit/moon_y_reg_reg[9]_0[0]
    SLICE_X65Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.285     5.445    moon_unit/moon_unit_i_68_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.488 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.380     5.868    moon_unit/moon_unit_i_103_n_0
    SLICE_X64Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.151 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.151    moon_unit/moon_unit_i_63_n_0
    SLICE_X64Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.205    moon_unit/moon_unit_i_26_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.259 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.633     6.892    moon_unit/cover_on1
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.043     6.935 f  moon_unit/moon_unit_i_12/O
                         net (fo=1438, routed)        1.417     8.352    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X40Y123        LUT6 (Prop_lut6_I1_O)        0.043     8.395 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78/O
                         net (fo=3, routed)           0.505     8.901    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I0_O)        0.043     8.944 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63/O
                         net (fo=1, routed)           0.597     9.541    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_63_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.043     9.584 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.584    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_22_n_0
    SLICE_X52Y131        MUXF7 (Prop_muxf7_I0_O)      0.107     9.691 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.697    10.388    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_8_n_0
    SLICE_X62Y126        LUT6 (Prop_lut6_I1_O)        0.124    10.512 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.512    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.103    10.615 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.730    11.344    moon_unit/moon_rgb[0]
    SLICE_X57Y116        LUT4 (Prop_lut4_I1_O)        0.123    11.467 f  moon_unit/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.232    11.699    moon_unit/rgb_out[11]_i_22_n_0
    SLICE_X57Y116        LUT6 (Prop_lut6_I5_O)        0.043    11.742 r  moon_unit/rgb_out[11]_i_18/O
                         net (fo=1, routed)           0.269    12.012    moon_unit/rgb_out[11]_i_18_n_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I1_O)        0.043    12.055 f  moon_unit/rgb_out[11]_i_9/O
                         net (fo=13, routed)          0.597    12.652    vgac_unit/rgb_out[0]_i_2
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.043    12.695 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.471    13.165    player_unit/rgb_out_reg[11]_2
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  player_unit/rgb_out[8]_i_2/O
                         net (fo=1, routed)           0.338    13.546    FSM_unit/rgb_out_reg[8]
    SLICE_X57Y97         LUT6 (Prop_lut6_I2_O)        0.043    13.589 r  FSM_unit/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    13.589    rgb_next[8]
    SLICE_X57Y97         FDRE                                         r  rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.261    14.036    clk_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  rgb_out_reg[8]/C
                         clock pessimism              0.253    14.289    
                         clock uncertainty           -0.035    14.254    
    SLICE_X57Y97         FDRE (Setup_fdre_C_D)        0.034    14.288    rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                  0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/timeout_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.388%)  route 0.293ns (69.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.293     2.187    FSM_unit/game_state__0[1]
    SLICE_X68Y98         LUT6 (Prop_lut6_I1_O)        0.028     2.215 r  FSM_unit/timeout_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.215    FSM_unit/timeout_reg[9]_i_1_n_0
    SLICE_X68Y98         FDCE                                         r  FSM_unit/timeout_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.819     2.304    FSM_unit/clk_IBUF_BUFG
    SLICE_X68Y98         FDCE                                         r  FSM_unit/timeout_reg_reg[9]/C
                         clock pessimism             -0.247     2.057    
    SLICE_X68Y98         FDCE (Hold_fdce_C_D)         0.087     2.144    FSM_unit/timeout_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 FSM_unit/num_life_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/num_life_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.171ns (50.900%)  route 0.165ns (49.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.600     1.846    FSM_unit/clk_IBUF_BUFG
    SLICE_X68Y99         FDPE                                         r  FSM_unit/num_life_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDPE (Prop_fdpe_C_Q)         0.107     1.953 r  FSM_unit/num_life_reg[1]/Q
                         net (fo=7, routed)           0.165     2.118    FSM_unit/Q[1]
    SLICE_X66Y100        LUT5 (Prop_lut5_I3_O)        0.064     2.182 r  FSM_unit/num_life[2]_i_1/O
                         net (fo=1, routed)           0.000     2.182    FSM_unit/num_life[2]_i_1_n_0
    SLICE_X66Y100        FDCE                                         r  FSM_unit/num_life_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.747     2.232    FSM_unit/clk_IBUF_BUFG
    SLICE_X66Y100        FDCE                                         r  FSM_unit/num_life_reg[2]/C
                         clock pessimism             -0.247     1.985    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.087     2.072    FSM_unit/num_life_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 FSM_unit/num_life_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/num_life_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.171ns (50.599%)  route 0.167ns (49.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.600     1.846    FSM_unit/clk_IBUF_BUFG
    SLICE_X68Y99         FDPE                                         r  FSM_unit/num_life_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDPE (Prop_fdpe_C_Q)         0.107     1.953 r  FSM_unit/num_life_reg[1]/Q
                         net (fo=7, routed)           0.167     2.120    FSM_unit/Q[1]
    SLICE_X66Y100        LUT6 (Prop_lut6_I1_O)        0.064     2.184 r  FSM_unit/num_life[3]_i_2/O
                         net (fo=1, routed)           0.000     2.184    FSM_unit/num_life[3]_i_2_n_0
    SLICE_X66Y100        FDCE                                         r  FSM_unit/num_life_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.747     2.232    FSM_unit/clk_IBUF_BUFG
    SLICE_X66Y100        FDCE                                         r  FSM_unit/num_life_reg[3]/C
                         clock pessimism             -0.247     1.985    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.087     2.072    FSM_unit/num_life_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/game_en_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.561%)  route 0.107ns (45.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[0]/Q
                         net (fo=48, routed)          0.107     2.000    FSM_unit/game_state__0[0]
    SLICE_X68Y101        LUT6 (Prop_lut6_I4_O)        0.028     2.028 r  FSM_unit/game_en_i_1/O
                         net (fo=1, routed)           0.000     2.028    FSM_unit/game_en_i_1_n_0
    SLICE_X68Y101        FDCE                                         r  FSM_unit/game_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.747     2.232    FSM_unit/clk_IBUF_BUFG
    SLICE_X68Y101        FDCE                                         r  FSM_unit/game_en_reg/C
                         clock pessimism             -0.427     1.805    
    SLICE_X68Y101        FDCE (Hold_fdce_C_D)         0.087     1.892    FSM_unit/game_en_reg
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.100ns (22.413%)  route 0.346ns (77.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.593     1.839    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y53         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.100     1.939 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=16, routed)          0.346     2.285    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X58Y46         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.884     2.369    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y46         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.267     2.102    
    SLICE_X58Y46         FDRE (Hold_fdre_C_D)         0.037     2.139    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/temp_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.550     1.796    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X75Y102        FDCE                                         r  PS2_Interface_unit/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDCE (Prop_fdce_C_Q)         0.100     1.896 r  PS2_Interface_unit/temp_data_reg[0]/Q
                         net (fo=2, routed)           0.101     1.997    PS2_Interface_unit/temp_data[0]
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.748     2.233    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[0]/C
                         clock pessimism             -0.424     1.809    
    SLICE_X74Y103        FDCE (Hold_fdce_C_D)         0.037     1.846    PS2_Interface_unit/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/pre_set_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.944%)  route 0.123ns (49.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.587     1.833    music_unit/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  music_unit/cnt2_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.100     1.933 r  music_unit/cnt2_reg_rep[8]/Q
                         net (fo=21, routed)          0.123     2.056    music_unit/cnt2[8]
    SLICE_X58Y66         LUT4 (Prop_lut4_I1_O)        0.028     2.084 r  music_unit/pre_set[8]_i_1/O
                         net (fo=1, routed)           0.000     2.084    music_unit/pre_set[8]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  music_unit/pre_set_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.805     2.290    music_unit/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  music_unit/pre_set_reg[8]/C
                         clock pessimism             -0.444     1.846    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.087     1.933    music_unit/pre_set_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.007%)  route 0.124ns (45.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.549     1.795    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDCE (Prop_fdce_C_Q)         0.118     1.913 r  PS2_Interface_unit/data_reg[6]/Q
                         net (fo=7, routed)           0.124     2.037    PS2_Interface_unit/data_reg_n_0_[6]
    SLICE_X72Y103        LUT6 (Prop_lut6_I3_O)        0.028     2.065 r  PS2_Interface_unit/x_i_1/O
                         net (fo=1, routed)           0.000     2.065    PS2_Interface_unit/x_i_1_n_0
    SLICE_X72Y103        FDRE                                         r  PS2_Interface_unit/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.747     2.232    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X72Y103        FDRE                                         r  PS2_Interface_unit/x_reg/C
                         clock pessimism             -0.407     1.825    
    SLICE_X72Y103        FDRE (Hold_fdre_C_D)         0.087     1.912    PS2_Interface_unit/x_reg
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/data_break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.549     1.795    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X75Y103        FDCE                                         r  PS2_Interface_unit/data_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDCE (Prop_fdce_C_Q)         0.100     1.895 r  PS2_Interface_unit/data_break_reg/Q
                         net (fo=2, routed)           0.105     2.000    PS2_Interface_unit/data_break_reg_n_0
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.748     2.233    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[8]/C
                         clock pessimism             -0.427     1.806    
    SLICE_X74Y103        FDCE (Hold_fdce_C_D)         0.040     1.846    PS2_Interface_unit/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/data_expand_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.384%)  route 0.116ns (53.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.549     1.795    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X75Y103        FDCE                                         r  PS2_Interface_unit/data_expand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDCE (Prop_fdce_C_Q)         0.100     1.895 r  PS2_Interface_unit/data_expand_reg/Q
                         net (fo=2, routed)           0.116     2.010    PS2_Interface_unit/data_expand_reg_n_0
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.748     2.233    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[9]/C
                         clock pessimism             -0.427     1.806    
    SLICE_X74Y103        FDCE (Hold_fdce_C_D)         0.040     1.846    PS2_Interface_unit/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y11   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y12   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y18   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y19   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y13   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y14   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X3Y21   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X3Y22   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y13   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y14   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X73Y102  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X73Y102  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X68Y99   FSM_unit/num_life_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X68Y99   FSM_unit/num_life_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X66Y98   FSM_unit/timeout_reg_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X66Y98   FSM_unit/timeout_reg_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X66Y98   FSM_unit/timeout_reg_reg[20]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X66Y98   FSM_unit/timeout_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X68Y102  FSM_unit/timeout_reg_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X68Y102  FSM_unit/timeout_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y97   rgb_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X58Y97   rgb_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X54Y98   rgb_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X54Y98   rgb_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X57Y97   rgb_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X57Y97   rgb_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X57Y97   rgb_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X57Y97   rgb_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X59Y96   rgb_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X59Y96   rgb_out_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_break_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.302ns (9.764%)  route 2.791ns (90.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         2.217     7.337    PS2_Interface_unit/data_reg[0]_0
    SLICE_X75Y103        FDCE                                         f  PS2_Interface_unit/data_break_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.099    13.874    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X75Y103        FDCE                                         r  PS2_Interface_unit/data_break_reg/C
                         clock pessimism              0.326    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X75Y103        FDCE (Recov_fdce_C_CLR)     -0.212    13.953    PS2_Interface_unit/data_break_reg
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_expand_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.302ns (9.764%)  route 2.791ns (90.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         2.217     7.337    PS2_Interface_unit/data_reg[0]_0
    SLICE_X75Y103        FDCE                                         f  PS2_Interface_unit/data_expand_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.099    13.874    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X75Y103        FDCE                                         r  PS2_Interface_unit/data_expand_reg/C
                         clock pessimism              0.326    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X75Y103        FDCE (Recov_fdce_C_CLR)     -0.212    13.953    PS2_Interface_unit/data_expand_reg
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.302ns (9.764%)  route 2.791ns (90.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         2.217     7.337    PS2_Interface_unit/data_reg[0]_0
    SLICE_X74Y103        FDCE                                         f  PS2_Interface_unit/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.099    13.874    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[0]/C
                         clock pessimism              0.326    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X74Y103        FDCE (Recov_fdce_C_CLR)     -0.154    14.011    PS2_Interface_unit/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.302ns (9.764%)  route 2.791ns (90.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         2.217     7.337    PS2_Interface_unit/data_reg[0]_0
    SLICE_X74Y103        FDCE                                         f  PS2_Interface_unit/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.099    13.874    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[6]/C
                         clock pessimism              0.326    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X74Y103        FDCE (Recov_fdce_C_CLR)     -0.154    14.011    PS2_Interface_unit/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.302ns (9.764%)  route 2.791ns (90.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         2.217     7.337    PS2_Interface_unit/data_reg[0]_0
    SLICE_X74Y103        FDCE                                         f  PS2_Interface_unit/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.099    13.874    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[8]/C
                         clock pessimism              0.326    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X74Y103        FDCE (Recov_fdce_C_CLR)     -0.154    14.011    PS2_Interface_unit/data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.302ns (9.764%)  route 2.791ns (90.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         2.217     7.337    PS2_Interface_unit/data_reg[0]_0
    SLICE_X74Y103        FDCE                                         f  PS2_Interface_unit/data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.099    13.874    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y103        FDCE                                         r  PS2_Interface_unit/data_reg[9]/C
                         clock pessimism              0.326    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X74Y103        FDCE (Recov_fdce_C_CLR)     -0.154    14.011    PS2_Interface_unit/data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_y_reg_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.345ns (11.417%)  route 2.677ns (88.583%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         1.606     6.727    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X59Y108        LUT2 (Prop_lut2_I0_O)        0.043     6.770 f  FSM_unit/laser_y_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.497     7.266    laser_unit/laser_y_reg_reg[0]_C_0
    SLICE_X61Y109        FDCE                                         f  laser_unit/laser_y_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.091    13.866    laser_unit/clk_IBUF_BUFG
    SLICE_X61Y109        FDCE                                         r  laser_unit/laser_y_reg_reg[0]_C/C
                         clock pessimism              0.326    14.192    
                         clock uncertainty           -0.035    14.157    
    SLICE_X61Y109        FDCE (Recov_fdce_C_CLR)     -0.212    13.945    laser_unit/laser_y_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/temp_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.302ns (10.026%)  route 2.710ns (89.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         2.136     7.256    PS2_Interface_unit/data_reg[0]_0
    SLICE_X75Y104        FDCE                                         f  PS2_Interface_unit/temp_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.099    13.874    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X75Y104        FDCE                                         r  PS2_Interface_unit/temp_data_reg[2]/C
                         clock pessimism              0.326    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X75Y104        FDCE (Recov_fdce_C_CLR)     -0.212    13.953    PS2_Interface_unit/temp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.302ns (10.026%)  route 2.710ns (89.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         2.136     7.256    PS2_Interface_unit/data_reg[0]_0
    SLICE_X74Y104        FDCE                                         f  PS2_Interface_unit/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.099    13.874    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y104        FDCE                                         r  PS2_Interface_unit/data_reg[5]/C
                         clock pessimism              0.326    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X74Y104        FDCE (Recov_fdce_C_CLR)     -0.187    13.978    PS2_Interface_unit/data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.302ns (10.026%)  route 2.710ns (89.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 13.874 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.575     5.078    FSM_unit/enter_reg
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.043     5.121 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         2.136     7.256    PS2_Interface_unit/data_reg[0]_0
    SLICE_X74Y104        FDCE                                         f  PS2_Interface_unit/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.099    13.874    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X74Y104        FDCE                                         r  PS2_Interface_unit/data_reg[7]/C
                         clock pessimism              0.326    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X74Y104        FDCE (Recov_fdce_C_CLR)     -0.187    13.978    PS2_Interface_unit/data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  6.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/ps2_clk_falg0_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.359%)  route 0.308ns (70.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.157     2.230    PS2_Interface_unit/data_reg[0]_0
    SLICE_X71Y102        FDCE                                         f  PS2_Interface_unit/ps2_clk_falg0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.747     2.232    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X71Y102        FDCE                                         r  PS2_Interface_unit/ps2_clk_falg0_reg/C
                         clock pessimism             -0.424     1.808    
    SLICE_X71Y102        FDCE (Remov_fdce_C_CLR)     -0.069     1.739    PS2_Interface_unit/ps2_clk_falg0_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/ps2_clk_falg1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.359%)  route 0.308ns (70.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.157     2.230    PS2_Interface_unit/data_reg[0]_0
    SLICE_X71Y102        FDCE                                         f  PS2_Interface_unit/ps2_clk_falg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.747     2.232    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X71Y102        FDCE                                         r  PS2_Interface_unit/ps2_clk_falg1_reg/C
                         clock pessimism             -0.424     1.808    
    SLICE_X71Y102        FDCE (Remov_fdce_C_CLR)     -0.069     1.739    PS2_Interface_unit/ps2_clk_falg1_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.158ns (20.398%)  route 0.617ns (79.602%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.268     2.341    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X64Y102        LUT2 (Prop_lut2_I0_O)        0.030     2.371 f  FSM_unit/laser_x_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.197     2.568    laser_unit/laser_x_reg_reg[3]_C_0
    SLICE_X62Y99         FDCE                                         f  laser_unit/laser_x_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.817     2.302    laser_unit/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  laser_unit/laser_x_reg_reg[3]_C/C
                         clock pessimism             -0.247     2.055    
    SLICE_X62Y99         FDCE (Remov_fdce_C_CLR)     -0.090     1.965    laser_unit/laser_x_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.128ns (20.622%)  route 0.493ns (79.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.342     2.414    hecatia_unit/time_reg_reg[0]_0
    SLICE_X68Y119        FDCE                                         f  hecatia_unit/time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.736     2.221    hecatia_unit/clk_IBUF_BUFG
    SLICE_X68Y119        FDCE                                         r  hecatia_unit/time_reg_reg[10]/C
                         clock pessimism             -0.424     1.797    
    SLICE_X68Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.747    hecatia_unit/time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.128ns (20.622%)  route 0.493ns (79.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.342     2.414    hecatia_unit/time_reg_reg[0]_0
    SLICE_X68Y119        FDCE                                         f  hecatia_unit/time_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.736     2.221    hecatia_unit/clk_IBUF_BUFG
    SLICE_X68Y119        FDCE                                         r  hecatia_unit/time_reg_reg[12]/C
                         clock pessimism             -0.424     1.797    
    SLICE_X68Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.747    hecatia_unit/time_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.156ns (23.350%)  route 0.512ns (76.650%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.212     2.285    laser_unit/laser_y_next_reg[4]_0
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.028     2.313 f  laser_unit/laser_x_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.149     2.462    laser_unit/laser_x_reg_reg[7]_LDC_i_1_n_0
    SLICE_X64Y103        FDPE                                         f  laser_unit/laser_x_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.744     2.229    laser_unit/clk_IBUF_BUFG
    SLICE_X64Y103        FDPE                                         r  laser_unit/laser_x_reg_reg[7]_P/C
                         clock pessimism             -0.407     1.822    
    SLICE_X64Y103        FDPE (Remov_fdpe_C_PRE)     -0.052     1.770    laser_unit/laser_x_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.156ns (23.112%)  route 0.519ns (76.888%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.270     2.343    laser_unit/laser_y_next_reg[4]_0
    SLICE_X64Y102        LUT2 (Prop_lut2_I1_O)        0.028     2.371 f  laser_unit/laser_x_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.098     2.469    laser_unit/laser_x_reg_reg[2]_LDC_i_1_n_0
    SLICE_X62Y102        FDPE                                         f  laser_unit/laser_x_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.745     2.230    laser_unit/clk_IBUF_BUFG
    SLICE_X62Y102        FDPE                                         r  laser_unit/laser_x_reg_reg[2]_P/C
                         clock pessimism             -0.407     1.823    
    SLICE_X62Y102        FDPE (Remov_fdpe_C_PRE)     -0.052     1.771    laser_unit/laser_x_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.156ns (23.630%)  route 0.504ns (76.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.246     2.319    laser_unit/laser_y_next_reg[4]_0
    SLICE_X65Y101        LUT2 (Prop_lut2_I1_O)        0.028     2.347 f  laser_unit/laser_x_reg_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.107     2.454    laser_unit/laser_x_reg_reg[0]_LDC_i_1_n_0
    SLICE_X65Y101        FDPE                                         f  laser_unit/laser_x_reg_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.745     2.230    laser_unit/clk_IBUF_BUFG
    SLICE_X65Y101        FDPE                                         r  laser_unit/laser_x_reg_reg[0]_P/C
                         clock pessimism             -0.407     1.823    
    SLICE_X65Y101        FDPE (Remov_fdpe_C_PRE)     -0.072     1.751    laser_unit/laser_x_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.158ns (24.134%)  route 0.497ns (75.866%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.207     2.280    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X65Y101        LUT2 (Prop_lut2_I0_O)        0.030     2.310 f  FSM_unit/laser_x_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.139     2.448    laser_unit/laser_x_reg_reg[1]_C_0
    SLICE_X62Y101        FDCE                                         f  laser_unit/laser_x_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.745     2.230    laser_unit/clk_IBUF_BUFG
    SLICE_X62Y101        FDCE                                         r  laser_unit/laser_x_reg_reg[1]_C/C
                         clock pessimism             -0.407     1.823    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.091     1.732    laser_unit/laser_x_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.156ns (21.841%)  route 0.558ns (78.159%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.548     1.794    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          0.151     2.045    FSM_unit/game_state__0[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I0_O)        0.028     2.073 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         0.207     2.280    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X65Y101        LUT2 (Prop_lut2_I0_O)        0.028     2.308 f  FSM_unit/laser_x_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.200     2.508    laser_unit/laser_x_reg_reg[0]_C_0
    SLICE_X64Y101        FDCE                                         f  laser_unit/laser_x_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.745     2.230    laser_unit/clk_IBUF_BUFG
    SLICE_X64Y101        FDCE                                         r  laser_unit/laser_x_reg_reg[0]_C/C
                         clock pessimism             -0.407     1.823    
    SLICE_X64Y101        FDCE (Remov_fdce_C_CLR)     -0.050     1.773    laser_unit/laser_x_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.735    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.608ns  (logic 4.131ns (42.998%)  route 5.477ns (57.002%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF_inst/O
                         net (fo=1, routed)           2.192     2.962    music_unit/SW_IBUF
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.043     3.005 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.285     6.290    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318     9.608 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     9.608    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/hs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.707ns  (logic 3.542ns (52.809%)  route 3.165ns (47.191%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDRE                         0.000     0.000 r  vgac_unit/hs_reg/C
    SLICE_X70Y106        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vgac_unit/hs_reg/Q
                         net (fo=1, routed)           3.165     3.424    hsync_OBUF
    M22                  OBUF (Prop_obuf_I_O)         3.283     6.707 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.707    hsync
    M22                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 3.501ns (53.629%)  route 3.027ns (46.371%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE                         0.000     0.000 r  vgac_unit/vs_reg/C
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vgac_unit/vs_reg/Q
                         net (fo=1, routed)           3.027     3.250    vsync_OBUF
    M21                  OBUF (Prop_obuf_I_O)         3.278     6.528 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.528    vsync
    M21                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delta_y_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.507ns  (logic 0.831ns (15.087%)  route 4.676ns (84.913%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.617     3.362    FSM_unit/rstn_IBUF
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.043     3.405 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         1.339     4.744    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X65Y111        LUT2 (Prop_lut2_I0_O)        0.043     4.787 f  FSM_unit/delta_y_reg_LDC_i_2/O
                         net (fo=2, routed)           0.720     5.507    moon_unit/delta_y_reg_C_0
    SLICE_X57Y113        LDCE                                         f  moon_unit/delta_y_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delta_x_reg_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.501ns  (logic 0.831ns (15.103%)  route 4.670ns (84.897%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.617     3.362    FSM_unit/rstn_IBUF
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.043     3.405 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         1.376     4.781    player_unit/player_y_next_reg[0]_0
    SLICE_X64Y110        LUT5 (Prop_lut5_I0_O)        0.043     4.824 f  player_unit/delta_x_reg_LDC_i_1/O
                         net (fo=2, routed)           0.677     5.501    moon_unit/delta_x_reg_P_0
    SLICE_X65Y115        FDPE                                         f  moon_unit/delta_x_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_y_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.466ns  (logic 0.831ns (15.200%)  route 4.635ns (84.800%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.617     3.362    FSM_unit/rstn_IBUF
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.043     3.405 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         1.606     5.011    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X59Y108        LUT2 (Prop_lut2_I0_O)        0.043     5.054 f  FSM_unit/laser_y_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.412     5.466    laser_unit/laser_y_reg_reg[0]_C_0
    SLICE_X60Y108        LDCE                                         f  laser_unit/laser_y_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delay_next_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.402ns  (logic 0.987ns (18.269%)  route 4.415ns (81.731%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.617     3.362    FSM_unit/rstn_IBUF
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.043     3.405 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         1.029     4.434    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X59Y113        LUT2 (Prop_lut2_I0_O)        0.052     4.486 r  FSM_unit/delay_next[5]_C_i_4/O
                         net (fo=6, routed)           0.576     5.062    moon_unit/delay_next_reg[5]_C_0
    SLICE_X59Y115        LUT3 (Prop_lut3_I0_O)        0.147     5.209 r  moon_unit/delay_next[1]_C_i_1/O
                         net (fo=1, routed)           0.193     5.402    moon_unit/delay_next0_out[1]
    SLICE_X58Y115        FDCE                                         r  moon_unit/delay_next_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_y_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.367ns  (logic 0.837ns (15.592%)  route 4.530ns (84.408%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.617     3.362    FSM_unit/rstn_IBUF
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.043     3.405 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         1.606     5.011    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X59Y108        LUT2 (Prop_lut2_I0_O)        0.049     5.060 f  FSM_unit/laser_y_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.308     5.367    laser_unit/laser_y_reg_reg[1]_C_0
    SLICE_X56Y108        LDCE                                         f  laser_unit/laser_y_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delta_y_reg_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.323ns  (logic 0.831ns (15.609%)  route 4.492ns (84.391%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.617     3.362    FSM_unit/rstn_IBUF
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.043     3.405 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         1.339     4.744    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X65Y111        LUT2 (Prop_lut2_I0_O)        0.043     4.787 f  FSM_unit/delta_y_reg_LDC_i_2/O
                         net (fo=2, routed)           0.536     5.323    moon_unit/delta_y_reg_C_0
    SLICE_X58Y113        FDCE                                         f  moon_unit/delta_y_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delta_x_reg_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.317ns  (logic 0.835ns (15.700%)  route 4.483ns (84.300%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.617     3.362    FSM_unit/rstn_IBUF
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.043     3.405 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=183, routed)         1.376     4.781    player_unit/player_y_next_reg[0]_0
    SLICE_X64Y110        LUT5 (Prop_lut5_I0_O)        0.047     4.828 f  player_unit/delta_x_reg_LDC_i_2/O
                         net (fo=2, routed)           0.490     5.317    moon_unit/delta_x_reg_C_0
    SLICE_X65Y113        FDCE                                         f  moon_unit/delta_x_reg_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac_unit/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.128ns (57.211%)  route 0.096ns (42.789%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[1]/C
    SLICE_X71Y105        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vgac_unit/v_count_reg[1]/Q
                         net (fo=14, routed)          0.096     0.196    vgac_unit/v_count_reg_n_0_[1]
    SLICE_X70Y105        LUT6 (Prop_lut6_I3_O)        0.028     0.224 r  vgac_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.224    vgac_unit/v_count[5]_i_1_n_0
    SLICE_X70Y105        FDCE                                         r  vgac_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.146ns (58.590%)  route 0.103ns (41.410%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[9]/C
    SLICE_X70Y103        FDCE (Prop_fdce_C_Q)         0.118     0.118 f  vgac_unit/v_count_reg[9]/Q
                         net (fo=6, routed)           0.103     0.221    vgac_unit/v_count_reg_n_0_[9]
    SLICE_X71Y103        LUT6 (Prop_lut6_I3_O)        0.028     0.249 r  vgac_unit/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.249    vgac_unit/v_count[2]_i_1_n_0
    SLICE_X71Y103        FDCE                                         r  vgac_unit/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.155ns (58.831%)  route 0.108ns (41.169%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[8]/C
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vgac_unit/h_count_reg[8]/Q
                         net (fo=7, routed)           0.108     0.199    vgac_unit/h_count_reg[8]
    SLICE_X71Y107        LUT6 (Prop_lut6_I0_O)        0.064     0.263 r  vgac_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.263    vgac_unit/p_0_in_0[9]
    SLICE_X71Y107        FDRE                                         r  vgac_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delta_x_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delta_x_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.109%)  route 0.138ns (51.891%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDCE                         0.000     0.000 r  moon_unit/delta_x_reg_C/C
    SLICE_X65Y113        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/delta_x_reg_C/Q
                         net (fo=2, routed)           0.138     0.238    moon_unit/delta_x_reg_C_n_0
    SLICE_X65Y113        LUT3 (Prop_lut3_I2_O)        0.028     0.266 r  moon_unit/delta_x_C_i_1/O
                         net (fo=1, routed)           0.000     0.266    moon_unit/delta_x_C_i_1_n_0
    SLICE_X65Y113        FDCE                                         r  moon_unit/delta_x_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.097%)  route 0.138ns (51.903%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[0]/C
    SLICE_X69Y106        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[0]/Q
                         net (fo=10, routed)          0.138     0.238    vgac_unit/h_count_reg[0]
    SLICE_X69Y106        LUT2 (Prop_lut2_I0_O)        0.028     0.266 r  vgac_unit/col_addr[1]_i_1/O
                         net (fo=4, routed)           0.000     0.266    vgac_unit/h_count_reg[6]_0[1]
    SLICE_X69Y106        FDRE                                         r  vgac_unit/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.129ns (46.967%)  route 0.146ns (53.033%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[4]/C
    SLICE_X71Y104        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vgac_unit/v_count_reg[4]/Q
                         net (fo=10, routed)          0.146     0.246    vgac_unit/v_count_reg_n_0_[4]
    SLICE_X71Y104        LUT5 (Prop_lut5_I4_O)        0.029     0.275 r  vgac_unit/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.275    vgac_unit/v_count[4]_i_1_n_0
    SLICE_X71Y104        FDCE                                         r  vgac_unit/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.173ns (62.206%)  route 0.105ns (37.794%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[7]/C
    SLICE_X70Y105        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  vgac_unit/v_count_reg[7]/Q
                         net (fo=8, routed)           0.105     0.212    vgac_unit/v_count_reg_n_0_[7]
    SLICE_X70Y105        LUT6 (Prop_lut6_I4_O)        0.066     0.278 r  vgac_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.278    vgac_unit/v_count[8]_i_1_n_0
    SLICE_X70Y105        FDCE                                         r  vgac_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.493%)  route 0.132ns (47.507%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[5]/C
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vgac_unit/h_count_reg[5]/Q
                         net (fo=9, routed)           0.132     0.250    vgac_unit/h_count_reg[5]
    SLICE_X71Y107        LUT3 (Prop_lut3_I0_O)        0.028     0.278 r  vgac_unit/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.278    vgac_unit/p_0_in_0[6]
    SLICE_X71Y107        FDRE                                         r  vgac_unit/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.146ns (52.305%)  route 0.133ns (47.695%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y107        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[5]/C
    SLICE_X70Y107        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vgac_unit/h_count_reg[5]/Q
                         net (fo=9, routed)           0.133     0.251    vgac_unit/h_count_reg[5]
    SLICE_X71Y107        LUT4 (Prop_lut4_I2_O)        0.028     0.279 r  vgac_unit/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.279    vgac_unit/p_0_in_0[7]
    SLICE_X71Y107        FDRE                                         r  vgac_unit/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.750%)  route 0.152ns (54.250%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[4]/C
    SLICE_X71Y104        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vgac_unit/v_count_reg[4]/Q
                         net (fo=10, routed)          0.152     0.252    vgac_unit/v_count_reg_n_0_[4]
    SLICE_X70Y105        LUT4 (Prop_lut4_I1_O)        0.028     0.280 r  vgac_unit/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.280    vgac_unit/v_count[6]_i_1_n_0
    SLICE_X70Y105        FDCE                                         r  vgac_unit/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music_unit/pre_set_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.496ns  (logic 4.083ns (43.000%)  route 5.413ns (57.000%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.384     4.399    music_unit/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  music_unit/pre_set_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  music_unit/pre_set_reg[15]/Q
                         net (fo=42, routed)          1.656     6.314    music_unit/pre_set[15]
    SLICE_X49Y63         LUT4 (Prop_lut4_I1_O)        0.043     6.357 r  music_unit/buzzer_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     6.357    music_unit/buzzer_OBUF_inst_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.550 r  music_unit/buzzer_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.550    music_unit/buzzer_OBUF_inst_i_3_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.689 r  music_unit/buzzer_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.471     7.161    music_unit/beep
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.131     7.292 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.285    10.577    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318    13.895 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    13.895    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 health_unit/health_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 3.696ns (40.504%)  route 5.429ns (59.496%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.227     4.242    health_unit/clk_IBUF_BUFG
    SLICE_X65Y102        FDRE                                         r  health_unit/health_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDRE (Prop_fdre_C_Q)         0.223     4.465 r  health_unit/health_reg[1]/Q
                         net (fo=2, routed)           0.633     5.098    disp_unit/c0/health[0]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.049     5.147 r  disp_unit/c0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.929     6.076    disp_unit/c0/s_logisimBus12[3]
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.136     6.212 r  disp_unit/c0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.867    10.080    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    13.368 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.368    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 health_unit/health_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 3.673ns (40.431%)  route 5.411ns (59.569%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.227     4.242    health_unit/clk_IBUF_BUFG
    SLICE_X65Y102        FDRE                                         r  health_unit/health_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDRE (Prop_fdre_C_Q)         0.223     4.465 r  health_unit/health_reg[1]/Q
                         net (fo=2, routed)           0.633     5.098    disp_unit/c0/health[0]
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.049     5.147 r  disp_unit/c0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.931     6.078    disp_unit/c0/s_logisimBus12[3]
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.136     6.214 r  disp_unit/c0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.847    10.061    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    13.326 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.326    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/num_life_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.783ns  (logic 3.660ns (41.665%)  route 5.124ns (58.335%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.401     4.416    FSM_unit/clk_IBUF_BUFG
    SLICE_X68Y99         FDPE                                         r  FSM_unit/num_life_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDPE (Prop_fdpe_C_Q)         0.236     4.652 f  FSM_unit/num_life_reg[1]/Q
                         net (fo=7, routed)           0.550     5.203    disp_unit/c0/Q[1]
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.124     5.327 f  disp_unit/c0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.741     6.068    disp_unit/c0/s_logisimBus12[1]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.043     6.111 r  disp_unit/c0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.832     9.943    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    13.199 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.199    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/num_life_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.765ns  (logic 3.658ns (41.734%)  route 5.107ns (58.266%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.401     4.416    FSM_unit/clk_IBUF_BUFG
    SLICE_X68Y99         FDPE                                         r  FSM_unit/num_life_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDPE (Prop_fdpe_C_Q)         0.236     4.652 r  FSM_unit/num_life_reg[1]/Q
                         net (fo=7, routed)           0.550     5.203    disp_unit/c0/Q[1]
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.124     5.327 r  disp_unit/c0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.816     6.142    disp_unit/c0/s_logisimBus12[1]
    SLICE_X62Y85         LUT6 (Prop_lut6_I5_O)        0.043     6.185 r  disp_unit/c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.741     9.926    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.255    13.181 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.181    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/num_life_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.745ns  (logic 3.686ns (42.147%)  route 5.059ns (57.853%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.401     4.416    FSM_unit/clk_IBUF_BUFG
    SLICE_X68Y99         FDPE                                         r  FSM_unit/num_life_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDPE (Prop_fdpe_C_Q)         0.236     4.652 r  FSM_unit/num_life_reg[1]/Q
                         net (fo=7, routed)           0.550     5.203    disp_unit/c0/Q[1]
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.124     5.327 r  disp_unit/c0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.745     6.072    disp_unit/c0/s_logisimBus12[1]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.043     6.115 r  disp_unit/c0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.764     9.879    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    13.161 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.161    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/num_life_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 3.682ns (42.334%)  route 5.016ns (57.666%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.401     4.416    FSM_unit/clk_IBUF_BUFG
    SLICE_X68Y99         FDPE                                         r  FSM_unit/num_life_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDPE (Prop_fdpe_C_Q)         0.236     4.652 r  FSM_unit/num_life_reg[1]/Q
                         net (fo=7, routed)           0.550     5.203    disp_unit/c0/Q[1]
    SLICE_X65Y99         LUT4 (Prop_lut4_I0_O)        0.124     5.327 r  disp_unit/c0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.739     6.065    disp_unit/c0/s_logisimBus12[1]
    SLICE_X62Y85         LUT6 (Prop_lut6_I5_O)        0.043     6.108 r  disp_unit/c0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.727     9.835    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    13.114 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.114    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.768ns  (logic 3.644ns (41.565%)  route 5.124ns (58.435%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.223     4.467 r  FSM_unit/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          1.189     5.656    FSM_unit/game_state__0[1]
    SLICE_X66Y99         LUT3 (Prop_lut3_I2_O)        0.051     5.707 r  FSM_unit/game_state_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.935     9.642    game_state_out_OBUF[1]
    Y25                  OBUF (Prop_obuf_I_O)         3.370    13.012 r  game_state_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.012    game_state_out[1]
    Y25                                                               r  game_state_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 3.655ns (41.880%)  route 5.073ns (58.120%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.223     4.467 f  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=48, routed)          1.137     5.604    FSM_unit/game_state__0[2]
    SLICE_X68Y98         LUT2 (Prop_lut2_I1_O)        0.047     5.651 r  FSM_unit/game_state_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.936     9.587    game_state_out_OBUF[0]
    AA23                 OBUF (Prop_obuf_I_O)         3.385    12.972 r  game_state_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.972    game_state_out[0]
    AA23                                                              r  game_state_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.710ns  (logic 3.575ns (41.042%)  route 5.135ns (58.958%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.229     4.244    FSM_unit/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.223     4.467 f  FSM_unit/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          1.205     5.672    FSM_unit/game_state__0[1]
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.043     5.715 r  FSM_unit/game_state_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.931     9.646    game_state_out_OBUF[2]
    AB26                 OBUF (Prop_obuf_I_O)         3.309    12.954 r  game_state_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.954    game_state_out[2]
    AB26                                                              r  game_state_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_unit/player_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.146ns (63.545%)  route 0.084ns (36.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.546     1.792    player_unit/clk_IBUF_BUFG
    SLICE_X68Y107        FDRE                                         r  player_unit/player_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.118     1.910 r  player_unit/player_x_reg_reg[6]/Q
                         net (fo=43, routed)          0.084     1.994    player_unit/player_x[6]
    SLICE_X69Y107        LUT6 (Prop_lut6_I1_O)        0.028     2.022 r  player_unit/player_x_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.022    player_unit/player_x_next[6]_i_1_n_0
    SLICE_X69Y107        FDPE                                         r  player_unit/player_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.146ns (62.164%)  route 0.089ns (37.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.545     1.791    player_unit/clk_IBUF_BUFG
    SLICE_X68Y110        FDRE                                         r  player_unit/player_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y110        FDRE (Prop_fdre_C_Q)         0.118     1.909 r  player_unit/player_y_reg_reg[3]/Q
                         net (fo=38, routed)          0.089     1.998    player_unit/Q[3]
    SLICE_X69Y110        LUT6 (Prop_lut6_I1_O)        0.028     2.026 r  player_unit/player_y_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.026    player_unit/player_y_next[3]_i_1_n_0
    SLICE_X69Y110        FDCE                                         r  player_unit/player_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_x_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.146ns (61.967%)  route 0.090ns (38.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.546     1.792    player_unit/clk_IBUF_BUFG
    SLICE_X68Y107        FDRE                                         r  player_unit/player_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.118     1.910 r  player_unit/player_x_reg_reg[7]/Q
                         net (fo=40, routed)          0.090     1.999    player_unit/player_x[7]
    SLICE_X69Y107        LUT6 (Prop_lut6_I1_O)        0.028     2.027 r  player_unit/player_x_next[7]_i_1/O
                         net (fo=1, routed)           0.000     2.027    player_unit/player_x_next[7]_i_1_n_0
    SLICE_X69Y107        FDPE                                         r  player_unit/player_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.634%)  route 0.152ns (54.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.547     1.793    player_unit/clk_IBUF_BUFG
    SLICE_X67Y106        FDRE                                         r  player_unit/player_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.100     1.893 r  player_unit/player_x_reg_reg[3]/Q
                         net (fo=21, routed)          0.152     2.045    player_unit/player_x[3]
    SLICE_X68Y106        LUT6 (Prop_lut6_I0_O)        0.028     2.073 r  player_unit/player_x_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.073    player_unit/player_x_next[3]_i_1_n_0
    SLICE_X68Y106        FDCE                                         r  player_unit/player_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.146ns (51.167%)  route 0.139ns (48.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.545     1.791    player_unit/clk_IBUF_BUFG
    SLICE_X68Y110        FDRE                                         r  player_unit/player_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y110        FDRE (Prop_fdre_C_Q)         0.118     1.909 r  player_unit/player_y_reg_reg[8]/Q
                         net (fo=30, routed)          0.139     2.048    player_unit/Q[8]
    SLICE_X69Y110        LUT6 (Prop_lut6_I2_O)        0.028     2.076 r  player_unit/player_y_next[8]_i_1/O
                         net (fo=1, routed)           0.000     2.076    player_unit/player_y_next[8]_i_1_n_0
    SLICE_X69Y110        FDPE                                         r  player_unit/player_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_y_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.146ns (51.167%)  route 0.139ns (48.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.545     1.791    player_unit/clk_IBUF_BUFG
    SLICE_X68Y110        FDRE                                         r  player_unit/player_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y110        FDRE (Prop_fdre_C_Q)         0.118     1.909 r  player_unit/player_y_reg_reg[8]/Q
                         net (fo=30, routed)          0.139     2.048    player_unit/Q[8]
    SLICE_X69Y110        LUT5 (Prop_lut5_I2_O)        0.028     2.076 r  player_unit/player_y_next[9]_i_1/O
                         net (fo=1, routed)           0.000     2.076    player_unit/player_y_next[9]_i_1_n_0
    SLICE_X69Y110        FDCE                                         r  player_unit/player_y_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.178ns (60.126%)  route 0.118ns (39.874%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.541     1.787    moon_unit/clk_IBUF_BUFG
    SLICE_X65Y116        FDRE                                         r  moon_unit/moon_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  moon_unit/moon_x_reg_reg[4]/Q
                         net (fo=13, routed)          0.118     2.005    moon_unit/moon_x_reg_reg[8]_0[4]
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.028     2.033 r  moon_unit/moon_x_next[7]_i_5/O
                         net (fo=1, routed)           0.000     2.033    moon_unit/moon_x_next[7]_i_5_n_0
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.083 r  moon_unit/moon_x_next_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.083    moon_unit/moon_x_next_reg[7]_i_1_n_7
    SLICE_X64Y116        FDCE                                         r  moon_unit/moon_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.128ns (42.907%)  route 0.170ns (57.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.547     1.793    player_unit/clk_IBUF_BUFG
    SLICE_X67Y106        FDRE                                         r  player_unit/player_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.100     1.893 r  player_unit/player_x_reg_reg[4]/Q
                         net (fo=39, routed)          0.170     2.063    player_unit/player_x[4]
    SLICE_X68Y106        LUT5 (Prop_lut5_I3_O)        0.028     2.091 r  player_unit/player_x_next[4]_i_1/O
                         net (fo=1, routed)           0.000     2.091    player_unit/player_x_next[4]_i_1_n_0
    SLICE_X68Y106        FDCE                                         r  player_unit/player_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.174ns (56.642%)  route 0.133ns (43.358%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.542     1.788    moon_unit/clk_IBUF_BUFG
    SLICE_X63Y115        FDRE                                         r  moon_unit/moon_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  moon_unit/moon_x_reg_reg[3]/Q
                         net (fo=15, routed)          0.133     2.021    moon_unit/moon_x_reg_reg[8]_0[3]
    SLICE_X64Y115        LUT2 (Prop_lut2_I1_O)        0.028     2.049 r  moon_unit/moon_x_next[3]_i_2/O
                         net (fo=1, routed)           0.000     2.049    moon_unit/moon_x_next[3]_i_2_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.095 r  moon_unit/moon_x_next_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.095    moon_unit/moon_x_next_reg[3]_i_1_n_4
    SLICE_X64Y115        FDCE                                         r  moon_unit/moon_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_x_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.146ns (48.150%)  route 0.157ns (51.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.546     1.792    player_unit/clk_IBUF_BUFG
    SLICE_X68Y107        FDRE                                         r  player_unit/player_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.118     1.910 r  player_unit/player_x_reg_reg[5]/Q
                         net (fo=44, routed)          0.157     2.067    player_unit/player_x[5]
    SLICE_X69Y107        LUT6 (Prop_lut6_I3_O)        0.028     2.095 r  player_unit/player_x_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.095    player_unit/player_x_next[5]_i_1_n_0
    SLICE_X69Y107        FDCE                                         r  player_unit/player_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4173 Endpoints
Min Delay          4173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.784ns  (logic 2.907ns (18.417%)  route 12.877ns (81.583%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y42          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)         8.575    11.435    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y96          LUT5 (Prop_lut5_I4_O)        0.047    11.482 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_195_LOPT_REMAP/O
                         net (fo=1, routed)           4.303    15.784    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_103
    RAMB36_X0Y41         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.290     4.065    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y41         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.977ns  (logic 2.907ns (19.410%)  route 12.070ns (80.590%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y42          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)         8.960    11.820    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y108         LUT5 (Prop_lut5_I4_O)        0.047    11.867 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_188_LOPT_REMAP/O
                         net (fo=1, routed)           3.110    14.977    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_99
    RAMB36_X0Y39         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.161     3.936    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 hecatia_unit/addr_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.815ns  (logic 1.124ns (7.587%)  route 13.691ns (92.413%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        LDCE                         0.000     0.000 r  hecatia_unit/addr_reg_reg[3]/G
    SLICE_X61Y105        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  hecatia_unit/addr_reg_reg[3]/Q
                         net (fo=982, routed)         8.214     8.507    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043     8.550 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58/O
                         net (fo=11, routed)          1.046     9.596    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.043     9.639 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     9.639    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32_n_0
    SLICE_X63Y78         MUXF7 (Prop_muxf7_I1_O)      0.122     9.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.761    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13_n_0
    SLICE_X63Y78         MUXF8 (Prop_muxf8_I0_O)      0.045     9.806 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.714    10.520    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I1_O)        0.126    10.646 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.646    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X54Y81         MUXF7 (Prop_muxf7_I0_O)      0.115    10.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.724    11.485    hecatia_unit/spo[7]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.122    11.607 f  hecatia_unit/rgb_out[11]_i_24/O
                         net (fo=1, routed)           0.349    11.957    hecatia_unit/rgb_out[11]_i_24_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.043    12.000 f  hecatia_unit/rgb_out[11]_i_19/O
                         net (fo=1, routed)           0.557    12.557    vgac_unit/hecatia_on1
    SLICE_X57Y107        LUT6 (Prop_lut6_I1_O)        0.043    12.600 f  vgac_unit/rgb_out[11]_i_10/O
                         net (fo=13, routed)          1.131    13.731    vgac_unit/game_en_reg_0
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.043    13.774 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.485    14.259    player_unit/rgb_out_reg[11]_2
    SLICE_X62Y96         LUT6 (Prop_lut6_I5_O)        0.043    14.302 r  player_unit/rgb_out[4]_i_2/O
                         net (fo=1, routed)           0.470    14.772    FSM_unit/rgb_out_reg[4]
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.043    14.815 r  FSM_unit/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    14.815    rgb_next[4]
    SLICE_X54Y96         FDRE                                         r  rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264     4.039    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  rgb_out_reg[4]/C

Slack:                    inf
  Source:                 hecatia_unit/addr_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.778ns  (logic 1.124ns (7.606%)  route 13.654ns (92.394%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        LDCE                         0.000     0.000 r  hecatia_unit/addr_reg_reg[3]/G
    SLICE_X61Y105        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  hecatia_unit/addr_reg_reg[3]/Q
                         net (fo=982, routed)         8.214     8.507    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043     8.550 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58/O
                         net (fo=11, routed)          1.046     9.596    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.043     9.639 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     9.639    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32_n_0
    SLICE_X63Y78         MUXF7 (Prop_muxf7_I1_O)      0.122     9.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.761    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13_n_0
    SLICE_X63Y78         MUXF8 (Prop_muxf8_I0_O)      0.045     9.806 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.714    10.520    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I1_O)        0.126    10.646 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.646    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X54Y81         MUXF7 (Prop_muxf7_I0_O)      0.115    10.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.724    11.485    hecatia_unit/spo[7]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.122    11.607 f  hecatia_unit/rgb_out[11]_i_24/O
                         net (fo=1, routed)           0.349    11.957    hecatia_unit/rgb_out[11]_i_24_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.043    12.000 f  hecatia_unit/rgb_out[11]_i_19/O
                         net (fo=1, routed)           0.557    12.557    vgac_unit/hecatia_on1
    SLICE_X57Y107        LUT6 (Prop_lut6_I1_O)        0.043    12.600 f  vgac_unit/rgb_out[11]_i_10/O
                         net (fo=13, routed)          1.131    13.731    vgac_unit/game_en_reg_0
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.043    13.774 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.490    14.264    player_unit/rgb_out_reg[11]_2
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.043    14.307 r  player_unit/rgb_out[0]_i_2/O
                         net (fo=1, routed)           0.428    14.735    FSM_unit/rgb_out_reg[0]
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.043    14.778 r  FSM_unit/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.778    rgb_next[0]
    SLICE_X58Y97         FDRE                                         r  rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.261     4.036    clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  rgb_out_reg[0]/C

Slack:                    inf
  Source:                 hecatia_unit/addr_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.751ns  (logic 1.124ns (7.620%)  route 13.627ns (92.380%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        LDCE                         0.000     0.000 r  hecatia_unit/addr_reg_reg[3]/G
    SLICE_X61Y105        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  hecatia_unit/addr_reg_reg[3]/Q
                         net (fo=982, routed)         8.214     8.507    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043     8.550 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58/O
                         net (fo=11, routed)          1.046     9.596    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.043     9.639 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     9.639    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32_n_0
    SLICE_X63Y78         MUXF7 (Prop_muxf7_I1_O)      0.122     9.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.761    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13_n_0
    SLICE_X63Y78         MUXF8 (Prop_muxf8_I0_O)      0.045     9.806 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.714    10.520    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I1_O)        0.126    10.646 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.646    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X54Y81         MUXF7 (Prop_muxf7_I0_O)      0.115    10.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.724    11.485    hecatia_unit/spo[7]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.122    11.607 f  hecatia_unit/rgb_out[11]_i_24/O
                         net (fo=1, routed)           0.349    11.957    hecatia_unit/rgb_out[11]_i_24_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.043    12.000 f  hecatia_unit/rgb_out[11]_i_19/O
                         net (fo=1, routed)           0.557    12.557    vgac_unit/hecatia_on1
    SLICE_X57Y107        LUT6 (Prop_lut6_I1_O)        0.043    12.600 f  vgac_unit/rgb_out[11]_i_10/O
                         net (fo=13, routed)          1.131    13.731    vgac_unit/game_en_reg_0
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.043    13.774 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.438    14.211    player_unit/rgb_out_reg[11]_2
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.043    14.254 r  player_unit/rgb_out[6]_i_2/O
                         net (fo=1, routed)           0.454    14.708    FSM_unit/rgb_out_reg[6]
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.043    14.751 r  FSM_unit/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    14.751    rgb_next[6]
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264     4.039    clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[6]/C

Slack:                    inf
  Source:                 hecatia_unit/addr_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.751ns  (logic 1.124ns (7.620%)  route 13.627ns (92.380%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        LDCE                         0.000     0.000 r  hecatia_unit/addr_reg_reg[3]/G
    SLICE_X61Y105        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  hecatia_unit/addr_reg_reg[3]/Q
                         net (fo=982, routed)         8.214     8.507    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043     8.550 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58/O
                         net (fo=11, routed)          1.046     9.596    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.043     9.639 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     9.639    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32_n_0
    SLICE_X63Y78         MUXF7 (Prop_muxf7_I1_O)      0.122     9.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.761    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13_n_0
    SLICE_X63Y78         MUXF8 (Prop_muxf8_I0_O)      0.045     9.806 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.714    10.520    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I1_O)        0.126    10.646 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.646    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X54Y81         MUXF7 (Prop_muxf7_I0_O)      0.115    10.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.724    11.485    hecatia_unit/spo[7]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.122    11.607 f  hecatia_unit/rgb_out[11]_i_24/O
                         net (fo=1, routed)           0.349    11.957    hecatia_unit/rgb_out[11]_i_24_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.043    12.000 f  hecatia_unit/rgb_out[11]_i_19/O
                         net (fo=1, routed)           0.557    12.557    vgac_unit/hecatia_on1
    SLICE_X57Y107        LUT6 (Prop_lut6_I1_O)        0.043    12.600 f  vgac_unit/rgb_out[11]_i_10/O
                         net (fo=13, routed)          1.131    13.731    vgac_unit/game_en_reg_0
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.043    13.774 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.435    14.209    player_unit/rgb_out_reg[11]_2
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.043    14.252 r  player_unit/rgb_out[7]_i_2/O
                         net (fo=1, routed)           0.456    14.708    FSM_unit/rgb_out_reg[7]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.043    14.751 r  FSM_unit/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    14.751    rgb_next[7]
    SLICE_X54Y99         FDRE                                         r  rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264     4.039    clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  rgb_out_reg[7]/C

Slack:                    inf
  Source:                 hecatia_unit/addr_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.735ns  (logic 1.124ns (7.628%)  route 13.611ns (92.372%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        LDCE                         0.000     0.000 r  hecatia_unit/addr_reg_reg[3]/G
    SLICE_X61Y105        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  hecatia_unit/addr_reg_reg[3]/Q
                         net (fo=982, routed)         8.214     8.507    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043     8.550 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58/O
                         net (fo=11, routed)          1.046     9.596    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.043     9.639 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     9.639    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32_n_0
    SLICE_X63Y78         MUXF7 (Prop_muxf7_I1_O)      0.122     9.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.761    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13_n_0
    SLICE_X63Y78         MUXF8 (Prop_muxf8_I0_O)      0.045     9.806 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.714    10.520    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I1_O)        0.126    10.646 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.646    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X54Y81         MUXF7 (Prop_muxf7_I0_O)      0.115    10.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.724    11.485    hecatia_unit/spo[7]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.122    11.607 f  hecatia_unit/rgb_out[11]_i_24/O
                         net (fo=1, routed)           0.349    11.957    hecatia_unit/rgb_out[11]_i_24_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.043    12.000 f  hecatia_unit/rgb_out[11]_i_19/O
                         net (fo=1, routed)           0.557    12.557    vgac_unit/hecatia_on1
    SLICE_X57Y107        LUT6 (Prop_lut6_I1_O)        0.043    12.600 f  vgac_unit/rgb_out[11]_i_10/O
                         net (fo=13, routed)          1.131    13.731    vgac_unit/game_en_reg_0
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.043    13.774 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.428    14.201    player_unit/rgb_out_reg[11]_2
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.043    14.244 r  player_unit/rgb_out[5]_i_2/O
                         net (fo=1, routed)           0.447    14.692    FSM_unit/rgb_out_reg[5]
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.043    14.735 r  FSM_unit/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    14.735    rgb_next[5]
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264     4.039    clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[5]/C

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.719ns  (logic 2.912ns (19.784%)  route 11.807ns (80.216%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y42          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.860     2.860 f  cover_unit/addr/P[15]
                         net (fo=212, routed)         8.453    11.313    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[15]
    SLICE_X9Y96          LUT5 (Prop_lut5_I4_O)        0.052    11.365 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_197_LOPT_REMAP/O
                         net (fo=1, routed)           3.354    14.719    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_104
    RAMB36_X1Y40         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.289     4.064    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y40         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 hecatia_unit/addr_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.718ns  (logic 1.124ns (7.637%)  route 13.594ns (92.363%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        LDCE                         0.000     0.000 r  hecatia_unit/addr_reg_reg[3]/G
    SLICE_X61Y105        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  hecatia_unit/addr_reg_reg[3]/Q
                         net (fo=982, routed)         8.214     8.507    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043     8.550 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58/O
                         net (fo=11, routed)          1.046     9.596    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.043     9.639 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     9.639    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32_n_0
    SLICE_X63Y78         MUXF7 (Prop_muxf7_I1_O)      0.122     9.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.761    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13_n_0
    SLICE_X63Y78         MUXF8 (Prop_muxf8_I0_O)      0.045     9.806 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.714    10.520    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I1_O)        0.126    10.646 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.646    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X54Y81         MUXF7 (Prop_muxf7_I0_O)      0.115    10.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.724    11.485    hecatia_unit/spo[7]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.122    11.607 f  hecatia_unit/rgb_out[11]_i_24/O
                         net (fo=1, routed)           0.349    11.957    hecatia_unit/rgb_out[11]_i_24_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.043    12.000 f  hecatia_unit/rgb_out[11]_i_19/O
                         net (fo=1, routed)           0.557    12.557    vgac_unit/hecatia_on1
    SLICE_X57Y107        LUT6 (Prop_lut6_I1_O)        0.043    12.600 f  vgac_unit/rgb_out[11]_i_10/O
                         net (fo=13, routed)          1.131    13.731    vgac_unit/game_en_reg_0
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.043    13.774 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.415    14.188    player_unit/rgb_out_reg[11]_2
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.043    14.231 r  player_unit/rgb_out[10]_i_2/O
                         net (fo=1, routed)           0.443    14.675    FSM_unit/rgb_out_reg[10]
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.043    14.718 r  FSM_unit/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    14.718    rgb_next[10]
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.264     4.039    clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  rgb_out_reg[10]/C

Slack:                    inf
  Source:                 hecatia_unit/addr_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.710ns  (logic 1.124ns (7.641%)  route 13.586ns (92.359%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        LDCE                         0.000     0.000 r  hecatia_unit/addr_reg_reg[3]/G
    SLICE_X61Y105        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  hecatia_unit/addr_reg_reg[3]/Q
                         net (fo=982, routed)         8.214     8.507    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043     8.550 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58/O
                         net (fo=11, routed)          1.046     9.596    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_58_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.043     9.639 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     9.639    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_32_n_0
    SLICE_X63Y78         MUXF7 (Prop_muxf7_I1_O)      0.122     9.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.761    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_13_n_0
    SLICE_X63Y78         MUXF8 (Prop_muxf8_I0_O)      0.045     9.806 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.714    10.520    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I1_O)        0.126    10.646 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.646    hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X54Y81         MUXF7 (Prop_muxf7_I0_O)      0.115    10.761 r  hecatia_unit/hecatia_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           0.724    11.485    hecatia_unit/spo[7]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.122    11.607 f  hecatia_unit/rgb_out[11]_i_24/O
                         net (fo=1, routed)           0.349    11.957    hecatia_unit/rgb_out[11]_i_24_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.043    12.000 f  hecatia_unit/rgb_out[11]_i_19/O
                         net (fo=1, routed)           0.557    12.557    vgac_unit/hecatia_on1
    SLICE_X57Y107        LUT6 (Prop_lut6_I1_O)        0.043    12.600 f  vgac_unit/rgb_out[11]_i_10/O
                         net (fo=13, routed)          1.131    13.731    vgac_unit/game_en_reg_0
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.043    13.774 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=12, routed)          0.431    14.205    player_unit/rgb_out_reg[11]_2
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.043    14.248 r  player_unit/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.419    14.667    FSM_unit/rgb_out_reg[11]_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I2_O)        0.043    14.710 r  FSM_unit/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    14.710    rgb_next[11]
    SLICE_X57Y97         FDRE                                         r  rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         1.261     4.036    clk_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  rgb_out_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moon_unit/delay_next_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.648%)  route 0.104ns (53.352%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[3]_C/C
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  moon_unit/delay_next_reg[3]_C/Q
                         net (fo=1, routed)           0.104     0.195    moon_unit/delay_next_reg[3]_C_n_0
    SLICE_X60Y115        FDRE                                         r  moon_unit/delay_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.735     2.220    moon_unit/clk_IBUF_BUFG
    SLICE_X60Y115        FDRE                                         r  moon_unit/delay_reg_reg[3]/C

Slack:                    inf
  Source:                 moon_unit/moon_y_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE                         0.000     0.000 r  moon_unit/moon_y_next_reg[3]/C
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_y_next_reg[3]/Q
                         net (fo=1, routed)           0.099     0.199    moon_unit/moon_y_next[3]
    SLICE_X60Y113        FDRE                                         r  moon_unit/moon_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.736     2.221    moon_unit/clk_IBUF_BUFG
    SLICE_X60Y113        FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C

Slack:                    inf
  Source:                 laser_unit/laser_y_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            laser_unit/laser_y_reg_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.721%)  route 0.108ns (54.279%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDCE                         0.000     0.000 r  laser_unit/laser_y_next_reg[9]/C
    SLICE_X61Y110        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  laser_unit/laser_y_next_reg[9]/Q
                         net (fo=4, routed)           0.108     0.199    laser_unit/laser_y_next_reg[9]_0[9]
    SLICE_X61Y112        FDPE                                         r  laser_unit/laser_y_reg_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.737     2.222    laser_unit/clk_IBUF_BUFG
    SLICE_X61Y112        FDPE                                         r  laser_unit/laser_y_reg_reg[9]_P/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.124%)  route 0.104ns (50.876%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[4]_C/C
    SLICE_X59Y115        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/delay_next_reg[4]_C/Q
                         net (fo=1, routed)           0.104     0.204    moon_unit/delay_next_reg[4]_C_n_0
    SLICE_X60Y115        FDRE                                         r  moon_unit/delay_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.735     2.220    moon_unit/clk_IBUF_BUFG
    SLICE_X60Y115        FDRE                                         r  moon_unit/delay_reg_reg[4]/C

Slack:                    inf
  Source:                 laser_unit/laser_x_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            laser_unit/laser_x_reg_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.528%)  route 0.110ns (52.472%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDCE                         0.000     0.000 r  laser_unit/laser_x_next_reg[8]/C
    SLICE_X65Y109        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  laser_unit/laser_x_next_reg[8]/Q
                         net (fo=4, routed)           0.110     0.210    laser_unit/laser_x_next_reg[8]_0[8]
    SLICE_X62Y108        FDPE                                         r  laser_unit/laser_x_reg_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.743     2.228    laser_unit/clk_IBUF_BUFG
    SLICE_X62Y108        FDPE                                         r  laser_unit/laser_x_reg_reg[8]_P/C

Slack:                    inf
  Source:                 moon_unit/moon_x_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_x_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDCE                         0.000     0.000 r  moon_unit/moon_x_next_reg[1]/C
    SLICE_X64Y115        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/moon_x_next_reg[1]/Q
                         net (fo=1, routed)           0.094     0.212    moon_unit/moon_x_next[1]
    SLICE_X63Y115        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.738     2.223    moon_unit/clk_IBUF_BUFG
    SLICE_X63Y115        FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.130%)  route 0.104ns (46.870%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y115        FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[0]_C/C
    SLICE_X58Y115        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/delay_next_reg[0]_C/Q
                         net (fo=1, routed)           0.104     0.222    moon_unit/delay_next_reg[0]_C_n_0
    SLICE_X60Y115        FDRE                                         r  moon_unit/delay_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.735     2.220    moon_unit/clk_IBUF_BUFG
    SLICE_X60Y115        FDRE                                         r  moon_unit/delay_reg_reg[0]/C

Slack:                    inf
  Source:                 player_unit/player_x_next_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            player_unit/player_x_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.140ns (59.354%)  route 0.096ns (40.646%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y107        FDPE                         0.000     0.000 r  player_unit/player_x_next_reg[6]/C
    SLICE_X69Y107        FDPE (Prop_fdpe_C_Q)         0.140     0.140 r  player_unit/player_x_next_reg[6]/Q
                         net (fo=1, routed)           0.096     0.236    player_unit/player_x_next[6]
    SLICE_X68Y107        FDRE                                         r  player_unit/player_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.745     2.230    player_unit/clk_IBUF_BUFG
    SLICE_X68Y107        FDRE                                         r  player_unit/player_x_reg_reg[6]/C

Slack:                    inf
  Source:                 player_unit/player_x_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            player_unit/player_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.140ns (59.354%)  route 0.096ns (40.646%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDCE                         0.000     0.000 r  player_unit/player_x_next_reg[8]/C
    SLICE_X65Y107        FDCE (Prop_fdce_C_Q)         0.140     0.140 r  player_unit/player_x_next_reg[8]/Q
                         net (fo=1, routed)           0.096     0.236    player_unit/player_x_next[8]
    SLICE_X64Y107        FDRE                                         r  player_unit/player_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.743     2.228    player_unit/clk_IBUF_BUFG
    SLICE_X64Y107        FDRE                                         r  player_unit/player_x_reg_reg[8]/C

Slack:                    inf
  Source:                 player_unit/player_y_next_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            player_unit/player_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.140ns (59.354%)  route 0.096ns (40.646%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y109        FDPE                         0.000     0.000 r  player_unit/player_y_next_reg[4]/C
    SLICE_X71Y109        FDPE (Prop_fdpe_C_Q)         0.140     0.140 r  player_unit/player_y_next_reg[4]/Q
                         net (fo=1, routed)           0.096     0.236    player_unit/player_y_next[4]
    SLICE_X70Y110        FDRE                                         r  player_unit/player_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=937, routed)         0.744     2.229    player_unit/clk_IBUF_BUFG
    SLICE_X70Y110        FDRE                                         r  player_unit/player_y_reg_reg[4]/C





