{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485266822046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485266822048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 15:07:01 2017 " "Processing started: Tue Jan 24 15:07:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485266822048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485266822048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ampel -c ampel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485266822049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1485266822299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ampel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ampel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ampel-behavioral " "Found design unit 1: ampel-behavioral" {  } { { "ampel.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/ampel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485266822852 ""} { "Info" "ISGN_ENTITY_NAME" "1 ampel " "Found entity 1: ampel" {  } { { "ampel.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/ampel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485266822852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485266822852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lamp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lamp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lamp-behavioral " "Found design unit 1: lamp-behavioral" {  } { { "lamp.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/lamp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485266822853 ""} { "Info" "ISGN_ENTITY_NAME" "1 lamp " "Found entity 1: lamp" {  } { { "lamp.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/lamp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485266822853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485266822853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teiler-behave " "Found design unit 1: teiler-behave" {  } { { "teiler.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/teiler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485266822854 ""} { "Info" "ISGN_ENTITY_NAME" "1 teiler " "Found entity 1: teiler" {  } { { "teiler.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/teiler.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485266822854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485266822854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ampel " "Elaborating entity \"ampel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1485266822932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lamp lamp:ampel0 " "Elaborating entity \"lamp\" for hierarchy \"lamp:ampel0\"" {  } { { "ampel.vhd" "ampel0" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/ampel.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266822956 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "light lamp.vhd(22) " "VHDL Process Statement warning at lamp.vhd(22): inferring latch(es) for signal or variable \"light\", which holds its previous value in one or more paths through the process" {  } { { "lamp.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/lamp.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1485266822957 "|ampel|lamp:ampel0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[0\] lamp.vhd(22) " "Inferred latch for \"light\[0\]\" at lamp.vhd(22)" {  } { { "lamp.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/lamp.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485266822957 "|ampel|lamp:ampel0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[1\] lamp.vhd(22) " "Inferred latch for \"light\[1\]\" at lamp.vhd(22)" {  } { { "lamp.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/lamp.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485266822957 "|ampel|lamp:ampel0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[2\] lamp.vhd(22) " "Inferred latch for \"light\[2\]\" at lamp.vhd(22)" {  } { { "lamp.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/lamp.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485266822958 "|ampel|lamp:ampel0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teiler teiler:clock " "Elaborating entity \"teiler\" for hierarchy \"teiler:clock\"" {  } { { "ampel.vhd" "clock" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/ampel.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266822962 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_counter12 teiler.vhd(59) " "VHDL Process Statement warning at teiler.vhd(59): signal \"q_counter12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teiler.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/teiler.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485266822963 "|ampel|teiler:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter teiler:clock\|lpm_counter:counter6 " "Elaborating entity \"lpm_counter\" for hierarchy \"teiler:clock\|lpm_counter:counter6\"" {  } { { "teiler.vhd" "counter6" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/teiler.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "teiler:clock\|lpm_counter:counter6 " "Elaborated megafunction instantiation \"teiler:clock\|lpm_counter:counter6\"" {  } { { "teiler.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/teiler.vhd" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485266823038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "teiler:clock\|lpm_counter:counter6 " "Instantiated megafunction \"teiler:clock\|lpm_counter:counter6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823038 ""}  } { { "teiler.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/teiler.vhd" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1485266823038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vh " "Found entity 1: cntr_4vh" {  } { { "db/cntr_4vh.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/db/cntr_4vh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485266823108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485266823108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4vh teiler:clock\|lpm_counter:counter6\|cntr_4vh:auto_generated " "Elaborating entity \"cntr_4vh\" for hierarchy \"teiler:clock\|lpm_counter:counter6\|cntr_4vh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter teiler:clock\|lpm_counter:counter12 " "Elaborating entity \"lpm_counter\" for hierarchy \"teiler:clock\|lpm_counter:counter12\"" {  } { { "teiler.vhd" "counter12" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/teiler.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "teiler:clock\|lpm_counter:counter12 " "Elaborated megafunction instantiation \"teiler:clock\|lpm_counter:counter12\"" {  } { { "teiler.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/teiler.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485266823118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "teiler:clock\|lpm_counter:counter12 " "Instantiated megafunction \"teiler:clock\|lpm_counter:counter12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 499999 " "Parameter \"LPM_SVALUE\" = \"499999\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823118 ""}  } { { "teiler.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/teiler.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1485266823118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6rj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6rj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6rj " "Found entity 1: cntr_6rj" {  } { { "db/cntr_6rj.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d5_brommer/ampel/db/cntr_6rj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485266823180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485266823180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6rj teiler:clock\|lpm_counter:counter12\|cntr_6rj:auto_generated " "Elaborating entity \"cntr_6rj\" for hierarchy \"teiler:clock\|lpm_counter:counter12\|cntr_6rj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485266823183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1485266823818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485266823818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1485266823930 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1485266823930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1485266823930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1485266823930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485266823944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 15:07:03 2017 " "Processing ended: Tue Jan 24 15:07:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485266823944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485266823944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485266823944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485266823944 ""}
