I 000052 55 2153          1589739258645 Arhitectura
(_unit VHDL (numarator_reversibil 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589739258645 2020.05.17 21:14:18)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589739258587)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(4))(_read(7)(2)(3)(5)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Iesire)(temp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000052 55 2153          1589743116527 Arhitectura
(_unit VHDL (numarator_reversibil 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589743116527 2020.05.17 22:18:36)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589739258587)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(4))(_read(7)(2)(3)(5)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Iesire)(temp)))(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
  )
  (_model . Arhitectura 2 -1
  )
)
I 000045 55 937           1589743144426 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589743144425 2020.05.17 22:19:04)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589743413471 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589743413470 2020.05.17 22:23:33)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589743448847 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589743448846 2020.05.17 22:24:08)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589743457036 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589743457035 2020.05.17 22:24:17)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589743481311 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589743481310 2020.05.17 22:24:41)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589743501599 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589743501599 2020.05.17 22:25:01)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589743510296 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589743510295 2020.05.17 22:25:10)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1124          1589743547967 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589743547982 2020.05.17 22:25:47)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589743554319 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 13 ))
  (_version v33)
  (_time 1589743554318 2020.05.17 22:25:54)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(0))(_sensitivity(1)(2)(4))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 1894          1589743564454 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 9 ))
  (_version v33)
  (_time 1589743564453 2020.05.17 22:26:04)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743564392)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000052 55 1758          1589743575158 arhitectura
(_unit VHDL (registru_memorie 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589743575157 2020.05.17 22:26:15)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743575096)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4548          1589743589045 structural
(_unit VHDL (semnal_prim 0 6 (structural 0 11 ))
  (_version v33)
  (_time 1589743589044 2020.05.17 22:26:29)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743588973)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 29 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 30 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 31 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 32 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 33 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 34 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 35 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 36 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5896          1589743597537 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589743597536 2020.05.17 22:26:37)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 26 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 27 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 28 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 29 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 30 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 31 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 32 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 33 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 34 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 35 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 36 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 37 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 38 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7140          1589743606539 structural
(_unit VHDL (cazuri_numarator 0 6 (structural 0 11 ))
  (_version v33)
  (_time 1589743606538 2020.05.17 22:26:46)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743606430)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 29 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 30 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 31 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 35 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 37 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 38 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 39 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 40 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 41 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 42 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 47 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 48 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 49 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 50 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 5877          1589743623232 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 13 ))
  (_version v33)
  (_time 1589743623231 2020.05.17 22:27:03)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743622946)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~138 0 36 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 44 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 45 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 46 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 47 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Iesire)(test))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 48 (_component Registru_Memorie )
    (_port
      ((Intrare)(test))
      ((clk)(clk))
      ((E)(Not_SEMN))
      ((Iesire)(Iesire_parcare))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal test ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Iesire_parcare ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 5877          1589743713340 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 13 ))
  (_version v33)
  (_time 1589743713340 2020.05.17 22:28:33)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743713274)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~138 0 36 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~1310 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 44 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 45 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 46 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 47 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Iesire)(test))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 48 (_component Registru_Memorie )
    (_port
      ((Intrare)(test))
      ((clk)(clk))
      ((E)(Not_SEMN))
      ((Iesire)(Iesire_parcare))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal test ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Iesire_parcare ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 5885          1589744180473 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 13 ))
  (_version v33)
  (_time 1589744180503 2020.05.17 22:36:20)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743991008)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~136 0 36 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~138 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 45 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 46 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 47 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 48 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Iesire)(test))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 49 (_component Registru_Memorie )
    (_port
      ((Intrare)(test))
      ((clk)(clk))
      ((E)(Not_SEMN))
      ((Iesire)(Iesire_parcare))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Iesire_parcare ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal test ~std_logic_vector{3~downto~0}~1310 0 42 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 2637          1589744487957 Arhitectura
(_unit VHDL (numarator_reversibil 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589744487957 2020.05.17 22:41:27)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589744461912)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(10)(5))(_sensitivity(0)(1)(4))(_read(10)(2)(3)(5)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__32(_architecture 4 0 32 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 5834          1589744501034 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 13 ))
  (_version v33)
  (_time 1589744501033 2020.05.17 22:41:41)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743991008)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~136 0 36 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~138 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 45 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 46 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 47 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 48 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Iesire)(test))
    )
  )
  (_instantiation MEM_REGISTER 0 49 (_component Registru_Memorie )
    (_port
      ((Intrare)(test))
      ((clk)(clk))
      ((E)(Not_SEMN))
      ((Iesire)(Iesire_parcare))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Iesire_parcare ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal test ~std_logic_vector{3~downto~0}~1310 0 42 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 5834          1589744505885 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 13 ))
  (_version v33)
  (_time 1589744505885 2020.05.17 22:41:45)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743991008)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~136 0 36 (_entity (_inout ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{3~downto~0}~138 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 45 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 46 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 47 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 48 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Iesire)(test))
    )
  )
  (_instantiation MEM_REGISTER 0 49 (_component Registru_Memorie )
    (_port
      ((Intrare)(test))
      ((clk)(clk))
      ((E)(Not_SEMN))
      ((Iesire)(Iesire_parcare))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout (_string \"1111"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Iesire_parcare ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal test ~std_logic_vector{3~downto~0}~1310 0 42 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 2009          1589744742504 arhitectura
(_unit VHDL (registru_memorie 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589744742504 2020.05.17 22:45:42)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589744742323)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(4))(_read(0)(1)(2)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000052 55 2099          1589744972782 arhitectura
(_unit VHDL (registru_memorie 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589744972782 2020.05.17 22:49:32)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589744972682)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000052 55 2099          1589744985113 arhitectura
(_unit VHDL (registru_memorie 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589744985112 2020.05.17 22:49:45)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589744972682)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000052 55 1771          1589745122892 arhitectura
(_unit VHDL (registru_memorie 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589745122892 2020.05.17 22:52:02)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589744972682)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000052 55 7032          1589745424124 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 13 ))
  (_version v33)
  (_time 1589745424123 2020.05.17 22:57:04)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589745209212)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 31 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 45 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 46 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 47 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 48 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 49 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout (_string \"1111"\)))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal test ~std_logic_vector{3~downto~0}~132 0 42 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 7010          1589746110570 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1589746110569 2020.05.17 23:08:30)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746110475)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 30 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 44 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 45 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 46 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 47 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 48 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal test ~std_logic_vector{3~downto~0}~132 0 41 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 1771          1589746363169 arhitectura
(_unit VHDL (registru_memorie 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589746363168 2020.05.17 23:12:43)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589744972682)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000052 55 2614          1589746807700 Arhitectura
(_unit VHDL (numarator_reversibil 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589746807700 2020.05.17 23:20:07)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746807599)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(10)(5))(_sensitivity(0)(1)(4))(_read(10)(2)(3)(5)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__32(_architecture 4 0 32 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 2614          1589746825189 Arhitectura
(_unit VHDL (numarator_reversibil 0 6 (arhitectura 0 12 ))
  (_version v33)
  (_time 1589746825189 2020.05.17 23:20:25)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746825147)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(10)(5))(_sensitivity(0)(1)(4))(_read(10)(2)(3)(5)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__32(_architecture 4 0 32 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 2614          1589746848521 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589746848536 2020.05.17 23:20:48)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(10)(5))(_sensitivity(0)(1)(4))(_read(10)(2)(3)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589746859241 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 10 ))
  (_version v33)
  (_time 1589746859240 2020.05.17 23:20:59)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4498          1589746869847 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589746869846 2020.05.17 23:21:09)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 27 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 28 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 29 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 30 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 31 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 32 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 33 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 34 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1589746878210 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 10 ))
  (_version v33)
  (_time 1589746878209 2020.05.17 23:21:18)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 28 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 29 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 30 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 31 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 32 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 33 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 34 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 35 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 36 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 38 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 39 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 40 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 41 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 42 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 43 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 44 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 45 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 46 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 48 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 49 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589746882725 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589746882724 2020.05.17 23:21:22)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6961          1589746888781 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589746888780 2020.05.17 23:21:28)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 42 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 43 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 44 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 45 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 46 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal test ~std_logic_vector{3~downto~0}~132 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1194          1589747521417 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589747521417 2020.05.17 23:32:01)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000051 55 3121          1589748093624 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589748093653 2020.05.17 23:41:33)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589748093569)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(Q3))
      ((c)(Q2))
      ((d)(Q1))
      ((e)(Q0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_object
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal REZ1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal REZ2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal REZ3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 6736          1589748830916 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589748830915 2020.05.17 23:53:50)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 4697          1589749014177 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589749014207 2020.05.17 23:56:54)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749014036)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 40 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 41 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 4697          1589749109235 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589749109234 2020.05.17 23:58:29)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 40 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 41 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 2348          1589749368677 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 9 ))
  (_version v33)
  (_time 1589749368677 2020.05.18 00:02:48)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 2702          1589749399994 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 9 ))
  (_version v33)
  (_time 1589749399993 2020.05.18 00:03:19)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__16(_architecture 4 0 16 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000051 55 5304          1589749689178 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589749689177 2020.05.18 00:08:09)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 40 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 41 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 42 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 4401          1589750737463 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589750737464 2020.05.18 00:25:37)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589750310290)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 43 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5953          1589750884241 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589750884240 2020.05.18 00:28:04)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589750310290)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 43 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 6906          1589751294857 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751294872 2020.05.18 00:34:54)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589750310290)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 6906          1589751298181 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751298180 2020.05.18 00:34:58)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589750310290)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589751300790 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589751300789 2020.05.18 00:35:00)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589751301196 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589751301195 2020.05.18 00:35:01)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589751301412 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589751301411 2020.05.18 00:35:01)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589751301614 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589751301614 2020.05.18 00:35:01)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589751301871 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589751301870 2020.05.18 00:35:01)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589751302116 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589751302116 2020.05.18 00:35:02)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589751302792 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589751302791 2020.05.18 00:35:02)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589751303322 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589751303321 2020.05.18 00:35:03)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1124          1589751303508 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589751303508 2020.05.18 00:35:03)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589751303689 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 13 ))
  (_version v33)
  (_time 1589751303689 2020.05.18 00:35:03)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(0))(_sensitivity(1)(2)(4))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2702          1589751303907 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 9 ))
  (_version v33)
  (_time 1589751303907 2020.05.18 00:35:03)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__16(_architecture 4 0 16 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589751304171 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589751304171 2020.05.18 00:35:04)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(10)(5))(_sensitivity(0)(1)(4))(_read(10)(2)(3)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589751304356 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 10 ))
  (_version v33)
  (_time 1589751304355 2020.05.18 00:35:04)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4498          1589751304558 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589751304557 2020.05.18 00:35:04)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 27 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 28 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 29 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 30 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 31 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 32 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 33 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 34 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5896          1589751304668 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589751304667 2020.05.18 00:35:04)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 26 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 27 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 28 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 29 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 30 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 31 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 32 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 33 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 34 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 35 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 36 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 37 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 38 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589751304777 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589751304776 2020.05.18 00:35:04)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589751305120 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589751305119 2020.05.18 00:35:05)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5304          1589751305260 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751305259 2020.05.18 00:35:05)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 40 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 41 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 42 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 6906          1589751305354 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751305353 2020.05.18 00:35:05)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589750310290)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 8735          1589751410076 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751410087 2020.05.18 00:36:50)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589750310290)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 9614          1589751497045 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751497044 2020.05.18 00:38:17)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589750310290)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 9614          1589751521169 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751521168 2020.05.18 00:38:41)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589750310290)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 10885         1589751676078 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751676078 2020.05.18 00:41:16)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 60 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 10969         1589751759750 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751759749 2020.05.18 00:42:39)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 60 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12455         1589751896758 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751896758 2020.05.18 00:44:56)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12455         1589751899129 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751899128 2020.05.18 00:44:59)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12455         1589751900216 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751900215 2020.05.18 00:45:00)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589751919208 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589751919207 2020.05.18 00:45:19)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5453          1589754343582 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589754343582 2020.05.18 01:25:43)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589754363285 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589754363285 2020.05.18 01:26:03)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589754366242 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589754366241 2020.05.18 01:26:06)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 2664          1589754406130 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 9 ))
  (_version v33)
  (_time 1589754406130 2020.05.18 01:26:46)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__16(_architecture 4 0 16 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589754420878 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589754420878 2020.05.18 01:27:00)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(10)(5))(_sensitivity(0)(1)(4))(_read(10)(2)(3)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589754443520 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 10 ))
  (_version v33)
  (_time 1589754443520 2020.05.18 01:27:23)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000045 55 937           1589755072650 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589755072712 2020.05.18 01:37:52)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589755073009 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589755073008 2020.05.18 01:37:53)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589755073150 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589755073149 2020.05.18 01:37:53)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589755073337 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589755073336 2020.05.18 01:37:53)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589755073489 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589755073488 2020.05.18 01:37:53)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589755073715 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589755073715 2020.05.18 01:37:53)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589755073867 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589755073867 2020.05.18 01:37:53)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589755074019 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589755074018 2020.05.18 01:37:54)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1124          1589755074163 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589755074163 2020.05.18 01:37:54)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589755074342 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 13 ))
  (_version v33)
  (_time 1589755074342 2020.05.18 01:37:54)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(0))(_sensitivity(1)(2)(4))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2664          1589755074521 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 9 ))
  (_version v33)
  (_time 1589755074520 2020.05.18 01:37:54)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 10 (_architecture (_uni ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__16(_architecture 4 0 16 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589755074677 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589755074676 2020.05.18 01:37:54)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(10)(5))(_sensitivity(0)(1)(4))(_read(10)(2)(3)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589755074880 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 10 ))
  (_version v33)
  (_time 1589755074879 2020.05.18 01:37:54)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4498          1589755075004 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589755075003 2020.05.18 01:37:55)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 27 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 28 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 29 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 30 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 31 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 32 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 33 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 34 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5896          1589755075067 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589755075066 2020.05.18 01:37:55)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 26 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 27 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 28 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 29 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 30 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 31 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 32 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 33 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 34 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 35 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 36 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 37 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 38 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589755075114 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589755075113 2020.05.18 01:37:55)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589755075145 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589755075144 2020.05.18 01:37:55)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589755075207 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589755075206 2020.05.18 01:37:55)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589755075254 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589755075253 2020.05.18 01:37:55)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1125          1589838263336 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589838263335 2020.05.19 00:44:23)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000045 55 937           1589838265239 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838265238 2020.05.19 00:44:25)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589838265456 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838265456 2020.05.19 00:44:25)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589838265598 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838265597 2020.05.19 00:44:25)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589838265733 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838265732 2020.05.19 00:44:25)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589838265877 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838265876 2020.05.19 00:44:25)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589838265975 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838265974 2020.05.19 00:44:25)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589838266095 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838266094 2020.05.19 00:44:26)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589838266192 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838266192 2020.05.19 00:44:26)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589838266295 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589838266294 2020.05.19 00:44:26)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589838266405 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 13 ))
  (_version v33)
  (_time 1589838266405 2020.05.19 00:44:26)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(0))(_sensitivity(1)(2)(4))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589838266556 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589838266556 2020.05.19 00:44:26)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589838266668 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589838266667 2020.05.19 00:44:26)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(10)(5))(_sensitivity(0)(1)(4))(_read(10)(2)(3)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589838266809 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 10 ))
  (_version v33)
  (_time 1589838266808 2020.05.19 00:44:26)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4498          1589838266965 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589838266964 2020.05.19 00:44:26)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 27 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 28 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 29 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 30 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 31 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 32 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 33 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 34 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5896          1589838267027 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589838267026 2020.05.19 00:44:27)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 26 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 27 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 28 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 29 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 30 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 31 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 32 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 33 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 34 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 35 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 36 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 37 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 38 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589838267089 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589838267088 2020.05.19 00:44:27)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589838267136 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589838267135 2020.05.19 00:44:27)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589838267183 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589838267182 2020.05.19 00:44:27)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589838267261 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589838267260 2020.05.19 00:44:27)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589838415204 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838415218 2020.05.19 00:46:55)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589838415484 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838415483 2020.05.19 00:46:55)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589838415625 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838415624 2020.05.19 00:46:55)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589838415750 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838415750 2020.05.19 00:46:55)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589838416070 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838416070 2020.05.19 00:46:56)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589838416346 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838416346 2020.05.19 00:46:56)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589838416487 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838416486 2020.05.19 00:46:56)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589838416649 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838416648 2020.05.19 00:46:56)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589838416806 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589838416805 2020.05.19 00:46:56)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589838416946 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 14 ))
  (_version v33)
  (_time 1589838416945 2020.05.19 00:46:56)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589838417102 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589838417101 2020.05.19 00:46:57)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589838417274 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589838417273 2020.05.19 00:46:57)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(10)(5))(_sensitivity(0)(1)(4))(_read(10)(2)(3)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589838417445 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 10 ))
  (_version v33)
  (_time 1589838417444 2020.05.19 00:46:57)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4498          1589838417601 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589838417600 2020.05.19 00:46:57)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 27 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 28 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 29 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 30 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 31 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 32 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 33 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 34 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5896          1589838417679 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589838417678 2020.05.19 00:46:57)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 26 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 27 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 28 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 29 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 30 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 31 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 32 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 33 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 34 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 35 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 36 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 37 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 38 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589838417742 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589838417741 2020.05.19 00:46:57)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589838417804 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589838417803 2020.05.19 00:46:57)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589838418023 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589838418022 2020.05.19 00:46:58)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589838418116 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589838418115 2020.05.19 00:46:58)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589838452964 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838452963 2020.05.19 00:47:32)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589838453183 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838453182 2020.05.19 00:47:33)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589838453354 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838453353 2020.05.19 00:47:33)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589838453448 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838453447 2020.05.19 00:47:33)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589838453604 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838453603 2020.05.19 00:47:33)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589838453744 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838453743 2020.05.19 00:47:33)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589838453978 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838453977 2020.05.19 00:47:33)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589838454306 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589838454305 2020.05.19 00:47:34)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589838454462 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589838454461 2020.05.19 00:47:34)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589838454618 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 14 ))
  (_version v33)
  (_time 1589838454617 2020.05.19 00:47:34)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589838454743 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589838454742 2020.05.19 00:47:34)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589838454883 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589838454882 2020.05.19 00:47:34)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589838454992 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 10 ))
  (_version v33)
  (_time 1589838454991 2020.05.19 00:47:34)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4498          1589838455101 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589838455101 2020.05.19 00:47:35)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 27 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 28 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 29 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 30 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 31 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 32 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 33 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 34 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5896          1589838455133 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589838455132 2020.05.19 00:47:35)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 26 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 27 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 28 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 29 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 30 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 31 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 32 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 33 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 34 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 35 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 36 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 37 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 38 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589838455164 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589838455163 2020.05.19 00:47:35)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589838455211 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589838455210 2020.05.19 00:47:35)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589838455242 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589838455241 2020.05.19 00:47:35)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589838455304 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589838455303 2020.05.19 00:47:35)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 1722          1589839769210 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589839769218 2020.05.19 01:09:29)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000052 55 1722          1589840058385 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589840058398 2020.05.19 01:14:18)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000056 55 1196          1589840076306 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589840076305 2020.05.19 01:14:36)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000052 55 1722          1589840349018 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589840349017 2020.05.19 01:19:09)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000045 55 937           1589840801229 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589840801238 2020.05.19 01:26:41)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589840801492 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589840801491 2020.05.19 01:26:41)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589840801596 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589840801595 2020.05.19 01:26:41)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589840801713 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589840801712 2020.05.19 01:26:41)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589840801821 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589840801820 2020.05.19 01:26:41)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589840801938 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589840801937 2020.05.19 01:26:41)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589840802044 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589840802043 2020.05.19 01:26:42)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589840802171 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589840802171 2020.05.19 01:26:42)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589840802286 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589840802285 2020.05.19 01:26:42)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589840802480 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589840802479 2020.05.19 01:26:42)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589840802702 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589840802702 2020.05.19 01:26:42)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589840803007 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 11 ))
  (_version v33)
  (_time 1589840803007 2020.05.19 01:26:43)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__30(_architecture 3 0 30 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__31(_architecture 4 0 31 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589840803154 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 13 ))
  (_version v33)
  (_time 1589840803154 2020.05.19 01:26:43)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4498          1589840803508 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589840803508 2020.05.19 01:26:43)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 27 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 28 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 29 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 30 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 31 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 32 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 33 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 34 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5896          1589840803598 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589840803597 2020.05.19 01:26:43)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 26 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 27 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 28 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 29 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 30 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 31 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 32 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 33 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 34 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 35 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 36 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 37 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 38 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589840803655 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589840803654 2020.05.19 01:26:43)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589840803705 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589840803704 2020.05.19 01:26:43)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589840803745 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589840803745 2020.05.19 01:26:43)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12481         1589840803781 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589840803780 2020.05.19 01:26:43)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589751675502)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 14017         1589841851535 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589841851548 2020.05.19 01:44:11)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589841851451)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((C1)(C1))
        ((C2)(C2))
        ((B1)(B1))
        ((B2)(B2))
        ((D1)(D1))
        ((D2)(D2))
        ((reset)(reset))
        ((clk)(clk))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((C_CAR)(C_CAR))
        ((B_CAR)(B_CAR))
        ((D_CAR)(D_CAR))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((ERROR)(ERROR))
      )
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
      )
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((reset)(reset))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12481         1589842011226 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589842011244 2020.05.19 01:46:51)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589842011016)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 1722          1589842023330 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589842023331 2020.05.19 01:47:03)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000052 55 2614          1589843490114 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589843490122 2020.05.19 02:11:30)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000045 55 937           1589846076651 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846076679 2020.05.19 02:54:36)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589846076997 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846076997 2020.05.19 02:54:36)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589846077144 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846077144 2020.05.19 02:54:37)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589846077275 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846077275 2020.05.19 02:54:37)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589846077383 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846077382 2020.05.19 02:54:37)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589846077492 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846077491 2020.05.19 02:54:37)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589846077612 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846077611 2020.05.19 02:54:37)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589846077726 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846077725 2020.05.19 02:54:37)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589846077842 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589846077841 2020.05.19 02:54:37)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589846077949 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589846077949 2020.05.19 02:54:37)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589846078077 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589846078077 2020.05.19 02:54:38)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589846078224 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589846078223 2020.05.19 02:54:38)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589846078343 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589846078342 2020.05.19 02:54:38)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4499          1589846078449 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 14 ))
  (_version v33)
  (_time 1589846078448 2020.05.19 02:54:38)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5896          1589846078485 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589846078484 2020.05.19 02:54:38)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 26 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 27 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 28 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 29 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 30 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 31 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 32 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 33 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 34 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 35 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 36 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 37 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 38 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589846078535 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589846078534 2020.05.19 02:54:38)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589846078585 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589846078584 2020.05.19 02:54:38)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589846078627 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589846078626 2020.05.19 02:54:38)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589846078661 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589846078660 2020.05.19 02:54:38)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589842011016)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 14017         1589846078719 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589846078718 2020.05.19 02:54:38)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589846078687)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((C1)(C1))
        ((C2)(C2))
        ((B1)(B1))
        ((B2)(B2))
        ((D1)(D1))
        ((D2)(D2))
        ((reset)(reset))
        ((clk)(clk))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((C_CAR)(C_CAR))
        ((B_CAR)(B_CAR))
        ((D_CAR)(D_CAR))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((ERROR)(ERROR))
      )
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
      )
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((reset)(reset))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589846191460 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846191478 2020.05.19 02:56:31)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589846191739 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846191738 2020.05.19 02:56:31)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589846191905 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846191904 2020.05.19 02:56:31)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589846192008 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846192008 2020.05.19 02:56:32)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589846192115 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846192114 2020.05.19 02:56:32)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589846192238 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846192238 2020.05.19 02:56:32)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589846192367 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846192366 2020.05.19 02:56:32)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589846192572 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589846192571 2020.05.19 02:56:32)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589846192739 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589846192739 2020.05.19 02:56:32)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589846192955 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589846192955 2020.05.19 02:56:32)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589846193116 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589846193116 2020.05.19 02:56:33)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589846193340 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589846193340 2020.05.19 02:56:33)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589846193498 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589846193498 2020.05.19 02:56:33)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4499          1589846193650 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 14 ))
  (_version v33)
  (_time 1589846193649 2020.05.19 02:56:33)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5896          1589846193712 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 9 ))
  (_version v33)
  (_time 1589846193711 2020.05.19 02:56:33)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 26 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 27 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 28 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 29 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 30 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 31 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 32 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 33 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 34 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 35 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 36 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 37 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 38 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 24 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589846193782 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589846193781 2020.05.19 02:56:33)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589846193834 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589846193833 2020.05.19 02:56:33)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589846193904 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589846193904 2020.05.19 02:56:33)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589846193975 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589846193975 2020.05.19 02:56:33)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589846193929)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 14017         1589846194045 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589846194044 2020.05.19 02:56:34)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589846194012)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((C1)(C1))
        ((C2)(C2))
        ((B1)(B1))
        ((B2)(B2))
        ((D1)(D1))
        ((D2)(D2))
        ((reset)(reset))
        ((clk)(clk))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((C_CAR)(C_CAR))
        ((B_CAR)(B_CAR))
        ((D_CAR)(D_CAR))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((ERROR)(ERROR))
      )
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
      )
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((reset)(reset))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5897          1589847123665 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 14 ))
  (_version v33)
  (_time 1589847123680 2020.05.19 03:12:03)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 31 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 32 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 33 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 34 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 35 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 36 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 37 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 38 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 39 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 40 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 41 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 42 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 43 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 14017         1589847715960 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589847715959 2020.05.19 03:21:55)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589846194012)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((C1)(C1))
        ((C2)(C2))
        ((B1)(B1))
        ((B2)(B2))
        ((D1)(D1))
        ((D2)(D2))
        ((reset)(reset))
        ((clk)(clk))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((C_CAR)(C_CAR))
        ((B_CAR)(B_CAR))
        ((D_CAR)(D_CAR))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((ERROR)(ERROR))
      )
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
      )
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((reset)(reset))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5897          1589847919512 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 15 ))
  (_version v33)
  (_time 1589847919511 2020.05.19 03:25:19)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 32 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 33 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 34 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 35 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 36 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 37 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 38 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 39 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 40 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 41 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 42 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 43 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 44 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 12481         1589920734330 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589920734329 2020.05.19 23:38:54)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589920734123)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589920741920 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920741919 2020.05.19 23:39:01)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589920742263 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920742262 2020.05.19 23:39:02)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589920742497 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920742512 2020.05.19 23:39:02)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589920742637 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920742636 2020.05.19 23:39:02)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589920742747 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920742746 2020.05.19 23:39:02)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589920742856 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920742855 2020.05.19 23:39:02)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589920742981 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920742980 2020.05.19 23:39:02)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589920743074 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920743073 2020.05.19 23:39:03)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589920743183 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589920743182 2020.05.19 23:39:03)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589920743335 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589920743335 2020.05.19 23:39:03)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589920743470 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589920743470 2020.05.19 23:39:03)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589920743599 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589920743599 2020.05.19 23:39:03)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589920743726 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589920743726 2020.05.19 23:39:03)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4499          1589920744005 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 14 ))
  (_version v33)
  (_time 1589920744004 2020.05.19 23:39:04)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5897          1589920744042 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 15 ))
  (_version v33)
  (_time 1589920744041 2020.05.19 23:39:04)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 32 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 33 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 34 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 35 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 36 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 37 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 38 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 39 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 40 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 41 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 42 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 43 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 44 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589920744082 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589920744081 2020.05.19 23:39:04)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589920744112 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589920744111 2020.05.19 23:39:04)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589920744146 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589920744145 2020.05.19 23:39:04)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589920744184 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589920744184 2020.05.19 23:39:04)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589920734123)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 14017         1589920744261 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589920744261 2020.05.19 23:39:04)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589920744207)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((C1)(C1))
        ((C2)(C2))
        ((B1)(B1))
        ((B2)(B2))
        ((D1)(D1))
        ((D2)(D2))
        ((reset)(reset))
        ((clk)(clk))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((C_CAR)(C_CAR))
        ((B_CAR)(B_CAR))
        ((D_CAR)(D_CAR))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((ERROR)(ERROR))
      )
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
      )
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((reset)(reset))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589920985957 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920985956 2020.05.19 23:43:05)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589920986300 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920986299 2020.05.19 23:43:06)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589920986488 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920986487 2020.05.19 23:43:06)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589920986612 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920986611 2020.05.19 23:43:06)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589920986722 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920986721 2020.05.19 23:43:06)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589920986815 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920986814 2020.05.19 23:43:06)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589920986909 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920986908 2020.05.19 23:43:06)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589920987049 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589920987048 2020.05.19 23:43:07)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589920987174 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589920987173 2020.05.19 23:43:07)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589920987346 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589920987345 2020.05.19 23:43:07)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589920987502 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589920987501 2020.05.19 23:43:07)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589920987626 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589920987625 2020.05.19 23:43:07)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589920987751 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589920987750 2020.05.19 23:43:07)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4499          1589920987923 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 14 ))
  (_version v33)
  (_time 1589920987922 2020.05.19 23:43:07)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5897          1589920987970 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 15 ))
  (_version v33)
  (_time 1589920987969 2020.05.19 23:43:07)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 32 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 33 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 34 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 35 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 36 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 37 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 38 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 39 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 40 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 41 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 42 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 43 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 44 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589920988001 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589920988000 2020.05.19 23:43:08)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589920988032 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589920988031 2020.05.19 23:43:08)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589920988079 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589920988078 2020.05.19 23:43:08)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589920988141 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589920988140 2020.05.19 23:43:08)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589920988094)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 14017         1589920988204 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589920988203 2020.05.19 23:43:08)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589920988172)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((C1)(C1))
        ((C2)(C2))
        ((B1)(B1))
        ((B2)(B2))
        ((D1)(D1))
        ((D2)(D2))
        ((reset)(reset))
        ((clk)(clk))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((C_CAR)(C_CAR))
        ((B_CAR)(B_CAR))
        ((D_CAR)(D_CAR))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((ERROR)(ERROR))
      )
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
      )
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((reset)(reset))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589921831013 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589921831012 2020.05.19 23:57:11)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589921831435 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589921831434 2020.05.19 23:57:11)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589921831590 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589921831590 2020.05.19 23:57:11)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589921831715 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589921831714 2020.05.19 23:57:11)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589921831903 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589921831902 2020.05.19 23:57:11)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589921832012 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589921832011 2020.05.19 23:57:12)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589921832137 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589921832136 2020.05.19 23:57:12)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589921832277 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589921832292 2020.05.19 23:57:12)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589921832402 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589921832401 2020.05.19 23:57:12)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589921832527 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589921832526 2020.05.19 23:57:12)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589921832698 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589921832697 2020.05.19 23:57:12)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589921832839 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589921832838 2020.05.19 23:57:12)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589921832979 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589921832978 2020.05.19 23:57:12)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4499          1589921833151 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 14 ))
  (_version v33)
  (_time 1589921833150 2020.05.19 23:57:13)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5897          1589921833244 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 15 ))
  (_version v33)
  (_time 1589921833243 2020.05.19 23:57:13)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 33 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 34 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 35 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 36 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 37 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 38 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 39 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 40 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 41 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 42 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 43 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 44 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 45 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7090          1589921833260 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 9 ))
  (_version v33)
  (_time 1589921833259 2020.05.19 23:57:13)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 27 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 28 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 29 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 30 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 31 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 32 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 36 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 37 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 38 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 39 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 40 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 41 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 42 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 43 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 44 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 46 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 47 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 48 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589921833291 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589921833290 2020.05.19 23:57:13)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589921833350 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589921833349 2020.05.19 23:57:13)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12481         1589921833402 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589921833401 2020.05.19 23:57:13)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589921833367)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 14017         1589921833464 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589921833464 2020.05.19 23:57:13)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589921833429)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((C1)(C1))
        ((C2)(C2))
        ((B1)(B1))
        ((B2)(B2))
        ((D1)(D1))
        ((D2)(D2))
        ((reset)(reset))
        ((clk)(clk))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((C_CAR)(C_CAR))
        ((B_CAR)(B_CAR))
        ((D_CAR)(D_CAR))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((ERROR)(ERROR))
      )
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
      )
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((reset)(reset))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 4499          1589922015907 structural
(_unit VHDL (semnal_prim 0 4 (structural 0 14 ))
  (_version v33)
  (_time 1589922015906 2020.05.20 00:00:15)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746869768)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1589922251795 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589922251810 2020.05.20 00:04:11)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589922251764)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1589922343163 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589922343163 2020.05.20 00:05:43)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589922251764)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5897          1589922542200 structural
(_unit VHDL (is_car_and_errors 0 4 (structural 0 16 ))
  (_version v33)
  (_time 1589922542199 2020.05.20 00:09:02)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743597474)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1589922692266 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589922692280 2020.05.20 00:11:32)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589922692172)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1589929515489 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1589929515499 2020.05.20 02:05:15)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000045 55 937           1589929848497 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589929848503 2020.05.20 02:10:48)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589929850166 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589929850165 2020.05.20 02:10:50)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589929850353 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589929850352 2020.05.20 02:10:50)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589929850478 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589929850477 2020.05.20 02:10:50)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589929850618 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589929850617 2020.05.20 02:10:50)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589929850774 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589929850773 2020.05.20 02:10:50)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589929851055 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589929851054 2020.05.20 02:10:51)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589929851195 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589929851194 2020.05.20 02:10:51)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589929851554 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589929851553 2020.05.20 02:10:51)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589929851741 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589929851740 2020.05.20 02:10:51)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589929851929 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589929851928 2020.05.20 02:10:51)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589929852225 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589929852224 2020.05.20 02:10:52)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589929852397 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589929852396 2020.05.20 02:10:52)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1589929852662 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1589929852661 2020.05.20 02:10:52)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589929852630)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1589929852724 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589929852723 2020.05.20 02:10:52)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589929852693)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1589929852896 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1589929852895 2020.05.20 02:10:52)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589929852770)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 13674         1589929853114 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589929853113 2020.05.20 02:10:53)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589921833429)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((C_CAR)(C_CAR))
        ((B_CAR)(B_CAR))
        ((D_CAR)(D_CAR))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((ERROR)(ERROR))
      )
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
      )
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((reset)(reset))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 7091          1589929853177 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1589929853176 2020.05.20 02:10:53)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589929853239 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589929853238 2020.05.20 02:10:53)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5457          1589929853317 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589929853316 2020.05.20 02:10:53)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 35 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 36 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 37 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 38 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 39 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 40 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 41 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 42 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 43 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12824         1589929853411 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589929853410 2020.05.20 02:10:53)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589929853364)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5927          1589929853475 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589929853475 2020.05.20 02:10:53)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589929853426)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589929950449 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 10 ))
  (_version v33)
  (_time 1589929950448 2020.05.20 02:12:30)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 28 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 41 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 42 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 43 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 44 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 45 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 7091          1589929986347 structural
(_unit VHDL (cazuri_numarator 0 5 (structural 0 12 ))
  (_version v33)
  (_time 1589929986346 2020.05.20 02:13:06)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746878136)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7121          1589930044896 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1589930044895 2020.05.20 02:14:04)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589930044772)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5902          1589930190632 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1589930190631 2020.05.20 02:16:30)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589930190475)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7091          1589930240346 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1589930240345 2020.05.20 02:17:20)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589930240284)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589930698239 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 11 ))
  (_version v33)
  (_time 1589930698253 2020.05.20 02:24:58)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 32 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 45 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 46 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 47 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 48 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 49 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 6736          1589931137952 structurala
(_unit VHDL (numarare_masini 0 4 (structurala 0 12 ))
  (_version v33)
  (_time 1589931137951 2020.05.20 02:32:17)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746888563)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 13674         1589931298575 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589931298575 2020.05.20 02:34:58)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589931298420)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((C_CAR)(C_CAR))
        ((B_CAR)(B_CAR))
        ((D_CAR)(D_CAR))
        ((A_Prim)(A_Prim))
        ((C_Prim)(C_Prim))
        ((B_Prim)(B_Prim))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((ERROR)(ERROR))
      )
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
      )
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((reset)(reset))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((NR_UP)(NR_UP))
        ((NR_DOWN)(NR_DOWN))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 7271          1589931894193 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1589931894193 2020.05.20 02:44:54)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589931894058)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5457          1589932787024 structural
(_unit VHDL (afisare_rezultat 0 4 (structural 0 17 ))
  (_version v33)
  (_time 1589932787055 2020.05.20 02:59:47)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749109141)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1589932911349 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1589932911380 2020.05.20 03:01:51)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589932911240)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 6736          1589933050276 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1589933050275 2020.05.20 03:04:10)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933050245)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 6736          1589933093879 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1589933093879 2020.05.20 03:04:53)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933050245)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589933096821 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933096820 2020.05.20 03:04:56)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589933097070 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933097069 2020.05.20 03:04:57)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589933097195 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933097194 2020.05.20 03:04:57)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589933097351 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933097350 2020.05.20 03:04:57)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589933097476 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933097475 2020.05.20 03:04:57)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589933097601 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933097600 2020.05.20 03:04:57)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589933097726 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933097725 2020.05.20 03:04:57)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589933097975 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933097974 2020.05.20 03:04:57)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589933098084 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589933098083 2020.05.20 03:04:58)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589933098380 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589933098380 2020.05.20 03:04:58)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589933098556 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589933098556 2020.05.20 03:04:58)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589933098852 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589933098852 2020.05.20 03:04:58)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589933099041 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589933099041 2020.05.20 03:04:59)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1589933099211 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1589933099210 2020.05.20 03:04:59)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933099166)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1589933099278 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589933099277 2020.05.20 03:04:59)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933099236)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1589933099313 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1589933099313 2020.05.20 03:04:59)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589930190475)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1589933099401 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589933099400 2020.05.20 03:04:59)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933099344)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1589933099450 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1589933099450 2020.05.20 03:04:59)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589930240284)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7121          1589933099522 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1589933099522 2020.05.20 03:04:59)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933099469)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589933099601 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1589933099600 2020.05.20 03:04:59)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933050245)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 7271          1589933099648 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1589933099647 2020.05.20 03:04:59)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933099606)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5467          1589933099694 structural
(_unit VHDL (afisare_rezultat 0 10 (structural 0 17 ))
  (_version v33)
  (_time 1589933099693 2020.05.20 03:04:59)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933099663)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1589933099741 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1589933099740 2020.05.20 03:04:59)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933099711)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13938         1589933099788 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589933099787 2020.05.20 03:04:59)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933099757)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12560         1589933519971 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589933519985 2020.05.20 03:11:59)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933099819)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 6736          1589933745025 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1589933745040 2020.05.20 03:15:45)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933744837)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589933894344 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933894345 2020.05.20 03:18:14)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589933894592 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933894591 2020.05.20 03:18:14)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589933894763 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933894762 2020.05.20 03:18:14)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589933895013 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933895012 2020.05.20 03:18:15)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589933895153 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933895152 2020.05.20 03:18:15)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589933895341 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933895340 2020.05.20 03:18:15)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589933895512 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933895511 2020.05.20 03:18:15)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589933895715 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589933895714 2020.05.20 03:18:15)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589933895902 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589933895901 2020.05.20 03:18:15)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589933896058 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589933896057 2020.05.20 03:18:16)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589933896214 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589933896213 2020.05.20 03:18:16)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589933896370 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589933896369 2020.05.20 03:18:16)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__40(_architecture 4 0 40 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589933896589 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589933896588 2020.05.20 03:18:16)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1589933896745 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1589933896744 2020.05.20 03:18:16)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933896713)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1589933896776 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589933896775 2020.05.20 03:18:16)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933896750)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1589933897010 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1589933897009 2020.05.20 03:18:17)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933896792)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1589933897088 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589933897087 2020.05.20 03:18:17)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933897057)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1589933897103 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1589933897102 2020.05.20 03:18:17)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933897093)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7121          1589933897150 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1589933897149 2020.05.20 03:18:17)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933897134)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589933897244 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1589933897243 2020.05.20 03:18:17)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933744837)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 7271          1589933897306 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1589933897305 2020.05.20 03:18:17)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933897259)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5467          1589933897353 structural
(_unit VHDL (afisare_rezultat 0 10 (structural 0 17 ))
  (_version v33)
  (_time 1589933897352 2020.05.20 03:18:17)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933897322)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1589933897400 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1589933897399 2020.05.20 03:18:17)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933897369)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13938         1589933897447 structural
(_unit VHDL (parcare_masini 0 4 (structural 0 11 ))
  (_version v33)
  (_time 1589933897446 2020.05.20 03:18:17)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933897405)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 29 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 53 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 54 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 55 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 56 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 57 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 58 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 59 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 60 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 61 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 62 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 50 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 12560         1589933897525 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589933897524 2020.05.20 03:18:17)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589933897478)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 2614          1589934322702 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589934322701 2020.05.20 03:25:22)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000051 55 13953         1589934335204 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1589934335219 2020.05.20 03:25:35)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589934334985)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 34 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 58 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 59 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 60 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 61 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 62 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 63 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 64 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 65 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 66 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 67 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13953         1589934778759 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1589934778759 2020.05.20 03:32:58)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589934334985)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 34 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 59 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 60 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 61 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 62 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 63 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 64 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 65 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 66 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 67 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 68 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 13953         1589935013951 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1589935013979 2020.05.20 03:36:53)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589934334985)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 60 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 61 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 62 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 63 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 64 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 65 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 66 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 67 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 68 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 69 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1589935077779 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589935077778 2020.05.20 03:37:57)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1589935078356 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589935078355 2020.05.20 03:37:58)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1589935078602 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589935078602 2020.05.20 03:37:58)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1589935078817 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589935078817 2020.05.20 03:37:58)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1589935079003 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589935079003 2020.05.20 03:37:59)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1589935079203 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589935079202 2020.05.20 03:37:59)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1589935079438 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589935079438 2020.05.20 03:37:59)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1589935079644 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1589935079643 2020.05.20 03:37:59)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1589935079847 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1589935079846 2020.05.20 03:37:59)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1589935080627 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1589935080626 2020.05.20 03:38:00)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1589935080861 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1589935080860 2020.05.20 03:38:00)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1589935081142 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1589935081141 2020.05.20 03:38:01)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1589935081345 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1589935081344 2020.05.20 03:38:01)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1589935081579 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1589935081578 2020.05.20 03:38:01)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935081501)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1589935081719 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589935081718 2020.05.20 03:38:01)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935081625)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1589935081828 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1589935081827 2020.05.20 03:38:01)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935081735)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1589935082405 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1589935082404 2020.05.20 03:38:02)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935081875)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1589935082577 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1589935082576 2020.05.20 03:38:02)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935082410)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7121          1589935083029 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1589935083028 2020.05.20 03:38:03)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935082811)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1589935083139 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1589935083138 2020.05.20 03:38:03)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935083045)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 7271          1589935083248 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1589935083247 2020.05.20 03:38:03)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935083170)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5467          1589935083357 structural
(_unit VHDL (afisare_rezultat 0 10 (structural 0 17 ))
  (_version v33)
  (_time 1589935083356 2020.05.20 03:38:03)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935083266)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1589935083466 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1589935083465 2020.05.20 03:38:03)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935083373)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13953         1589935083603 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1589935083602 2020.05.20 03:38:03)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589934334985)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 60 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 61 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 62 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 63 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 64 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 65 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 66 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 67 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 68 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 69 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12560         1589935083736 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1589935083736 2020.05.20 03:38:03)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935083624)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12756         1590020640087 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590020640086 2020.05.21 03:24:00)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589935083624)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 161 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 168 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 175 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 182 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 189 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 195 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 213 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 231 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NET551))
      ((NR_UP)(NET532))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 241 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NET551))
      ((NR_UP)(NET532))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 255 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET532 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET551 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1590020764627 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590020764658 2020.05.21 03:26:04)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1590020766157 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590020766156 2020.05.21 03:26:06)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1590020766313 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590020766312 2020.05.21 03:26:06)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1590020766500 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590020766499 2020.05.21 03:26:06)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1590020766609 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590020766608 2020.05.21 03:26:06)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1590020766781 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590020766780 2020.05.21 03:26:06)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1590020766921 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590020766920 2020.05.21 03:26:06)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1590020767077 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590020767076 2020.05.21 03:26:07)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1590020767249 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1590020767248 2020.05.21 03:26:07)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1590020767420 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1590020767419 2020.05.21 03:26:07)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1590020767576 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1590020767575 2020.05.21 03:26:07)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1590020767965 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1590020767965 2020.05.21 03:26:07)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1590020768138 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1590020768137 2020.05.21 03:26:08)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1590020768294 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1590020768293 2020.05.21 03:26:08)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768263)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1590020768356 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590020768355 2020.05.21 03:26:08)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768325)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1590020768419 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1590020768418 2020.05.21 03:26:08)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768388)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1590020768481 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590020768480 2020.05.21 03:26:08)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768435)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1590020768544 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1590020768543 2020.05.21 03:26:08)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768497)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7121          1590020768637 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1590020768636 2020.05.21 03:26:08)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768590)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1590020768762 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1590020768761 2020.05.21 03:26:08)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768731)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 7271          1590020768809 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1590020768808 2020.05.21 03:26:08)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768778)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5467          1590020768871 structural
(_unit VHDL (afisare_rezultat 0 10 (structural 0 17 ))
  (_version v33)
  (_time 1590020768870 2020.05.21 03:26:08)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768824)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1590020768934 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1590020768933 2020.05.21 03:26:08)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768902)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13953         1590020769012 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1590020769011 2020.05.21 03:26:09)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020768964)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 60 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 61 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 62 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 63 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 64 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 65 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 66 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 67 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 68 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 69 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12756         1590020769058 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590020769057 2020.05.21 03:26:09)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590020769028)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 161 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 168 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 175 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 182 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 189 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 195 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 213 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 231 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NET551))
      ((NR_UP)(NET532))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 241 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NET551))
      ((NR_UP)(NET532))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 255 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET532 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET551 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1590021092125 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590021092130 2020.05.21 03:31:32)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1590021092624 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590021092624 2020.05.21 03:31:32)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1590021092779 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590021092778 2020.05.21 03:31:32)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1590021092943 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590021092943 2020.05.21 03:31:32)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1590021093074 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590021093073 2020.05.21 03:31:33)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1590021093199 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590021093198 2020.05.21 03:31:33)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1590021093386 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590021093385 2020.05.21 03:31:33)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1590021093526 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590021093525 2020.05.21 03:31:33)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1590021093635 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1590021093634 2020.05.21 03:31:33)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1590021093776 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1590021093775 2020.05.21 03:31:33)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1590021094010 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1590021094009 2020.05.21 03:31:34)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1590021094213 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1590021094212 2020.05.21 03:31:34)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1590021094384 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1590021094383 2020.05.21 03:31:34)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1590021094540 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1590021094539 2020.05.21 03:31:34)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094493)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1590021094618 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590021094617 2020.05.21 03:31:34)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094587)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1590021094681 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1590021094680 2020.05.21 03:31:34)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094649)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1590021094727 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590021094726 2020.05.21 03:31:34)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094696)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1590021094774 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1590021094773 2020.05.21 03:31:34)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094743)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7121          1590021094837 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1590021094836 2020.05.21 03:31:34)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094805)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1590021094868 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1590021094867 2020.05.21 03:31:34)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094852)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 7271          1590021094915 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1590021094914 2020.05.21 03:31:34)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094884)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5467          1590021094977 structural
(_unit VHDL (afisare_rezultat 0 10 (structural 0 17 ))
  (_version v33)
  (_time 1590021094976 2020.05.21 03:31:34)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094946)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1590021095008 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1590021095007 2020.05.21 03:31:35)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021094993)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13953         1590021095055 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1590021095054 2020.05.21 03:31:35)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021095025)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 60 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 61 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 62 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 63 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 64 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 65 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 66 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 67 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 68 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 69 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12560         1590021095071 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590021095070 2020.05.21 03:31:35)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590021095060)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 2614          1590072212498 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1590072212512 2020.05.21 17:43:32)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
V 000051 55 13953         1590072479134 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1590072479134 2020.05.21 17:47:59)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590072478902)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 60 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 61 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 62 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 63 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 64 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 65 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 66 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 67 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 68 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 69 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12560         1590072716648 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590072716648 2020.05.21 17:51:56)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590072716524)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 159 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 166 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 173 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 180 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 187 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 193 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 211 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 229 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 239 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 253 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NR_DOWN))
      ((NR_UP)(NR_UP))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 2614          1590073585756 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1590073585769 2020.05.21 18:06:25)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
V 000051 55 12756         1590073998562 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590073998574 2020.05.21 18:13:18)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590072716524)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 161 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 168 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 175 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 182 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 189 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 195 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 213 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 231 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 241 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 255 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET501 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1590074192362 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590074192366 2020.05.21 18:16:32)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1590074193286 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590074193285 2020.05.21 18:16:33)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1590074193567 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590074193566 2020.05.21 18:16:33)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1590074193770 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590074193769 2020.05.21 18:16:33)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1590074193926 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590074193925 2020.05.21 18:16:33)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1590074194082 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590074194081 2020.05.21 18:16:34)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1590074194271 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590074194271 2020.05.21 18:16:34)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1590074194446 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590074194446 2020.05.21 18:16:34)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1590074194634 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1590074194634 2020.05.21 18:16:34)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1590074194912 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1590074194912 2020.05.21 18:16:34)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1590074195079 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1590074195079 2020.05.21 18:16:35)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1590074195309 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1590074195308 2020.05.21 18:16:35)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1590074195512 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1590074195511 2020.05.21 18:16:35)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1590074195683 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1590074195682 2020.05.21 18:16:35)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074195652)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1590074195746 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590074195745 2020.05.21 18:16:35)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074195714)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1590074195808 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1590074195807 2020.05.21 18:16:35)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074195777)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1590074195886 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590074195885 2020.05.21 18:16:35)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074195839)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1590074195952 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1590074195952 2020.05.21 18:16:35)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074195917)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7121          1590074196002 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1590074196002 2020.05.21 18:16:36)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074195972)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1590074196076 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1590074196075 2020.05.21 18:16:36)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074196020)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 7271          1590074196159 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1590074196159 2020.05.21 18:16:36)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074196117)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5467          1590074196225 structural
(_unit VHDL (afisare_rezultat 0 10 (structural 0 17 ))
  (_version v33)
  (_time 1590074196225 2020.05.21 18:16:36)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074196184)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1590074196268 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1590074196268 2020.05.21 18:16:36)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074196244)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13953         1590074196345 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1590074196344 2020.05.21 18:16:36)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074196291)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 60 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 61 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 62 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 63 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 64 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 65 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 66 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 67 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 68 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 69 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12756         1590074196421 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590074196421 2020.05.21 18:16:36)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590074196377)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 161 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 168 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 175 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 182 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 189 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 195 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 213 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 231 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 241 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 255 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET501 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1590084872378 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590084872389 2020.05.21 21:14:32)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1590084873334 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590084873333 2020.05.21 21:14:33)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1590084873506 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590084873505 2020.05.21 21:14:33)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1590084873646 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590084873645 2020.05.21 21:14:33)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1590084873787 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590084873786 2020.05.21 21:14:33)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1590084873926 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590084873926 2020.05.21 21:14:33)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1590084874021 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590084874020 2020.05.21 21:14:34)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1590084874139 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590084874138 2020.05.21 21:14:34)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1590084874290 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1590084874290 2020.05.21 21:14:34)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1590084874439 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1590084874438 2020.05.21 21:14:34)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1590084874561 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1590084874561 2020.05.21 21:14:34)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1590084874920 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1590084874920 2020.05.21 21:14:34)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1590084875063 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1590084875062 2020.05.21 21:14:35)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1590084875200 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1590084875199 2020.05.21 21:14:35)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875169)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1590084875277 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590084875277 2020.05.21 21:14:35)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875247)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1590084875310 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1590084875309 2020.05.21 21:14:35)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875282)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1590084875356 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590084875355 2020.05.21 21:14:35)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875325)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1590084875450 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1590084875449 2020.05.21 21:14:35)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875403)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7121          1590084875512 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1590084875511 2020.05.21 21:14:35)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875481)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1590084875606 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1590084875605 2020.05.21 21:14:35)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875544)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 7271          1590084875684 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1590084875683 2020.05.21 21:14:35)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875622)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5467          1590084875762 structural
(_unit VHDL (afisare_rezultat 0 10 (structural 0 17 ))
  (_version v33)
  (_time 1590084875761 2020.05.21 21:14:35)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875731)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1590084875824 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1590084875823 2020.05.21 21:14:35)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875793)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13953         1590084875902 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1590084875901 2020.05.21 21:14:35)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875856)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 60 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 61 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 62 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 63 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 64 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 65 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 66 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 67 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 68 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 69 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12756         1590084875965 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590084875964 2020.05.21 21:14:35)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875934)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 161 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 168 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 175 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 182 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 189 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 195 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 213 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 231 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 241 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 255 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET501 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12756         1590102433675 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590102433685 2020.05.22 02:07:13)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590084875934)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 161 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 168 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 175 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 182 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 189 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 195 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 213 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 231 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 241 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 255 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET501 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 937           1590102444858 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590102444858 2020.05.22 02:07:24)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1024          1590102446088 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590102446088 2020.05.22 02:07:26)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 1194          1590102446277 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590102446277 2020.05.22 02:07:26)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 937           1590102446452 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590102446452 2020.05.22 02:07:26)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1111          1590102446609 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590102446608 2020.05.22 02:07:26)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1196          1590102446759 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590102446758 2020.05.22 02:07:26)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 944           1590102446867 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590102446867 2020.05.22 02:07:26)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
I 000045 55 849           1590102446986 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590102446986 2020.05.22 02:07:26)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
I 000045 55 1125          1590102447117 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1590102447116 2020.05.22 02:07:27)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
I 000056 55 1196          1590102447234 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1590102447233 2020.05.22 02:07:27)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
I 000056 55 2665          1590102447351 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1590102447350 2020.05.22 02:07:27)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
I 000052 55 2614          1590102447567 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1590102447567 2020.05.22 02:07:27)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
I 000052 55 1722          1590102447791 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1590102447791 2020.05.22 02:07:27)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1590102448015 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1590102448015 2020.05.22 02:07:28)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102447913)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1590102448090 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590102448090 2020.05.22 02:07:28)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448050)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1590102448147 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1590102448146 2020.05.22 02:07:28)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448115)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1590102448207 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590102448207 2020.05.22 02:07:28)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448167)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1590102448261 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1590102448261 2020.05.22 02:07:28)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448228)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7121          1590102448324 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1590102448324 2020.05.22 02:07:28)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448284)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1590102448392 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1590102448392 2020.05.22 02:07:28)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448349)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 7271          1590102448484 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1590102448484 2020.05.22 02:07:28)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448444)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5467          1590102448541 structural
(_unit VHDL (afisare_rezultat 0 10 (structural 0 17 ))
  (_version v33)
  (_time 1590102448541 2020.05.22 02:07:28)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448497)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1590102448644 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1590102448643 2020.05.22 02:07:28)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448607)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13953         1590102448711 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1590102448710 2020.05.22 02:07:28)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448658)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 60 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 61 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 62 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 63 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 64 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 65 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 66 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 67 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 68 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 69 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12756         1590102448797 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590102448796 2020.05.22 02:07:28)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590102448763)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 161 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 168 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 175 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 182 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 189 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 195 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 213 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 231 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 241 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 255 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET501 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000045 55 937           1590140393718 Flux
(_unit VHDL (si_2 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590140393717 2020.05.22 12:39:53)
  (_source (\./src/Poarta_SI.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743144389)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
V 000045 55 1024          1590140394234 flux
(_unit VHDL (si_3 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590140394233 2020.05.22 12:39:54)
  (_source (\./src/Poarta_SI_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743413362)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
V 000045 55 1194          1590140394343 flux
(_unit VHDL (si_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590140394343 2020.05.22 12:39:54)
  (_source (\./src/Poarta_SI_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589747521203)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
V 000045 55 937           1590140394484 Flux
(_unit VHDL (sau 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590140394483 2020.05.22 12:39:54)
  (_source (\./src/Poarta_SAU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743448816)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
V 000045 55 1111          1590140394593 Flux
(_unit VHDL (sau_4 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590140394592 2020.05.22 12:39:54)
  (_source (\./src/Poarta_SAU_4.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743457004)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
V 000045 55 1196          1590140394725 flux
(_unit VHDL (sau_5 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590140394724 2020.05.22 12:39:54)
  (_source (\./src/Poarta_SAU_5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743481279)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
V 000045 55 944           1590140394834 flux
(_unit VHDL (poarta_xor 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590140394833 2020.05.22 12:39:54)
  (_source (\./src/Poarta_XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743501468)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . flux 1 -1
  )
)
V 000045 55 849           1590140394940 Flux
(_unit VHDL (nu 0 4 (flux 0 9 ))
  (_version v33)
  (_time 1590140394939 2020.05.22 12:39:54)
  (_source (\./src/Inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743510256)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 1 -1
  )
)
V 000045 55 1125          1590140395050 Flux
(_unit VHDL (demux_1_2 0 4 (flux 0 10 ))
  (_version v33)
  (_time 1590140395049 2020.05.22 12:39:55)
  (_source (\./src/Demux1_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743547687)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Flux 2 -1
  )
)
V 000056 55 1196          1590140395173 comportamentala
(_unit VHDL (dflipflop 0 4 (comportamentala 0 18 ))
  (_version v33)
  (_time 1590140395172 2020.05.22 12:39:55)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589743554143)
    (_use )
  )
  (_object
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(0))(_sensitivity(1))(_read(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamentala 1 -1
  )
)
V 000056 55 2665          1590140395293 comportamentala
(_unit VHDL (bcd_7segmente 0 4 (comportamentala 0 11 ))
  (_version v33)
  (_time 1590140395292 2020.05.22 12:39:55)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589749368522)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((temp(3))(D)))(_target(5(3)))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((temp(2))(C)))(_target(5(2)))(_sensitivity(1)))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((temp(1))(B)))(_target(5(1)))(_sensitivity(2)))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((temp(0))(A)))(_target(5(0)))(_sensitivity(3)))))
      (line__18(_architecture 4 0 18 (_process (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . comportamentala 5 -1
  )
)
V 000052 55 2614          1590140395426 Arhitectura
(_unit VHDL (numarator_reversibil 0 5 (arhitectura 0 17 ))
  (_version v33)
  (_time 1590140395426 2020.05.22 12:39:55)
  (_source (\./src/Numarator_reversibil.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746848303)
    (_use )
  )
  (_object
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(10)(5))(_sensitivity(4))(_read(10)(0)(1)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q0)(temp(0))))(_target(6))(_sensitivity(10(0))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Q1)(temp(1))))(_target(7))(_sensitivity(10(1))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((Q2)(temp(2))))(_target(8))(_sensitivity(10(2))))))
      (line__41(_architecture 4 0 41 (_assignment (_simple)(_alias((Q3)(temp(3))))(_target(9))(_sensitivity(10(3))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
  )
  (_model . Arhitectura 5 -1
  )
)
V 000052 55 1722          1590140395625 arhitectura
(_unit VHDL (registru_memorie 0 4 (arhitectura 0 14 ))
  (_version v33)
  (_time 1590140395625 2020.05.22 12:39:55)
  (_source (\./src/Registru_Memorie.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1589746859132)
    (_use )
  )
  (_object
    (_port (_internal X0 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(4))(_read(0)(1)(2)(3)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhitectura 1 -1
  )
)
I 000051 55 4513          1590140395777 structural
(_unit VHDL (semnal_prim 0 9 (structural 0 14 ))
  (_version v33)
  (_time 1590140395776 2020.05.22 12:39:55)
  (_source (\./src/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140395746)
    (_use )
  )
  (_component
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (DFlipFlop
      (_object
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
      )
    )
  )
  (_instantiation XOR_D 0 34 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 35 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 36 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_A 0 37 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation FF_D 0 38 (_component DFlipFlop )
    (_port
      ((Q)(D_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(D1))
      ((S)(S_D))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_B 0 39 (_component DFlipFlop )
    (_port
      ((Q)(B_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(B1))
      ((S)(S_B))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_C 0 40 (_component DFlipFlop )
    (_port
      ((Q)(C_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(C1))
      ((S)(S_C))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_instantiation FF_A 0 41 (_component DFlipFlop )
    (_port
      ((Q)(A_Prim))
      ((clk)(clk))
      ((reset)(reset))
      ((D)(A1))
      ((S)(S_A))
    )
    (_use (_entity . dflipflop)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5023          1590140395981 structural
(_unit VHDL (semnal_prim 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590140395980 2020.05.22 12:39:55)
  (_source (\./compile/Semnal_Prim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140395790)
    (_use )
  )
  (_component
    (DFlipFlop
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Poarta_XOR
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation FF_A 0 75 (_component DFlipFlop )
    (_port
      ((D)(A1))
      ((S)(S_A))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(A_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_B 0 84 (_component DFlipFlop )
    (_port
      ((D)(B1))
      ((S)(S_B))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(B_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_C 0 93 (_component DFlipFlop )
    (_port
      ((D)(C1))
      ((S)(S_C))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(C_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation FF_D 0 102 (_component DFlipFlop )
    (_port
      ((D)(D1))
      ((S)(S_D))
      ((clk)(clk))
      ((reset)(reset))
      ((Q)(D_Prim))
    )
    (_use (_entity . dflipflop)
      (_port
        ((Q)(Q))
        ((clk)(clk))
        ((reset)(reset))
        ((D)(D))
        ((S)(S))
      )
    )
  )
  (_instantiation XOR_A 0 111 (_component Poarta_XOR )
    (_port
      ((a)(A2))
      ((b)(A1))
      ((y)(S_A))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_B 0 118 (_component Poarta_XOR )
    (_port
      ((a)(B2))
      ((b)(B1))
      ((y)(S_B))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_C 0 125 (_component Poarta_XOR )
    (_port
      ((a)(C2))
      ((b)(C1))
      ((y)(S_C))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_instantiation XOR_D 0 132 (_component Poarta_XOR )
    (_port
      ((a)(D2))
      ((b)(D1))
      ((y)(S_D))
    )
    (_use (_entity . poarta_xor)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal S_A ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal S_B ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal S_C ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal S_D ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 5902          1590140396146 structural
(_unit VHDL (is_car_and_errors 0 8 (structural 0 16 ))
  (_version v33)
  (_time 1590140396145 2020.05.22 12:39:56)
  (_source (\./src/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396046)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_1 0 34 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 35 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 36 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 37 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation a 0 38 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 39 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 40 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 41 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 42 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 43 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 44 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 45 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation SAU_ERR 0 46 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 5927          1590140396252 structural
(_unit VHDL (is_car_and_errors 0 24 (structural 0 43 ))
  (_version v33)
  (_time 1590140396251 2020.05.22 12:39:56)
  (_source (\./compile/Is_Car_and_Errors.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396174)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (SAU_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation a 0 86 (_component SI_2 )
    (_port
      ((a)(A_CAR))
      ((b)(A_Prim))
      ((y)(IN_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation b 0 93 (_component SI_2 )
    (_port
      ((a)(B_CAR))
      ((b)(B_Prim))
      ((y)(OUT_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation c 0 100 (_component SI_2 )
    (_port
      ((a)(C_CAR))
      ((b)(C_Prim))
      ((y)(IN_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation d 0 107 (_component SI_2 )
    (_port
      ((a)(D_CAR))
      ((b)(D_Prim))
      ((y)(OUT_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_A 0 114 (_component SI_2 )
    (_port
      ((a)(Not_A_Prim))
      ((b)(A_CAR))
      ((y)(ERROR_A))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_B 0 121 (_component SI_2 )
    (_port
      ((a)(Not_B_Prim))
      ((b)(B_CAR))
      ((y)(ERROR_B))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_C 0 128 (_component SI_2 )
    (_port
      ((a)(Not_C_Prim))
      ((b)(C_CAR))
      ((y)(ERROR_C))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation ERR_D 0 135 (_component SI_2 )
    (_port
      ((a)(Not_D_Prim))
      ((b)(D_CAR))
      ((y)(ERROR_D))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_1 0 142 (_component NU )
    (_port
      ((a)(D_Prim))
      ((b)(Not_D_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_2 0 148 (_component NU )
    (_port
      ((a)(B_Prim))
      ((b)(Not_B_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_3 0 154 (_component NU )
    (_port
      ((a)(C_Prim))
      ((b)(Not_C_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_4 0 160 (_component NU )
    (_port
      ((a)(A_Prim))
      ((b)(Not_A_Prim))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation SAU_ERR 0 166 (_component SAU_5 )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(ERROR_D))
      ((c)(ERROR_B))
      ((d)(ERROR_C))
      ((e)(ERROR_A))
      ((y)(ERROR))
    )
    (_use (_entity . sau_5)
    )
  )
  (_object
    (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_signal (_internal ERROR_A ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal ERROR_B ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal ERROR_C ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal ERROR_D ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal Not_A_Prim ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_B_Prim ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_C_Prim ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_D_Prim ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000051 55 7091          1590140396297 structural
(_unit VHDL (cazuri_numarator 0 7 (structural 0 12 ))
  (_version v33)
  (_time 1590140396296 2020.05.22 12:39:56)
  (_source (\./src/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396266)
    (_use )
  )
  (_component
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation NOT_5 0 32 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 33 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_1 0 34 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_7 0 35 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 36 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_2 0 37 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_9 0 38 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_3 0 39 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_10 0 40 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_4 0 41 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_UP 0 42 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_11 0 43 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 44 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_5 0 45 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_13 0 46 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 47 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_6 0 48 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_15 0 49 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_7 0 50 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation NOT_16 0 51 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND3_8 0 52 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 53 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 7121          1590140396360 structural
(_unit VHDL (cazuri_numarator 0 24 (structural 0 35 ))
  (_version v33)
  (_time 1590140396360 2020.05.22 12:39:56)
  (_source (\./compile/Cazuri_Numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396316)
    (_use )
  )
  (_component
    (SI_3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (SAU_4
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND3_1 0 82 (_component SI_3 )
    (_port
      ((a)(OUT_B))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_2 0 90 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(Not_IN_C))
      ((c)(Not_IN_A))
      ((y)(OUT_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_3 0 98 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_A))
      ((y)(OUT_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_4 0 106 (_component SI_3 )
    (_port
      ((a)(OUT_D))
      ((b)(OUT_B))
      ((c)(Not_IN_C))
      ((y)(OUT_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_5 0 114 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_C))
      ((y)(IN_1))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_6 0 122 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(Not_OUT_B))
      ((c)(IN_A))
      ((y)(IN_2))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_7 0 130 (_component SI_3 )
    (_port
      ((a)(Not_OUT_D))
      ((b)(IN_C))
      ((c)(IN_A))
      ((y)(IN_3))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation AND3_8 0 138 (_component SI_3 )
    (_port
      ((a)(IN_A))
      ((b)(IN_C))
      ((c)(Not_OUT_B))
      ((y)(IN_4))
    )
    (_use (_entity . si_3)
    )
  )
  (_instantiation C_DOWN 0 146 (_component SAU_4 )
    (_port
      ((a)(IN_1))
      ((b)(IN_2))
      ((c)(IN_3))
      ((d)(IN_4))
      ((y)(NR_DOWN))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation C_UP 0 155 (_component SAU_4 )
    (_port
      ((a)(OUT_1))
      ((b)(OUT_2))
      ((c)(OUT_3))
      ((d)(OUT_4))
      ((y)(NR_UP))
    )
    (_use (_entity . sau_4)
    )
  )
  (_instantiation NOT_10 0 164 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_11 0 170 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_12 0 176 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_13 0 182 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_14 0 188 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_15 0 194 (_component NU )
    (_port
      ((a)(OUT_D))
      ((b)(Not_OUT_D))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_16 0 200 (_component NU )
    (_port
      ((a)(OUT_B))
      ((b)(Not_OUT_B))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_5 0 206 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_6 0 212 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_7 0 218 (_component NU )
    (_port
      ((a)(IN_C))
      ((b)(Not_IN_C))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_8 0 224 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_9 0 230 (_component NU )
    (_port
      ((a)(IN_A))
      ((b)(Not_IN_A))
    )
    (_use (_entity . nu)
    )
  )
  (_object
    (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_signal (_internal IN_1 ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal IN_2 ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal IN_3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal IN_4 ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal Not_IN_A ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal Not_IN_C ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_B ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_signal (_internal Not_OUT_D ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal OUT_1 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal OUT_2 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal OUT_3 ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal OUT_4 ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000052 55 6736          1590140396413 structurala
(_unit VHDL (numarare_masini 0 6 (structurala 0 12 ))
  (_version v33)
  (_time 1590140396412 2020.05.22 12:39:56)
  (_source (\./src/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396374)
    (_use )
  )
  (_component
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 33 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation OR_C 0 47 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation DMUX1_2 0 48 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation NOT_17 0 49 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 50 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((c_up)(Y0))
      ((c_down)(Y1))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
    )
    (_use (_entity . numarator_reversibil)
    )
  )
  (_instantiation MEM_REGISTER 0 51 (_component Registru_Memorie )
    (_port
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((E)(Not_SEMN))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
    )
  )
  (_object
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_inout ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000052 55 7271          1590140396455 structurala
(_unit VHDL (numarare_masini 0 24 (structurala 0 39 ))
  (_version v33)
  (_time 1590140396455 2020.05.22 12:39:56)
  (_source (\./compile/Numarare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396425)
    (_use )
  )
  (_component
    (DEMUX_1_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Registru_Memorie
      (_object
        (_port (_internal E ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal x0 ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal X2 ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal X3 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (NUMARATOR_REVERSIBIL
      (_object
        (_port (_internal c_down ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal c_up ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 68 (_entity (_inout ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
  )
  (_instantiation DMUX1_2 0 109 (_component DEMUX_1_2 )
    (_port
      ((a)(SEMN))
      ((sel)(NR_DOWN))
      ((x0)(Y0))
      ((x1)(Y1))
    )
    (_use (_entity . demux_1_2)
    )
  )
  (_instantiation MEM_REGISTER 0 117 (_component Registru_Memorie )
    (_port
      ((E)(Not_SEMN))
      ((x0)(NR_0))
      ((x1)(NR_1))
      ((X2)(NR_2))
      ((X3)(NR_3))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(Q0))
      ((Q1)(Q1))
      ((Q2)(Q2))
      ((Q3)(Q3))
    )
    (_use (_entity . registru_memorie)
      (_port
        ((X0)(x0))
        ((X1)(x1))
        ((X2)(X2))
        ((X3)(X3))
        ((clk)(clk))
        ((reset)(reset))
        ((E)(E))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation NOT_17 0 132 (_component NU )
    (_port
      ((a)(SEMN))
      ((b)(Not_SEMN))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NUMARATOR 0 138 (_component NUMARATOR_REVERSIBIL )
    (_port
      ((c_down)(Y1))
      ((c_up)(Y0))
      ((clk)(clk))
      ((enable)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((Q0)(NR_0))
      ((Q1)(NR_1))
      ((Q2)(NR_2))
      ((Q3)(NR_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarator_reversibil)
      (_port
        ((enable)(enable))
        ((reset)(reset))
        ((c_up)(c_up))
        ((c_down)(c_down))
        ((clk)(clk))
        ((Intrare)(Intrare))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
      )
    )
  )
  (_instantiation OR_C 0 152 (_component SAU )
    (_port
      ((a)(NR_UP))
      ((b)(NR_DOWN))
      ((y)(SEMN))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 35 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Not_SEMN ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal NR_0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NR_1 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal NR_2 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal NR_3 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal SEMN ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal Y0 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal Y1 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 5467          1590140396496 structural
(_unit VHDL (afisare_rezultat 0 10 (structural 0 17 ))
  (_version v33)
  (_time 1590140396496 2020.05.22 12:39:56)
  (_source (\./src/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396461)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 43 (_component SI_5 )
    (_port
      ((a)(NR_UP))
      ((b)(REZ_3))
      ((c)(REZ_2))
      ((d)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation NOT_18 0 44 (_component NU )
    (_port
      ((a)(REZ_3))
      ((b)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 45 (_component NU )
    (_port
      ((a)(REZ_2))
      ((b)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 46 (_component NU )
    (_port
      ((a)(REZ_1))
      ((b)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 47 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 48 (_component NU )
    (_port
      ((a)(REZ_0))
      ((b)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation AND5_2 0 49 (_component SI_5 )
    (_port
      ((a)(Not_REZ_3))
      ((b)(Not_REZ_2))
      ((c)(Not_REZ_1))
      ((d)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation OR_E 0 50 (_component SAU )
    (_port
      ((a)(FULL))
      ((b)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 51 (_component BCD_7SEGMENTE )
    (_port
      ((d)(REZ_3))
      ((c)(REZ_2))
      ((b)(REZ_1))
      ((a)(REZ_0))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
    )
  )
  (_object
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 5601          1590140396542 structural
(_unit VHDL (afisare_rezultat 0 24 (structural 0 37 ))
  (_version v33)
  (_time 1590140396541 2020.05.22 12:39:56)
  (_source (\./compile/Afisare_Rezultat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396512)
    (_use )
  )
  (_component
    (SI_5
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (BCD_7SEGMENTE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 47 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (SAU
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND5_1 0 87 (_component SI_5 )
    (_port
      ((A)(NR_UP))
      ((B)(REZ_3))
      ((C)(REZ_2))
      ((D)(REZ_1))
      ((e)(Not_REZ_0))
      ((y)(FULL))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation AND5_2 0 97 (_component SI_5 )
    (_port
      ((A)(Not_REZ_3))
      ((B)(Not_REZ_2))
      ((C)(Not_REZ_1))
      ((D)(Not_REZ_0))
      ((e)(NR_DOWN))
      ((y)(EMPTY))
    )
    (_use (_entity . si_5)
    )
  )
  (_instantiation BCD_7SEGM_DECODER 0 107 (_component BCD_7SEGMENTE )
    (_port
      ((A)(REZ_0))
      ((B)(REZ_1))
      ((C)(REZ_2))
      ((D)(REZ_3))
      ((Iesire)(Iesire))
    )
    (_use (_entity . bcd_7segmente)
      (_port
        ((D)(D))
        ((C)(C))
        ((B)(B))
        ((A)(A))
        ((Iesire)(Iesire))
      )
    )
  )
  (_instantiation NOT_18 0 116 (_component NU )
    (_port
      ((A)(REZ_3))
      ((B)(Not_REZ_3))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_19 0 122 (_component NU )
    (_port
      ((A)(REZ_2))
      ((B)(Not_REZ_2))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_20 0 128 (_component NU )
    (_port
      ((A)(REZ_1))
      ((B)(Not_REZ_1))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_21 0 134 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation NOT_23 0 140 (_component NU )
    (_port
      ((A)(REZ_0))
      ((B)(Not_REZ_0))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation OR_E 0 146 (_component SAU )
    (_port
      ((A)(FULL))
      ((B)(EMPTY))
      ((y)(ERR_COUNTER))
    )
    (_use (_entity . sau)
    )
  )
  (_object
    (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal EMPTY ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal FULL ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_0 ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_1 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal Not_REZ_3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 13953         1590140396582 structural
(_unit VHDL (parcare_masini 0 9 (structural 0 16 ))
  (_version v33)
  (_time 1590140396581 2020.05.22 12:39:56)
  (_source (\./src/Parcare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396548)
    (_use )
  )
  (_component
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 35 (_entity (_inout ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation Part1 0 60 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((C1)(C1))
      ((C2)(C2))
      ((B1)(B1))
      ((B2)(B2))
      ((D1)(D1))
      ((D2)(D2))
      ((reset)(reset))
      ((clk)(clk))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
      (_port
        ((A1)(A1))
        ((A2)(A2))
        ((B1)(B1))
        ((B2)(B2))
        ((C1)(C1))
        ((C2)(C2))
        ((D1)(D1))
        ((D2)(D2))
        ((clk)(clk))
        ((reset)(reset))
        ((A_Prim)(A_Prim))
        ((B_Prim)(B_Prim))
        ((C_Prim)(C_Prim))
        ((D_Prim)(D_Prim))
      )
    )
  )
  (_instantiation AND_A 0 61 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 62 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 63 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 64 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation Part2 0 65 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((C_CAR)(C_CAR))
      ((B_CAR)(B_CAR))
      ((D_CAR)(D_CAR))
      ((A_Prim)(A_Prim))
      ((C_Prim)(C_Prim))
      ((B_Prim)(B_Prim))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((ERROR)(ERROR))
    )
    (_use (_entity . is_car_and_errors)
      (_port
        ((A_CAR)(A_CAR))
        ((A_Prim)(A_Prim))
        ((B_CAR)(B_CAR))
        ((B_Prim)(B_Prim))
        ((C_CAR)(C_CAR))
        ((C_Prim)(C_Prim))
        ((D_CAR)(D_CAR))
        ((D_Prim)(D_Prim))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((ERROR)(ERROR))
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
      )
    )
  )
  (_instantiation Part3 0 66 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
    )
    (_use (_entity . cazuri_numarator)
      (_port
        ((IN_A)(IN_A))
        ((IN_C)(IN_C))
        ((OUT_B)(OUT_B))
        ((OUT_D)(OUT_D))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
      )
    )
  )
  (_instantiation NOT_22 0 67 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part4 0 68 (_component Numarare_Masini )
    (_port
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((reset)(reset))
      ((clk)(clk))
      ((Intrare)(Intrare))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
    )
    (_use (_entity . numarare_masini)
      (_port
        ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((clk)(clk))
        ((reset)(reset))
        ((Q0)(Q0))
        ((Q1)(Q1))
        ((Q2)(Q2))
        ((Q3)(Q3))
        ((Intrare)(Intrare))
      )
    )
  )
  (_instantiation Part5 0 69 (_component Afisare_Rezultat )
    (_port
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((NR_UP)(NR_UP))
      ((NR_DOWN)(NR_DOWN))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
      (_port
        ((NR_DOWN)(NR_DOWN))
        ((NR_UP)(NR_UP))
        ((REZ_0)(REZ_0))
        ((REZ_1)(REZ_1))
        ((REZ_2)(REZ_2))
        ((REZ_3)(REZ_3))
        ((ERR_COUNTER)(ERR_COUNTER))
        ((Iesire)(Iesire))
      )
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 12756         1590140396663 structural
(_unit VHDL (parcare_masini 0 24 (structural 0 42 ))
  (_version v33)
  (_time 1590140396663 2020.05.22 12:39:56)
  (_source (\./compile/Parcare_Masini.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1590140396617)
    (_use )
  )
  (_component
    (SI_2
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 126 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (NU
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (Semnal_Prim
      (_object
        (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 120 (_entity (_out ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
      )
    )
    (Is_Car_and_Errors
      (_object
        (_port (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
      )
    )
    (Cazuri_Numarator
      (_object
        (_port (_internal IN_A ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal IN_C ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (Numarare_Masini
      (_object
        (_port (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Q0 ~extieee.std_logic_1164.std_logic 0 99 (_entity (_out ))))
        (_port (_internal Q1 ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_port (_internal Q2 ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal Q3 ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal Intrare ~std_logic_vector{3~downto~0}~13 0 103 (_entity (_inout ))))
      )
    )
    (Afisare_Rezultat
      (_object
        (_port (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal Iesire ~std_logic_vector{6~downto~0}~13 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation AND_A 0 161 (_component SI_2 )
    (_port
      ((a)(A1))
      ((b)(A2))
      ((y)(A_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_B 0 168 (_component SI_2 )
    (_port
      ((a)(B1))
      ((b)(B2))
      ((y)(B_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_C 0 175 (_component SI_2 )
    (_port
      ((a)(C1))
      ((b)(C2))
      ((y)(C_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation AND_D 0 182 (_component SI_2 )
    (_port
      ((a)(D1))
      ((b)(D2))
      ((y)(D_CAR))
    )
    (_use (_entity . si_2)
    )
  )
  (_instantiation NOT_22 0 189 (_component NU )
    (_port
      ((a)(ERR_COUNTER))
      ((b)(NOT_ERR_COUNTER))
    )
    (_use (_entity . nu)
    )
  )
  (_instantiation Part1 0 195 (_component Semnal_Prim )
    (_port
      ((A1)(A1))
      ((A2)(A2))
      ((B1)(B1))
      ((B2)(B2))
      ((C1)(C1))
      ((C2)(C2))
      ((D1)(D1))
      ((D2)(D2))
      ((clk)(clk))
      ((reset)(reset))
      ((A_Prim)(A_Prim))
      ((B_Prim)(B_Prim))
      ((C_Prim)(C_Prim))
      ((D_Prim)(D_Prim))
    )
    (_use (_entity . semnal_prim)
    )
  )
  (_instantiation Part2 0 213 (_component Is_Car_and_Errors )
    (_port
      ((A_CAR)(A_CAR))
      ((A_Prim)(A_Prim))
      ((B_CAR)(B_CAR))
      ((B_Prim)(B_Prim))
      ((C_CAR)(C_CAR))
      ((C_Prim)(C_Prim))
      ((D_CAR)(D_CAR))
      ((D_Prim)(D_Prim))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((ERROR)(ERROR))
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
    )
    (_use (_entity . is_car_and_errors)
    )
  )
  (_instantiation Part3 0 231 (_component Cazuri_Numarator )
    (_port
      ((IN_A)(IN_A))
      ((IN_C)(IN_C))
      ((OUT_B)(OUT_B))
      ((OUT_D)(OUT_D))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
    )
    (_use (_entity . cazuri_numarator)
    )
  )
  (_instantiation Part4 0 241 (_component Numarare_Masini )
    (_port
      ((NOT_ERR_COUNTER)(NOT_ERR_COUNTER))
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((clk)(clk))
      ((reset)(reset))
      ((Q0)(REZ_0))
      ((Q1)(REZ_1))
      ((Q2)(REZ_2))
      ((Q3)(REZ_3))
      ((Intrare)(Intrare))
    )
    (_use (_entity . numarare_masini)
    )
  )
  (_instantiation Part5 0 255 (_component Afisare_Rezultat )
    (_port
      ((NR_DOWN)(NET484))
      ((NR_UP)(NET501))
      ((REZ_0)(REZ_0))
      ((REZ_1)(REZ_1))
      ((REZ_2)(REZ_2))
      ((REZ_3)(REZ_3))
      ((ERR_COUNTER)(ERR_COUNTER))
      ((Iesire)(Iesire))
    )
    (_use (_entity . afisare_rezultat)
    )
  )
  (_object
    (_port (_internal A1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal A2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal B1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal B2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal C1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal C2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal D1 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal D2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal ERROR ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{6~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal A_CAR ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal A_Prim ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal B_CAR ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal B_Prim ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal C_CAR ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal C_Prim ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal D_CAR ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal D_Prim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal IN_A ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal IN_C ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET501 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NOT_ERR_COUNTER ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal NR_DOWN ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal NR_UP ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal OUT_B ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal OUT_D ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal REZ_0 ~extieee.std_logic_1164.std_logic 0 152 (_architecture (_uni ))))
    (_signal (_internal REZ_1 ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_signal (_internal REZ_2 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal REZ_3 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
