SDVM_RISCV_INTEGER_REG_DEF(X0, 0)
SDVM_RISCV_INTEGER_REG_DEF(X1, 1)
SDVM_RISCV_INTEGER_REG_DEF(X2, 2)
SDVM_RISCV_INTEGER_REG_DEF(X3, 3)
SDVM_RISCV_INTEGER_REG_DEF(X4, 4)
SDVM_RISCV_INTEGER_REG_DEF(X5, 5)
SDVM_RISCV_INTEGER_REG_DEF(X6, 6)
SDVM_RISCV_INTEGER_REG_DEF(X7, 7)
SDVM_RISCV_INTEGER_REG_DEF(X8, 8)
SDVM_RISCV_INTEGER_REG_DEF(X9, 9)
SDVM_RISCV_INTEGER_REG_DEF(X10, 10)
SDVM_RISCV_INTEGER_REG_DEF(X11, 11)
SDVM_RISCV_INTEGER_REG_DEF(X12, 12)
SDVM_RISCV_INTEGER_REG_DEF(X13, 13)
SDVM_RISCV_INTEGER_REG_DEF(X14, 14)
SDVM_RISCV_INTEGER_REG_DEF(X15, 15)
SDVM_RISCV_INTEGER_REG_DEF(X16, 16)
SDVM_RISCV_INTEGER_REG_DEF(X17, 17)
SDVM_RISCV_INTEGER_REG_DEF(X18, 18)
SDVM_RISCV_INTEGER_REG_DEF(X19, 19)
SDVM_RISCV_INTEGER_REG_DEF(X20, 20)
SDVM_RISCV_INTEGER_REG_DEF(X21, 21)
SDVM_RISCV_INTEGER_REG_DEF(X22, 22)
SDVM_RISCV_INTEGER_REG_DEF(X23, 23)
SDVM_RISCV_INTEGER_REG_DEF(X24, 24)
SDVM_RISCV_INTEGER_REG_DEF(X25, 25)
SDVM_RISCV_INTEGER_REG_DEF(X26, 26)
SDVM_RISCV_INTEGER_REG_DEF(X27, 27)
SDVM_RISCV_INTEGER_REG_DEF(X28, 28)
SDVM_RISCV_INTEGER_REG_DEF(X29, 29)
SDVM_RISCV_INTEGER_REG_DEF(X30, 30)
SDVM_RISCV_INTEGER_REG_DEF(X31, 31)

SDVM_RISCV_INTEGER_REG_DEF(ZERO, 0)
SDVM_RISCV_INTEGER_REG_DEF(RA, 1)
SDVM_RISCV_INTEGER_REG_DEF(SP, 2)
SDVM_RISCV_INTEGER_REG_DEF(GP, 3)
SDVM_RISCV_INTEGER_REG_DEF(TP, 4)
SDVM_RISCV_INTEGER_REG_DEF(T0, 5)
SDVM_RISCV_INTEGER_REG_DEF(T1, 6)
SDVM_RISCV_INTEGER_REG_DEF(T2, 7)
SDVM_RISCV_INTEGER_REG_DEF(FP, 8)
SDVM_RISCV_INTEGER_REG_DEF(S1, 9)
SDVM_RISCV_INTEGER_REG_DEF(A0, 10)
SDVM_RISCV_INTEGER_REG_DEF(A1, 11)
SDVM_RISCV_INTEGER_REG_DEF(A2, 12)
SDVM_RISCV_INTEGER_REG_DEF(A3, 13)
SDVM_RISCV_INTEGER_REG_DEF(A4, 14)
SDVM_RISCV_INTEGER_REG_DEF(A5, 15)
SDVM_RISCV_INTEGER_REG_DEF(A6, 16)
SDVM_RISCV_INTEGER_REG_DEF(A7, 17)
SDVM_RISCV_INTEGER_REG_DEF(S2, 18)
SDVM_RISCV_INTEGER_REG_DEF(S3, 19)
SDVM_RISCV_INTEGER_REG_DEF(S4, 20)
SDVM_RISCV_INTEGER_REG_DEF(S5, 21)
SDVM_RISCV_INTEGER_REG_DEF(S6, 22)
SDVM_RISCV_INTEGER_REG_DEF(S7, 23)
SDVM_RISCV_INTEGER_REG_DEF(S8, 24)
SDVM_RISCV_INTEGER_REG_DEF(S9, 25)
SDVM_RISCV_INTEGER_REG_DEF(S10, 26)
SDVM_RISCV_INTEGER_REG_DEF(S11, 27)
SDVM_RISCV_INTEGER_REG_DEF(T3, 28)
SDVM_RISCV_INTEGER_REG_DEF(T4, 29)
SDVM_RISCV_INTEGER_REG_DEF(T5, 30)
SDVM_RISCV_INTEGER_REG_DEF(T6, 31)
