#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Mar 21 19:58:59 2025
# Process ID: 7028
# Current directory: D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.runs/synth_1
# Command line: vivado.exe -log firx2_param.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source firx2_param.tcl
# Log file: D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.runs/synth_1/firx2_param.vds
# Journal file: D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.runs/synth_1\vivado.jou
# Running On: OFICINA-HP, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 25087 MB
#-----------------------------------------------------------
source firx2_param.tcl -notrace
Command: synth_design -top firx2_param -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13556
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'firx2_param' [D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.srcs/sources_1/new/firx2_param.v:6]
INFO: [Synth 8-3876] $readmem data file 'M81_coefficients.dat' is read successfully [D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.srcs/sources_1/new/firx2_param.v:47]
INFO: [Synth 8-6155] done synthesizing module 'firx2_param' (1#1) [D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.srcs/sources_1/new/firx2_param.v:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP sum1, operation Mode is: A''*(B:0x3fffa).
DSP Report: register register_reg[79] is absorbed into DSP sum1.
DSP Report: register register_reg[80] is absorbed into DSP sum1.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fffa).
DSP Report: register data_out_int_reg is absorbed into DSP sum0.
DSP Report: register register_reg[0] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum80 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffe8).
DSP Report: register register_reg[78] is absorbed into DSP sum0.
DSP Report: register register_reg[79] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum2 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffd6).
DSP Report: register register_reg[77] is absorbed into DSP sum0.
DSP Report: register register_reg[78] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum3 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x3ffce).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum4 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffe3).
DSP Report: register register_reg[75] is absorbed into DSP sum0.
DSP Report: register register_reg[76] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum5 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0xe).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum6 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x35).
DSP Report: register register_reg[73] is absorbed into DSP sum0.
DSP Report: register register_reg[74] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum7 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x32).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum8 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fffd).
DSP Report: register register_reg[71] is absorbed into DSP sum0.
DSP Report: register register_reg[72] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum9 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x3ffbb).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum10 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffab).
DSP Report: register register_reg[69] is absorbed into DSP sum0.
DSP Report: register register_reg[70] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum11 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x3ffeb).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum12 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register register_reg[67] is absorbed into DSP sum0.
DSP Report: register register_reg[68] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum13 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x86).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum14 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: C+A''*(B:0x3ffa7).
DSP Report: register register_reg[64] is absorbed into DSP sum0.
DSP Report: register register_reg[65] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum16 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ff3f).
DSP Report: register register_reg[63] is absorbed into DSP sum0.
DSP Report: register register_reg[64] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum17 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ff7e).
DSP Report: register register_reg[62] is absorbed into DSP sum0.
DSP Report: register register_reg[63] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum18 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register register_reg[61] is absorbed into DSP sum0.
DSP Report: register register_reg[62] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum19 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x104).
DSP Report: register register_reg[60] is absorbed into DSP sum0.
DSP Report: register register_reg[61] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum20 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0xe2).
DSP Report: register register_reg[59] is absorbed into DSP sum0.
DSP Report: register register_reg[60] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum21 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffd6).
DSP Report: register register_reg[58] is absorbed into DSP sum0.
DSP Report: register register_reg[59] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum22 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3feb3).
DSP Report: register register_reg[57] is absorbed into DSP sum0.
DSP Report: register register_reg[58] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum23 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fe99).
DSP Report: register register_reg[56] is absorbed into DSP sum0.
DSP Report: register register_reg[57] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum24 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffe0).
DSP Report: register register_reg[55] is absorbed into DSP sum0.
DSP Report: register register_reg[56] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum25 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x197).
DSP Report: register register_reg[54] is absorbed into DSP sum0.
DSP Report: register register_reg[55] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum26 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x21e).
DSP Report: register register_reg[53] is absorbed into DSP sum0.
DSP Report: register register_reg[54] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum27 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register register_reg[52] is absorbed into DSP sum0.
DSP Report: register register_reg[53] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum28 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fe24).
DSP Report: register register_reg[51] is absorbed into DSP sum0.
DSP Report: register register_reg[52] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum29 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fce1).
DSP Report: register register_reg[50] is absorbed into DSP sum0.
DSP Report: register register_reg[51] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum30 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fe78).
DSP Report: register register_reg[49] is absorbed into DSP sum0.
DSP Report: register register_reg[50] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum31 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x219).
DSP Report: register register_reg[48] is absorbed into DSP sum0.
DSP Report: register register_reg[49] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum32 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x4ad).
DSP Report: register register_reg[47] is absorbed into DSP sum0.
DSP Report: register register_reg[48] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum33 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x333).
DSP Report: register register_reg[46] is absorbed into DSP sum0.
DSP Report: register register_reg[47] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum34 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fdb8).
DSP Report: register register_reg[45] is absorbed into DSP sum0.
DSP Report: register register_reg[46] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum35 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3f850).
DSP Report: register register_reg[44] is absorbed into DSP sum0.
DSP Report: register register_reg[45] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum36 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3f8cb).
DSP Report: register register_reg[43] is absorbed into DSP sum0.
DSP Report: register register_reg[44] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum37 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x265).
DSP Report: register register_reg[42] is absorbed into DSP sum0.
DSP Report: register register_reg[43] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum38 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x12a2).
DSP Report: register register_reg[41] is absorbed into DSP sum0.
DSP Report: register register_reg[42] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum39 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x21f6).
DSP Report: register register_reg[40] is absorbed into DSP sum0.
DSP Report: register register_reg[41] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum40 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x283b).
DSP Report: register register_reg[39] is absorbed into DSP sum0.
DSP Report: register register_reg[40] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum41 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x21f6).
DSP Report: register register_reg[38] is absorbed into DSP sum0.
DSP Report: register register_reg[39] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum42 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x12a2).
DSP Report: register register_reg[37] is absorbed into DSP sum0.
DSP Report: register register_reg[38] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum43 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x265).
DSP Report: register register_reg[36] is absorbed into DSP sum0.
DSP Report: register register_reg[37] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum44 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3f8cb).
DSP Report: register register_reg[35] is absorbed into DSP sum0.
DSP Report: register register_reg[36] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum45 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3f850).
DSP Report: register register_reg[34] is absorbed into DSP sum0.
DSP Report: register register_reg[35] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum46 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fdb8).
DSP Report: register register_reg[33] is absorbed into DSP sum0.
DSP Report: register register_reg[34] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum47 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x333).
DSP Report: register register_reg[32] is absorbed into DSP sum0.
DSP Report: register register_reg[33] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum48 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x4ad).
DSP Report: register register_reg[31] is absorbed into DSP sum0.
DSP Report: register register_reg[32] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum49 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x219).
DSP Report: register register_reg[30] is absorbed into DSP sum0.
DSP Report: register register_reg[31] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum50 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fe78).
DSP Report: register register_reg[29] is absorbed into DSP sum0.
DSP Report: register register_reg[30] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum51 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fce1).
DSP Report: register register_reg[28] is absorbed into DSP sum0.
DSP Report: register register_reg[29] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum52 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fe24).
DSP Report: register register_reg[27] is absorbed into DSP sum0.
DSP Report: register register_reg[28] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum53 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0xa3).
DSP Report: register register_reg[26] is absorbed into DSP sum0.
DSP Report: register register_reg[27] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum54 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x21e).
DSP Report: register register_reg[25] is absorbed into DSP sum0.
DSP Report: register register_reg[26] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum55 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x197).
DSP Report: register register_reg[24] is absorbed into DSP sum0.
DSP Report: register register_reg[25] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum56 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffe0).
DSP Report: register register_reg[23] is absorbed into DSP sum0.
DSP Report: register register_reg[24] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum57 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3fe99).
DSP Report: register register_reg[22] is absorbed into DSP sum0.
DSP Report: register register_reg[23] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum58 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3feb3).
DSP Report: register register_reg[21] is absorbed into DSP sum0.
DSP Report: register register_reg[22] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum59 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffd6).
DSP Report: register register_reg[20] is absorbed into DSP sum0.
DSP Report: register register_reg[21] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum60 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0xe2).
DSP Report: register register_reg[19] is absorbed into DSP sum0.
DSP Report: register register_reg[20] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum61 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x104).
DSP Report: register register_reg[18] is absorbed into DSP sum0.
DSP Report: register register_reg[19] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum62 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x4e).
DSP Report: register register_reg[17] is absorbed into DSP sum0.
DSP Report: register register_reg[18] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum63 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ff7e).
DSP Report: register register_reg[16] is absorbed into DSP sum0.
DSP Report: register register_reg[17] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum64 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ff3f).
DSP Report: register register_reg[15] is absorbed into DSP sum0.
DSP Report: register register_reg[16] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum65 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffa7).
DSP Report: register register_reg[14] is absorbed into DSP sum0.
DSP Report: register register_reg[15] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum66 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: C+A''*(B:0x86).
DSP Report: register register_reg[12] is absorbed into DSP sum0.
DSP Report: register register_reg[13] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum68 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x54).
DSP Report: register register_reg[11] is absorbed into DSP sum0.
DSP Report: register register_reg[12] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum69 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffeb).
DSP Report: register register_reg[10] is absorbed into DSP sum0.
DSP Report: register register_reg[11] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum70 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x3ffab).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum71 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffbb).
DSP Report: register register_reg[8] is absorbed into DSP sum0.
DSP Report: register register_reg[9] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum72 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x3fffd).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum73 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x32).
DSP Report: register register_reg[6] is absorbed into DSP sum0.
DSP Report: register register_reg[7] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum74 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x35).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum75 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0xe).
DSP Report: register register_reg[4] is absorbed into DSP sum0.
DSP Report: register register_reg[5] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum76 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x3ffe3).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum77 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+A''*(B:0x3ffce).
DSP Report: register register_reg[2] is absorbed into DSP sum0.
DSP Report: register register_reg[3] is absorbed into DSP sum0.
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum78 is absorbed into DSP sum0.
DSP Report: Generating DSP sum0, operation Mode is: PCIN+ACIN*(B:0x3ffd6).
DSP Report: operator sum0 is absorbed into DSP sum0.
DSP Report: operator sum79 is absorbed into DSP sum0.
DSP Report: Generating DSP sum_reg, operation Mode is: PCIN+A''*(B:0x3ffe8).
DSP Report: register register_reg[0] is absorbed into DSP sum_reg.
DSP Report: register register_reg[1] is absorbed into DSP sum_reg.
DSP Report: register sum_reg is absorbed into DSP sum_reg.
DSP Report: operator sum0 is absorbed into DSP sum_reg.
DSP Report: operator sum80 is absorbed into DSP sum_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|firx2_param | A''*(B:0x3fffa)       | 16     | 4      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fffa)  | 16     | 4      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffe8)  | 16     | 6      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffd6)  | 16     | 7      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x3ffce) | 16     | 7      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffe3)  | 16     | 6      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0xe)     | 16     | 5      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x35)     | 16     | 7      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x32)    | 16     | 7      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fffd)  | 16     | 3      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x3ffbb) | 16     | 8      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffab)  | 16     | 8      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x3ffeb) | 16     | 6      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x54)     | 16     | 8      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x86)    | 16     | 9      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | C+A''*(B:0x3ffa7)     | 16     | 8      | 36     | -      | 36     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ff3f)  | 16     | 9      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ff7e)  | 16     | 9      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x4e)     | 16     | 8      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x104)    | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0xe2)     | 16     | 9      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffd6)  | 16     | 7      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3feb3)  | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fe99)  | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffe0)  | 16     | 6      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x197)    | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x21e)    | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0xa3)     | 16     | 9      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fe24)  | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fce1)  | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fe78)  | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x219)    | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x4ad)    | 16     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x333)    | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fdb8)  | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3f850)  | 16     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3f8cb)  | 16     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x265)    | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x12a2)   | 16     | 14     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x21f6)   | 16     | 15     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x283b)   | 16     | 15     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x21f6)   | 16     | 15     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x12a2)   | 16     | 14     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x265)    | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3f8cb)  | 16     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3f850)  | 16     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fdb8)  | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x333)    | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x4ad)    | 16     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x219)    | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fe78)  | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fce1)  | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fe24)  | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0xa3)     | 16     | 9      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x21e)    | 16     | 11     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x197)    | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffe0)  | 16     | 6      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3fe99)  | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3feb3)  | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffd6)  | 16     | 7      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0xe2)     | 16     | 9      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x104)    | 16     | 10     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x4e)     | 16     | 8      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ff7e)  | 16     | 9      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ff3f)  | 16     | 9      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffa7)  | 16     | 8      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | C+A''*(B:0x86)        | 16     | 9      | 36     | -      | 36     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x54)     | 16     | 8      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffeb)  | 16     | 6      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x3ffab) | 16     | 8      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffbb)  | 16     | 8      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x3fffd) | 16     | 3      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x32)     | 16     | 7      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x35)    | 16     | 7      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0xe)      | 16     | 5      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x3ffe3) | 16     | 6      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffce)  | 16     | 7      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+ACIN*(B:0x3ffd6) | 16     | 7      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|firx2_param | PCIN+A''*(B:0x3ffe8)  | 16     | 6      | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    16|
|3     |DSP48E1 |    79|
|4     |LUT1    |     4|
|5     |LUT2    |    76|
|6     |FDRE    |  1281|
|7     |IBUF    |    18|
|8     |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1491|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.793 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.793 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.793 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1253.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'firx2_param' is not ideal for floorplanning, since the cellview 'firx2_param' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8ea9a3f
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1253.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.runs/synth_1/firx2_param.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file firx2_param_utilization_synth.rpt -pb firx2_param_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 19:59:37 2025...
