# Logic_Gates_Verilog_Vivado
This project demonstrates the design and simulation of basic digital logic gates using Verilog HDL in Xilinx Vivado. The objective is to understand Verilog syntax, module creation, and simulation of fundamental combinational logic circuits.

ðŸ”Œ Logic Gates Implementation in Verilog (Gate-Level Modeling)
ðŸ“Œ Project Overview

This project implements basic digital logic gates combined into a single Verilog module using gate-level modeling. The design is written in Verilog HDL and simulated using Xilinx Vivado.

All logic gates operate in parallel on the same input signals, demonstrating the hardware nature of digital circuits.

ðŸŽ¯ Objectives

-->To implement basic logic gates in Verilog

-->To understand gate-level modeling

-->To simulate and verify outputs in Vivado

-->To strengthen fundamentals of digital electronics

ðŸ› ï¸ Tools & Technologies

-->HDL: Verilog

-->EDA Tool: Xilinx Vivado

-->Modeling Style: Gate-Level Modeling

-->Circuit Type: Combinational Logic

âš™ï¸ Logic Gates Implemented

| Gate | Output Signal |
| ---- | ------------- |
| NOT  | out_not       |
| AND  | out_and       |
| OR   | out_or        |
| NAND | out_nand      |
| NOR  | out_nor       |
| XOR  | out_xor       |
| XNOR | out_xnor      |



âœ… Truth Table for Combined Logic Gates

ðŸ”¹ NOT Gate (out_not = ~a)

| A | NOT (~A) |
| - | -------- |
| 0 | 1        |
| 1 | 0        |


ðŸ”¹ AND Gate (out_and = a & b)

| A | B | AND |
| - | - | --- |
| 0 | 0 | 0   |
| 0 | 1 | 0   |
| 1 | 0 | 0   |
| 1 | 1 | 1   |

ðŸ”¹ OR Gate (out_or = a \| b)

| A | B | OR |
| - | - | -- |
| 0 | 0 | 0  |
| 0 | 1 | 1  |
| 1 | 0 | 1  |
| 1 | 1 | 1  |


ðŸ”¹ NOR Gate (out_nor = ~(a \| b))

| A | B | NOR |
| - | - | --- |
| 0 | 0 | 1   |
| 0 | 1 | 0   |
| 1 | 0 | 0   |
| 1 | 1 | 0   |


ðŸ”¹ NAND Gate (out_nand = ~(a & b))

| A | B | NAND |
| - | - | ---- |
| 0 | 0 | 1    |
| 0 | 1 | 1    |
| 1 | 0 | 1    |
| 1 | 1 | 0    |



ðŸ”¹ XOR Gate (out_xor = a âŠ• b)

| A | B | XOR |
| - | - | --- |
| 0 | 0 | 0   |
| 0 | 1 | 1   |
| 1 | 0 | 1   |
| 1 | 1 | 0   |


ðŸ”¹ XNOR Gate (out_xnor = ~(a âŠ• b))

| A | B | XNOR |
| - | - | ---- |
| 0 | 0 | 1    |
| 0 | 1 | 0    |
| 1 | 0 | 0    |
| 1 | 1 | 1    |



ðŸ§  Design Description

-->Inputs: a, b

-->Outputs: Separate outputs for each logic gate

-->NOT gate operates only on input a

-->Uses Verilog built-in gate primitives

-->No clock signal is used

All outputs are generated simultaneously

â–¶ï¸ How to Simulate in Vivado

-->Open Xilinx Vivado

-->Create a New RTL Project

-->Add Logic_Gates.v as a design source

-->Add  testbench Logic_Gates_tb file as simulation file

-->Run Behavioral Simulation

-->Verify outputs using the waveform window


ðŸ§ª Verification

-->Different input combinations of a and b are applied

-->Outputs are verified through simulation waveforms

-->Correct logic operation is confirmed for each gate

ðŸŽ¤ Viva Highlights

Modeling Style: Gate-Level

-->Circuit Type: Combinational

-->Parallel Operation: Yes

-->Clock Required: No

ðŸš€ Future Enhancements

-->Implement a self-verifying testbench

-->Extend design into a basic ALU

-->Synthesize on an FPGA board
