<profile>

<section name = "Vivado HLS Report for 'memory_scanner'" level="0">
<item name = "Date">Wed Jan 20 15:46:51 2016
</item>
<item name = "Version">2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)</item>
<item name = "Project">memory_scanner</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3221225473, 3221225473, 3221225474, 3221225474, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3221225472, 3221225472, 3, -, -, 1073741824, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 309</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 167</column>
<column name="Register">-, -, 177, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="count_0_fu_401_p2">+, 0, 0, 32, 32, 1</column>
<column name="tmp_4_fu_371_p2">+, 0, 0, 32, 32, 1</column>
<column name="tmp_8_fu_345_p2">+, 0, 0, 31, 31, 1</column>
<column name="count_0_1_fu_407_p3">Select, 0, 0, 32, 1, 32</column>
<column name="count_0_2_fu_423_p3">Select, 0, 0, 32, 1, 32</column>
<column name="search_index_0_1_fu_415_p3">Select, 0, 0, 32, 1, 1</column>
<column name="search_index_0_fu_377_p3">Select, 0, 0, 32, 1, 32</column>
<column name="ap_sig_bdd_369">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_444">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_339_p2">icmp, 0, 0, 40, 31, 32</column>
<column name="icmp_fu_395_p2">icmp, 0, 0, 35, 28, 1</column>
<column name="tmp_3_fu_366_p2">icmp, 0, 0, 8, 8, 8</column>
<column name="ap_sig_bdd_366">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="count_reg_251">32, 2, 32, 64</column>
<column name="j_reg_288">31, 2, 31, 62</column>
<column name="search_index_reg_263">32, 2, 32, 64</column>
<column name="search_string_load_phi_reg_299">40, 17, 8, 136</column>
<column name="tmp_reg_275">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_reg_ioackin_ddr_ARREADY">1, 0, 1, 0</column>
<column name="count_reg_251">32, 0, 32, 0</column>
<column name="ddr_addr_read_reg_445">8, 0, 8, 0</column>
<column name="j_reg_288">31, 0, 31, 0</column>
<column name="search_index_reg_263">32, 0, 32, 0</column>
<column name="search_string_load_phi_reg_299">8, 0, 8, 0</column>
<column name="tmp_8_reg_434">31, 0, 31, 0</column>
<column name="tmp_reg_275">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 8, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 8, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, memory_scanner, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, memory_scanner, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, memory_scanner, return value</column>
<column name="m_axi_ddr_AWVALID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWREADY">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWADDR">out, 32, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWLEN">out, 8, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWSIZE">out, 3, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWBURST">out, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWLOCK">out, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWCACHE">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWPROT">out, 3, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWQOS">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWREGION">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWUSER">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WVALID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WREADY">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WDATA">out, 32, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WSTRB">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WLAST">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WUSER">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARVALID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARREADY">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARADDR">out, 32, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARLEN">out, 8, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARSIZE">out, 3, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARBURST">out, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARLOCK">out, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARCACHE">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARPROT">out, 3, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARQOS">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARREGION">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARUSER">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RVALID">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RREADY">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RDATA">in, 32, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RLAST">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RID">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RUSER">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RRESP">in, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BVALID">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BREADY">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BRESP">in, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BID">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BUSER">in, 1, m_axi, ddr, pointer</column>
</table>
</item>
</section>
</profile>
