{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522848355098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522848355100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  4 09:25:54 2018 " "Processing started: Wed Apr  4 09:25:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522848355100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522848355100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522848355100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522848355456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/system_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356197 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/system_memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab4b/uze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab4b/uze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uze-description " "Found design unit 1: uze-description" {  } { { "../lab4b/uze.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/uze.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356214 ""} { "Info" "ISGN_ENTITY_NAME" "1 uze " "Found entity 1: uze" {  } { { "../lab4b/uze.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/uze.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab4b/reducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab4b/reducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reducer-description " "Found design unit 1: reducer-description" {  } { { "../lab4b/reducer.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/reducer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356230 ""} { "Info" "ISGN_ENTITY_NAME" "1 reducer " "Found entity 1: reducer" {  } { { "../lab4b/reducer.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/reducer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab4b/Multiplexer4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab4b/Multiplexer4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer4to1-description " "Found design unit 1: Multiplexer4to1-description" {  } { { "../lab4b/Multiplexer4to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/Multiplexer4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer4to1 " "Found entity 1: Multiplexer4to1" {  } { { "../lab4b/Multiplexer4to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/Multiplexer4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab4b/lze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab4b/lze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lze-description " "Found design unit 1: lze-description" {  } { { "../lab4b/lze.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/lze.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356258 ""} { "Info" "ISGN_ENTITY_NAME" "1 lze " "Found entity 1: lze" {  } { { "../lab4b/lze.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/lze.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab4a/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab4a/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-description " "Found design unit 1: data_mem-description" {  } { { "../lab4a/data_mem.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4a/data_mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356272 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../lab4a/data_mem.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4a/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer8to1-Behavior " "Found design unit 1: Multiplexer8to1-Behavior" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356286 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer8to1 " "Found entity 1: Multiplexer8to1" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer2to1-Behavior " "Found design unit 1: Multiplexer2to1-Behavior" {  } { { "../lab3/Multiplexer2to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356300 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "../lab3/Multiplexer2to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-description " "Found design unit 1: fullAdder-description" {  } { { "../lab3/fullAdder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/fullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356314 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../lab3/fullAdder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32ROR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32ROR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32ROR-behaviour " "Found design unit 1: bit32ROR-behaviour" {  } { { "../lab3/bit32ROR.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356328 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32ROR " "Found entity 1: bit32ROR" {  } { { "../lab3/bit32ROR.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32ROL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32ROL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32ROL-behaviour " "Found design unit 1: bit32ROL-behaviour" {  } { { "../lab3/bit32ROL.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356341 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32ROL " "Found entity 1: bit32ROL" {  } { { "../lab3/bit32ROL.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32Or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32Or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32Or-behaviour " "Found design unit 1: bit32Or-behaviour" {  } { { "../lab3/bit32Or.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Or.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356355 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32Or " "Found entity 1: bit32Or" {  } { { "../lab3/bit32Or.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Or.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32Inverse-behaviour " "Found design unit 1: bit32Inverse-behaviour" {  } { { "../lab3/bit32Inverse.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356369 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32Inverse " "Found entity 1: bit32Inverse" {  } { { "../lab3/bit32Inverse.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32And.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32And.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32And-behaviour " "Found design unit 1: bit32And-behaviour" {  } { { "../lab3/bit32And.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32And.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356383 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32And " "Found entity 1: bit32And" {  } { { "../lab3/bit32And.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32And.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit32adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32Adder-description " "Found design unit 1: bit32Adder-description" {  } { { "../lab3/bit32adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356397 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32Adder " "Found entity 1: bit32Adder" {  } { { "../lab3/bit32adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4Adder-description " "Found design unit 1: bit4Adder-description" {  } { { "../lab3/bit4Adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356419 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit4Adder " "Found entity 1: bit4Adder" {  } { { "../lab3/bit4Adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab3/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-description " "Found design unit 1: alu-description" {  } { { "../lab3/alu.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356433 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab3/alu.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab2/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab2/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-description " "Found design unit 1: register32-description" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356447 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab2/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab2/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "../lab2/pc.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356461 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../lab2/pc.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab5/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab5/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Found design unit 1: control-description" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356495 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/mbhagat/coe608/lab4b/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/mbhagat/coe608/lab4b/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Found design unit 1: datapath-description" {  } { { "../lab4b/datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356514 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../lab4b/datapath.vhd" "" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_TEST_Sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU_TEST_Sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356528 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Found entity 1: CPU_TEST_Sim" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-description " "Found design unit 1: reset_circuit-description" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/reset_circuit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356542 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/reset_circuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-description " "Found design unit 1: cpu1-description" {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356555 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848356555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848356555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TEST_Sim " "Elaborating entity \"CPU_TEST_Sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522848356760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "CPU_TEST_Sim.vhd" "main_memory" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "/home/student1/mbhagat/coe608/lab6/system_memory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/system_memory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_Test_Sim.mif " "Parameter \"init_file\" = \"CPU_Test_Sim.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848356972 ""}  } { { "system_memory.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/system_memory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522848356972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ls3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ls3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ls3 " "Found entity 1: altsyncram_5ls3" {  } { { "db/altsyncram_5ls3.tdf" "" { Text "/home/student1/mbhagat/coe608/lab6/db/altsyncram_5ls3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848357051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848357051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ls3 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_5ls3:auto_generated " "Elaborating entity \"altsyncram_5ls3\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_5ls3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/Quartus14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "CPU_TEST_Sim.vhd" "main_processor" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357124 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataOut cpu1.vhd(12) " "VHDL Signal Declaration warning at cpu1.vhd(12): used implicit default value for signal \"dataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wEn cpu1.vhd(14) " "VHDL Signal Declaration warning at cpu1.vhd(14): used implicit default value for signal \"wEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wen_mem cpu1.vhd(21) " "VHDL Signal Declaration warning at cpu1.vhd(21): used implicit default value for signal \"wen_mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en_mem cpu1.vhd(21) " "VHDL Signal Declaration warning at cpu1.vhd(21): used implicit default value for signal \"en_mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "statusC_signal cpu1.vhd(97) " "VHDL Signal Declaration warning at cpu1.vhd(97): used implicit default value for signal \"statusC_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "statusZ_signal cpu1.vhd(98) " "VHDL Signal Declaration warning at cpu1.vhd(98): used implicit default value for signal \"statusZ_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_OUT_signal cpu1.vhd(121) " "Verilog HDL or VHDL warning at cpu1.vhd(121): object \"DATA_OUT_signal\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_OUT_signal cpu1.vhd(122) " "Verilog HDL or VHDL warning at cpu1.vhd(122): object \"MEM_OUT_signal\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_IN_signal cpu1.vhd(123) " "Verilog HDL or VHDL warning at cpu1.vhd(123): object \"MEM_IN_signal\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_ADDR_signal cpu1.vhd(124) " "Verilog HDL or VHDL warning at cpu1.vhd(124): object \"MEM_ADDR_signal\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522848357126 "|CPU_TEST_Sim|cpu1:main_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit cpu1:main_processor\|reset_circuit:RC " "Elaborating entity \"reset_circuit\" for hierarchy \"cpu1:main_processor\|reset_circuit:RC\"" {  } { { "cpu1.vhd" "RC" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu1:main_processor\|control:CONTROL_UNIT " "Elaborating entity \"control\" for hierarchy \"cpu1:main_processor\|control:CONTROL_UNIT\"" {  } { { "cpu1.vhd" "CONTROL_UNIT" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357129 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357130 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_PC control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_PC\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_PC control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"inc_PC\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Mux control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"A_Mux\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Mux control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"B_Mux\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 control.vhd(37) " "VHDL Process Statement warning at control.vhd(37): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] control.vhd(37) " "Inferred latch for \"IM_MUX2\[0\]\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] control.vhd(37) " "Inferred latch for \"IM_MUX2\[1\]\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 control.vhd(37) " "Inferred latch for \"IM_MUX1\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] control.vhd(37) " "Inferred latch for \"ALU_op\[0\]\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] control.vhd(37) " "Inferred latch for \"ALU_op\[1\]\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] control.vhd(37) " "Inferred latch for \"ALU_op\[2\]\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Mux control.vhd(37) " "Inferred latch for \"B_Mux\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Mux control.vhd(37) " "Inferred latch for \"A_Mux\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux control.vhd(37) " "Inferred latch for \"REG_Mux\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z control.vhd(37) " "Inferred latch for \"ld_Z\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z control.vhd(37) " "Inferred latch for \"clr_Z\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C control.vhd(37) " "Inferred latch for \"ld_C\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C control.vhd(37) " "Inferred latch for \"clr_C\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B control.vhd(37) " "Inferred latch for \"clr_B\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B control.vhd(37) " "Inferred latch for \"ld_B\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A control.vhd(37) " "Inferred latch for \"ld_A\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A control.vhd(37) " "Inferred latch for \"clr_A\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_PC control.vhd(37) " "Inferred latch for \"inc_PC\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_PC control.vhd(37) " "Inferred latch for \"ld_PC\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357131 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR control.vhd(37) " "Inferred latch for \"ld_IR\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357132 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR control.vhd(37) " "Inferred latch for \"clr_IR\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357132 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] control.vhd(37) " "Inferred latch for \"DATA_Mux\[0\]\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357132 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] control.vhd(37) " "Inferred latch for \"DATA_Mux\[1\]\" at control.vhd(37)" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522848357132 "|cpu1|control:CONTROL_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu1:main_processor\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu1:main_processor\|datapath:DP\"" {  } { { "cpu1.vhd" "DP" { Text "/home/student1/mbhagat/coe608/lab6/cpu1.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4to1 cpu1:main_processor\|datapath:DP\|Multiplexer4to1:mux_data " "Elaborating entity \"Multiplexer4to1\" for hierarchy \"cpu1:main_processor\|datapath:DP\|Multiplexer4to1:mux_data\"" {  } { { "../lab4b/datapath.vhd" "mux_data" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 cpu1:main_processor\|datapath:DP\|register32:ir_register " "Elaborating entity \"register32\" for hierarchy \"cpu1:main_processor\|datapath:DP\|register32:ir_register\"" {  } { { "../lab4b/datapath.vhd" "ir_register" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lze cpu1:main_processor\|datapath:DP\|lze:lze_1 " "Elaborating entity \"lze\" for hierarchy \"cpu1:main_processor\|datapath:DP\|lze:lze_1\"" {  } { { "../lab4b/datapath.vhd" "lze_1" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|datapath:DP\|pc:pc_component " "Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|datapath:DP\|pc:pc_component\"" {  } { { "../lab4b/datapath.vhd" "pc_component" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reducer cpu1:main_processor\|datapath:DP\|reducer:red " "Elaborating entity \"reducer\" for hierarchy \"cpu1:main_processor\|datapath:DP\|reducer:red\"" {  } { { "../lab4b/datapath.vhd" "red" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 cpu1:main_processor\|datapath:DP\|Multiplexer2to1:A_multiplexer " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"cpu1:main_processor\|datapath:DP\|Multiplexer2to1:A_multiplexer\"" {  } { { "../lab4b/datapath.vhd" "A_multiplexer" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module " "Elaborating entity \"data_mem\" for hierarchy \"cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module\"" {  } { { "../lab4b/datapath.vhd" "Data_Memory_Module" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uze cpu1:main_processor\|datapath:DP\|uze:uze_1 " "Elaborating entity \"uze\" for hierarchy \"cpu1:main_processor\|datapath:DP\|uze:uze_1\"" {  } { { "../lab4b/datapath.vhd" "uze_1" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu1:main_processor\|datapath:DP\|alu:alu_component " "Elaborating entity \"alu\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\"" {  } { { "../lab4b/datapath.vhd" "alu_component" { Text "/home/student1/mbhagat/coe608/lab4b/datapath.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer8to1 cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1 " "Elaborating entity \"Multiplexer8to1\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\"" {  } { { "../lab3/alu.vhd" "mux1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Adder cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Adder:adder1 " "Elaborating entity \"bit32Adder\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Adder:adder1\"" {  } { { "../lab3/alu.vhd" "adder1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4Adder cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Adder:adder1\|bit4Adder:s1 " "Elaborating entity \"bit4Adder\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Adder:adder1\|bit4Adder:s1\"" {  } { { "../lab3/bit32adder.vhd" "s1" { Text "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Adder:adder1\|bit4Adder:s1\|fullAdder:p1 " "Elaborating entity \"fullAdder\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Adder:adder1\|bit4Adder:s1\|fullAdder:p1\"" {  } { { "../lab3/bit4Adder.vhd" "p1" { Text "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32And cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32And:and1 " "Elaborating entity \"bit32And\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32And:and1\"" {  } { { "../lab3/alu.vhd" "and1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Or cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Or:or1 " "Elaborating entity \"bit32Or\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Or:or1\"" {  } { { "../lab3/alu.vhd" "or1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32ROR cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32ROR:lsr1 " "Elaborating entity \"bit32ROR\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32ROR:lsr1\"" {  } { { "../lab3/alu.vhd" "lsr1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32ROL cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32ROL:lsl1 " "Elaborating entity \"bit32ROL\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32ROL:lsl1\"" {  } { { "../lab3/alu.vhd" "lsl1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Inverse cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Inverse:notber " "Elaborating entity \"bit32Inverse\" for hierarchy \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|bit32Inverse:notber\"" {  } { { "../lab3/alu.vhd" "notber" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848357202 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[0\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[0\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[1\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[1\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[2\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[2\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[3\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[3\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[4\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[4\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[5\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[5\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[6\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[6\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[7\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[7\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[8\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[8\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[9\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[9\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[10\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[10\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[11\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[11\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[12\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[12\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[13\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[13\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[14\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[14\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[15\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[15\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[16\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[16\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[17\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[17\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[18\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[18\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[19\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[19\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[20\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[20\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[21\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[21\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[22\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[22\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[23\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[23\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[24\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[24\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[25\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[25\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[26\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[26\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[27\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[27\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[28\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[28\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[29\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[29\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[30\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[30\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[31\] " "Converted tri-state buffer \"cpu1:main_processor\|datapath:DP\|alu:alu_component\|Multiplexer8to1:mux1\|f\[31\]\" feeding internal logic into a wire" {  } { { "../lab3/Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1522848357692 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1522848357692 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module\|Memory_rtl_0 " "Inferred dual-clock RAM node \"cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module\|Memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1522848357823 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module\|Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module\|Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1522848358156 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1522848358156 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1522848358156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module\|altsyncram:Memory_rtl_0 " "Elaborated megafunction instantiation \"cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module\|altsyncram:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module\|altsyncram:Memory_rtl_0 " "Instantiated megafunction \"cpu1:main_processor\|datapath:DP\|data_mem:Data_Memory_Module\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522848358173 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522848358173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hie1 " "Found entity 1: altsyncram_hie1" {  } { { "db/altsyncram_hie1.tdf" "" { Text "/home/student1/mbhagat/coe608/lab6/db/altsyncram_hie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522848358250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522848358250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|ALU_op\[2\] " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|ALU_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358599 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX2\[0\] " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358599 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX2\[1\] " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358599 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX1 " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|ALU_op\[0\] " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|ALU_op\[1\] " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|DATA_Mux\[0\] " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|DATA_Mux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|DATA_Mux\[1\] " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|DATA_Mux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|A_Mux " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|A_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|clr_A " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|clr_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|ld_A " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|ld_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|B_Mux " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|B_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|clr_B " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|clr_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358600 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|ld_B " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|ld_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358601 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|ld_PC " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|ld_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358601 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|inc_PC " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|inc_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_2" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358601 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu1:main_processor\|control:CONTROL_UNIT\|REG_Mux " "Latch cpu1:main_processor\|control:CONTROL_UNIT\|REG_Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[29\] " "Ports D and ENA on the latch are fed by the same signal cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[29\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522848358601 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522848358601 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wEn GND " "Pin \"wEn\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|wEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[0\] GND " "Pin \"memDataIn\[0\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[1\] GND " "Pin \"memDataIn\[1\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[2\] GND " "Pin \"memDataIn\[2\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[3\] GND " "Pin \"memDataIn\[3\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[4\] GND " "Pin \"memDataIn\[4\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[5\] GND " "Pin \"memDataIn\[5\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[6\] GND " "Pin \"memDataIn\[6\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[7\] GND " "Pin \"memDataIn\[7\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[8\] GND " "Pin \"memDataIn\[8\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[9\] GND " "Pin \"memDataIn\[9\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[10\] GND " "Pin \"memDataIn\[10\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[11\] GND " "Pin \"memDataIn\[11\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[12\] GND " "Pin \"memDataIn\[12\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[13\] GND " "Pin \"memDataIn\[13\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[14\] GND " "Pin \"memDataIn\[14\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[15\] GND " "Pin \"memDataIn\[15\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[16\] GND " "Pin \"memDataIn\[16\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[17\] GND " "Pin \"memDataIn\[17\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[18\] GND " "Pin \"memDataIn\[18\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[19\] GND " "Pin \"memDataIn\[19\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[20\] GND " "Pin \"memDataIn\[20\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[21\] GND " "Pin \"memDataIn\[21\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[22\] GND " "Pin \"memDataIn\[22\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[23\] GND " "Pin \"memDataIn\[23\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[24\] GND " "Pin \"memDataIn\[24\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[25\] GND " "Pin \"memDataIn\[25\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[26\] GND " "Pin \"memDataIn\[26\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[27\] GND " "Pin \"memDataIn\[27\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[28\] GND " "Pin \"memDataIn\[28\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[29\] GND " "Pin \"memDataIn\[29\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[30\] GND " "Pin \"memDataIn\[30\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memDataIn\[31\] GND " "Pin \"memDataIn\[31\]\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|memDataIn[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wen_mem GND " "Pin \"wen_mem\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|wen_mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "en_mem GND " "Pin \"en_mem\" is stuck at GND" {  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522848358906 "|CPU_TEST_Sim|en_mem"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522848358906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1522848358997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522848360467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522848360467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "971 " "Implemented 971 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522848361263 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522848361263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "698 " "Implemented 698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522848361263 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1522848361263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522848361263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1003 " "Peak virtual memory: 1003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522848361344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  4 09:26:01 2018 " "Processing ended: Wed Apr  4 09:26:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522848361344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522848361344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522848361344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522848361344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522848364345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522848364346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  4 09:26:03 2018 " "Processing started: Wed Apr  4 09:26:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522848364346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522848364346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522848364346 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522848364780 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1522848364781 ""}
{ "Info" "0" "" "Revision = lab6" {  } {  } 0 0 "Revision = lab6" 0 0 "Fitter" 0 0 1522848364781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1522848364919 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522848364965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522848365002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522848365003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522848365003 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_5ls3:auto_generated\|ram_block1a0 " "Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_5ls3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1522848365078 "|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1522848365078 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522848365704 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522848365817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522848365817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522848365817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522848365817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522848365817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522848365817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522848365817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522848365817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522848365817 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522848365817 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 2876 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522848365827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 2878 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522848365827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 2880 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522848365827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 2882 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522848365827 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 2884 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522848365827 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522848365827 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522848365831 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522848365847 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "209 209 " "No exact pin location assignment(s) for 209 pins of 209 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1522848366587 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1522848367159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6.sdc " "Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522848367162 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522848367162 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1522848367177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1522848367178 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522848367179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node cpuClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[24\] " "Destination node cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[24\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:DP|register32:ir_register|Q[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 473 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[25\] " "Destination node cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[25\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:DP|register32:ir_register|Q[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 472 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[26\] " "Destination node cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[26\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:DP|register32:ir_register|Q[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 471 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[27\] " "Destination node cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[27\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:DP|register32:ir_register|Q[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 470 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\] " "Destination node cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[28\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:DP|register32:ir_register|Q[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 469 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[29\] " "Destination node cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[29\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:DP|register32:ir_register|Q[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 468 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[30\] " "Destination node cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[30\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:DP|register32:ir_register|Q[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 467 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\] " "Destination node cpu1:main_processor\|datapath:DP\|register32:ir_register\|Q\[31\]" {  } { { "../lab2/register32.vhd" "" { Text "/home/student1/mbhagat/coe608/lab2/register32.vhd" 21 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:DP|register32:ir_register|Q[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 466 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_1 " "Destination node cpu1:main_processor\|control:CONTROL_UNIT\|present_state.state_1" {  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 26 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:CONTROL_UNIT|present_state.state_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 558 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|reset_circuit:RC\|Enable_PD " "Destination node cpu1:main_processor\|reset_circuit:RC\|Enable_PD" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/reset_circuit.vhd" 11 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|reset_circuit:RC|Enable_PD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 601 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1522848367285 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1522848367285 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1522848367285 ""}  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 7 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpuClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 2871 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522848367285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node memClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522848367286 ""}  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/mbhagat/coe608/lab6/CPU_TEST_Sim.vhd" 8 0 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 2872 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522848367286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:CONTROL_UNIT\|inc_PC~7  " "Automatically promoted node cpu1:main_processor\|control:CONTROL_UNIT\|inc_PC~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522848367286 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 13 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:CONTROL_UNIT|inc_PC~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 1451 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522848367286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX1~2  " "Automatically promoted node cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522848367286 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 10 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:CONTROL_UNIT|IM_MUX1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 1342 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522848367286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:CONTROL_UNIT\|DATA_Mux\[1\]~4  " "Automatically promoted node cpu1:main_processor\|control:CONTROL_UNIT\|DATA_Mux\[1\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522848367286 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 1438 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522848367286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX2\[1\]~4  " "Automatically promoted node cpu1:main_processor\|control:CONTROL_UNIT\|IM_MUX2\[1\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522848367286 ""}  } { { "../lab5/control.vhd" "" { Text "/home/student1/mbhagat/coe608/lab5/control.vhd" 37 -1 0 } } { "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Quartus14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/mbhagat/coe608/lab6/" { { 0 { 0 ""} 0 1347 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522848367286 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522848367964 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522848367966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522848367967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522848367969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522848367973 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522848367976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522848367976 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522848367978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522848368034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1522848368036 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522848368036 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "207 unused 2.5V 1 206 0 " "Number of I/O pins in group: 207 (unused VREF, 2.5V VCCIO, 1 input, 206 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522848368046 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522848368046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522848368046 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522848368048 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522848368048 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522848368048 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522848368048 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522848368048 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522848368048 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522848368048 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522848368048 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522848368048 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522848368048 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522848368321 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1522848368349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522848371018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522848371292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522848371346 ""}
