===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 119.9883 seconds

  ----User Time----  ----Wall Time----  ----Name----
    7.8807 (  5.8%)    7.8807 (  6.6%)  FIR Parser
  102.4933 ( 75.7%)   91.6886 ( 76.4%)  'firrtl.circuit' Pipeline
   77.3305 ( 57.1%)   77.3305 ( 64.4%)    LowerFIRRTLTypes
   19.5468 ( 14.4%)   10.4968 (  8.7%)    'firrtl.module' Pipeline
    4.5185 (  3.3%)    2.3629 (  2.0%)      ExpandWhens
    6.0236 (  4.4%)    3.2438 (  2.7%)      CSE
    0.1663 (  0.1%)    0.0927 (  0.1%)        (A) DominanceInfo
    9.0047 (  6.7%)    4.8901 (  4.1%)      SimpleCanonicalizer
    1.5426 (  1.1%)    1.5426 (  1.3%)    IMConstProp
    0.6258 (  0.5%)    0.6258 (  0.5%)    BlackBoxReader
    0.6712 (  0.5%)    0.3633 (  0.3%)    'firrtl.module' Pipeline
    0.6712 (  0.5%)    0.3633 (  0.3%)      CheckWidths
    3.1867 (  2.4%)    3.1867 (  2.7%)  LowerFIRRTLToHW
    2.4364 (  1.8%)    2.4364 (  2.0%)  HWMemSimImpl
    7.4375 (  5.5%)    3.8403 (  3.2%)  'hw.module' Pipeline
    2.1131 (  1.6%)    1.1167 (  0.9%)    HWCleanup
    2.7466 (  2.0%)    1.4993 (  1.2%)    CSE
    0.0683 (  0.1%)    0.0415 (  0.0%)      (A) DominanceInfo
    2.5319 (  1.9%)    1.3207 (  1.1%)    SimpleCanonicalizer
    2.2743 (  1.7%)    2.2743 (  1.9%)  HWLegalizeNames
    2.0107 (  1.5%)    1.0188 (  0.8%)  'hw.module' Pipeline
    1.9891 (  1.5%)    1.0072 (  0.8%)    PrettifyVerilog
    2.9629 (  2.2%)    2.9629 (  2.5%)  Output
    0.0015 (  0.0%)    0.0015 (  0.0%)  Rest
  135.3820 (100.0%)  119.9883 (100.0%)  Total

{
  totalTime: 120.059,
  maxMemory: 6321106944
}
