--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1315 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.700ns.
--------------------------------------------------------------------------------

Paths for end point my_serial_rx/ctr_q_0 (SLICE_X7Y21.A4), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_11 (FF)
  Destination:          my_serial_rx/ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_11 to my_serial_rx/ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/ctr_q_11
    SLICE_X4Y22.D1       net (fanout=3)        0.799   my_serial_rx/ctr_q<11>
    SLICE_X4Y22.D        Tilo                  0.254   my_serial_rx/state_q_FSM_FFd2
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>_SW0
    SLICE_X5Y23.C1       net (fanout=2)        0.710   N6
    SLICE_X5Y23.C        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>
    SLICE_X7Y21.A4       net (fanout=13)       0.827   my_serial_rx/GND_9_o_GND_9_o_equal_5_o
    SLICE_X7Y21.CLK      Tas                   0.373   my_serial_rx/ctr_q<2>
                                                       my_serial_rx/Mmux_ctr_d15
                                                       my_serial_rx/ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (1.316ns logic, 2.336ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_12 (FF)
  Destination:          my_serial_rx/ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_12 to my_serial_rx/ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.BQ       Tcko                  0.430   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/ctr_q_12
    SLICE_X4Y22.D2       net (fanout=3)        0.776   my_serial_rx/ctr_q<12>
    SLICE_X4Y22.D        Tilo                  0.254   my_serial_rx/state_q_FSM_FFd2
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>_SW0
    SLICE_X5Y23.C1       net (fanout=2)        0.710   N6
    SLICE_X5Y23.C        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>
    SLICE_X7Y21.A4       net (fanout=13)       0.827   my_serial_rx/GND_9_o_GND_9_o_equal_5_o
    SLICE_X7Y21.CLK      Tas                   0.373   my_serial_rx/ctr_q<2>
                                                       my_serial_rx/Mmux_ctr_d15
                                                       my_serial_rx/ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.316ns logic, 2.313ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_0 (FF)
  Destination:          my_serial_rx/ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_0 to my_serial_rx/ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   my_serial_rx/ctr_q<2>
                                                       my_serial_rx/ctr_q_0
    SLICE_X4Y22.D3       net (fanout=3)        0.582   my_serial_rx/ctr_q<0>
    SLICE_X4Y22.D        Tilo                  0.254   my_serial_rx/state_q_FSM_FFd2
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>_SW0
    SLICE_X5Y23.C1       net (fanout=2)        0.710   N6
    SLICE_X5Y23.C        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>
    SLICE_X7Y21.A4       net (fanout=13)       0.827   my_serial_rx/GND_9_o_GND_9_o_equal_5_o
    SLICE_X7Y21.CLK      Tas                   0.373   my_serial_rx/ctr_q<2>
                                                       my_serial_rx/Mmux_ctr_d15
                                                       my_serial_rx/ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (1.316ns logic, 2.119ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point my_serial_rx/ctr_q_2 (SLICE_X7Y21.D5), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_11 (FF)
  Destination:          my_serial_rx/ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_11 to my_serial_rx/ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/ctr_q_11
    SLICE_X4Y22.D1       net (fanout=3)        0.799   my_serial_rx/ctr_q<11>
    SLICE_X4Y22.D        Tilo                  0.254   my_serial_rx/state_q_FSM_FFd2
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>_SW0
    SLICE_X5Y23.C1       net (fanout=2)        0.710   N6
    SLICE_X5Y23.C        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>
    SLICE_X7Y21.D5       net (fanout=13)       0.763   my_serial_rx/GND_9_o_GND_9_o_equal_5_o
    SLICE_X7Y21.CLK      Tas                   0.373   my_serial_rx/ctr_q<2>
                                                       my_serial_rx/Mmux_ctr_d61
                                                       my_serial_rx/ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.316ns logic, 2.272ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_12 (FF)
  Destination:          my_serial_rx/ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.565ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_12 to my_serial_rx/ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.BQ       Tcko                  0.430   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/ctr_q_12
    SLICE_X4Y22.D2       net (fanout=3)        0.776   my_serial_rx/ctr_q<12>
    SLICE_X4Y22.D        Tilo                  0.254   my_serial_rx/state_q_FSM_FFd2
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>_SW0
    SLICE_X5Y23.C1       net (fanout=2)        0.710   N6
    SLICE_X5Y23.C        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>
    SLICE_X7Y21.D5       net (fanout=13)       0.763   my_serial_rx/GND_9_o_GND_9_o_equal_5_o
    SLICE_X7Y21.CLK      Tas                   0.373   my_serial_rx/ctr_q<2>
                                                       my_serial_rx/Mmux_ctr_d61
                                                       my_serial_rx/ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (1.316ns logic, 2.249ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_0 (FF)
  Destination:          my_serial_rx/ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_0 to my_serial_rx/ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   my_serial_rx/ctr_q<2>
                                                       my_serial_rx/ctr_q_0
    SLICE_X4Y22.D3       net (fanout=3)        0.582   my_serial_rx/ctr_q<0>
    SLICE_X4Y22.D        Tilo                  0.254   my_serial_rx/state_q_FSM_FFd2
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>_SW0
    SLICE_X5Y23.C1       net (fanout=2)        0.710   N6
    SLICE_X5Y23.C        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_9_o_GND_9_o_equal_5_o<12>
    SLICE_X7Y21.D5       net (fanout=13)       0.763   my_serial_rx/GND_9_o_GND_9_o_equal_5_o
    SLICE_X7Y21.CLK      Tas                   0.373   my_serial_rx/ctr_q<2>
                                                       my_serial_rx/Mmux_ctr_d61
                                                       my_serial_rx/ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.316ns logic, 2.055ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point my_serial_tx/ctr_q_12 (SLICE_X15Y11.B2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_tx/ctr_q_0 (FF)
  Destination:          my_serial_tx/ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.291 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_tx/ctr_q_0 to my_serial_tx/ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.AQ       Tcko                  0.525   my_serial_tx/ctr_q<2>
                                                       my_serial_tx/ctr_q_0
    SLICE_X12Y9.B5       net (fanout=5)        1.326   my_serial_tx/ctr_q<0>
    SLICE_X12Y9.BMUX     Tilo                  0.326   my_serial_tx/ctr_q<2>
                                                       my_serial_tx/GND_8_o_GND_8_o_equal_9_o<12>3_SW2
    SLICE_X15Y11.B2      net (fanout=13)       1.038   N49
    SLICE_X15Y11.CLK     Tas                   0.373   my_serial_tx/ctr_q<12>
                                                       my_serial_tx/Mmux_ctr_d41
                                                       my_serial_tx/ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.224ns logic, 2.364ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_tx/ctr_q_1 (FF)
  Destination:          my_serial_tx/ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.023ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.291 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_tx/ctr_q_1 to my_serial_tx/ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.525   my_serial_tx/ctr_q<2>
                                                       my_serial_tx/ctr_q_1
    SLICE_X12Y9.B2       net (fanout=5)        0.761   my_serial_tx/ctr_q<1>
    SLICE_X12Y9.BMUX     Tilo                  0.326   my_serial_tx/ctr_q<2>
                                                       my_serial_tx/GND_8_o_GND_8_o_equal_9_o<12>3_SW2
    SLICE_X15Y11.B2      net (fanout=13)       1.038   N49
    SLICE_X15Y11.CLK     Tas                   0.373   my_serial_tx/ctr_q<12>
                                                       my_serial_tx/Mmux_ctr_d41
                                                       my_serial_tx/ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (1.224ns logic, 1.799ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_serial_rx/data_q_0 (SLICE_X6Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_serial_rx/data_q_0 (FF)
  Destination:          my_serial_rx/data_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_serial_rx/data_q_0 to my_serial_rx/data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.AQ       Tcko                  0.200   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_0
    SLICE_X6Y26.A6       net (fanout=3)        0.030   my_serial_rx/data_q<0>
    SLICE_X6Y26.CLK      Tah         (-Th)    -0.190   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_0_rstpot
                                                       my_serial_rx/data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point my_serial_rx/bit_ctr_q_0 (SLICE_X5Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_serial_rx/bit_ctr_q_0 (FF)
  Destination:          my_serial_rx/bit_ctr_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_serial_rx/bit_ctr_q_0 to my_serial_rx/bit_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y21.AQ       Tcko                  0.198   my_serial_rx/bit_ctr_q<1>
                                                       my_serial_rx/bit_ctr_q_0
    SLICE_X5Y21.A6       net (fanout=5)        0.033   my_serial_rx/bit_ctr_q<0>
    SLICE_X5Y21.CLK      Tah         (-Th)    -0.215   my_serial_rx/bit_ctr_q<1>
                                                       my_serial_rx/bit_ctr_q_0_rstpot
                                                       my_serial_rx/bit_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point my_serial_rx/bit_ctr_q_2 (SLICE_X5Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_serial_rx/bit_ctr_q_2 (FF)
  Destination:          my_serial_rx/bit_ctr_q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_serial_rx/bit_ctr_q_2 to my_serial_rx/bit_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AQ       Tcko                  0.198   my_serial_rx/bit_ctr_q<2>
                                                       my_serial_rx/bit_ctr_q_2
    SLICE_X5Y22.A6       net (fanout=3)        0.033   my_serial_rx/bit_ctr_q<2>
    SLICE_X5Y22.CLK      Tah         (-Th)    -0.215   my_serial_rx/bit_ctr_q<2>
                                                       my_serial_rx/bit_ctr_q_2_rstpot
                                                       my_serial_rx/bit_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_serial_rx/rx_q/CLK
  Logical resource: my_serial_rx/rx_q/CK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_serial_rx/state_q_FSM_FFd2/CLK
  Logical resource: my_serial_rx/state_q_FSM_FFd1/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.700|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1315 paths, 0 nets, and 452 connections

Design statistics:
   Minimum period:   3.700ns{1}   (Maximum frequency: 270.270MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 27 18:10:36 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



