INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_projects/Exam/Task2.2/Task2.2.srcs/sources_1/new/pattern.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_projects/Exam/Task2.2/Task2.2.srcs/sim_1/new/tb_pattern.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pattern
