module fsm_module (
    input clk,
    input reset,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg [2:0] current_state,
    output reg [2:0] next_state
);

parameter STATE_0 = 3'b000;
parameter STATE_1 = 3'b001;
parameter STATE_2 = 3'b010;

reg [7:0] alu_out;
reg [2:0] state;

always @ (posedge clk) begin
    if (reset) begin
        state <= STATE_0;
        data_out <= 0;
    end else begin
        case (state)
            STATE_0: begin
                alu_out <= data_in + 1;
                if (alu_out < data_in) begin
                    next_state <= STATE_1;
                end else begin
                    next_state <= STATE_0;
                end
            end
            STATE_1: begin
                alu_out <= data_in - 1;
                if (alu_out > data_in) begin
                    next_state <= STATE_2;
                end else begin
                    next_state <= STATE_1;
                end
            end
            STATE_2: begin
                alu_out <= data_in + 2;
                if (alu_out < data_in) begin
                    next_state <= STATE_0;
                end else begin
                    next_state <= STATE_2;
                end
            end
        endcase
        state <= next_state;
        data_out <= alu_out;
    end
end

endmodule