// Seed: 1729965792
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2
);
  wire id_4;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    input wor id_6,
    output wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input wire id_15,
    input tri1 id_16
);
  wire id_18;
  or (id_14, id_8, id_9, id_11, id_3, id_15, id_12, id_16);
  module_0(
      id_4, id_16, id_14
  );
endmodule
