INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling core.cpp_pre.cpp.tb.cpp
   Compiling apatb_gravity.cpp
   Compiling test_core.cpp_pre.cpp.tb.cpp
   Compiling apatb_gravity_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Testing gravity 
0)Force: 2000000000.000000 Ref: 2000000000.000000 Diff 0.000000
0)Force: 2000.000000 Ref: 2000.000000 Diff 0.000000
0)Force: 500.000000 Ref: 500.000000 Diff 0.000000
0)Force: 222.222229 Ref: 222.000000 Diff 0.222229
0)Force: 125.000000 Ref: 125.000000 Diff 0.000000
0)Force: 80.000000 Ref: 80.000000 Diff 0.000000
0)Force: 55.555557 Ref: 55.556000 Diff 0.000443
0)Force: 40.816326 Ref: 40.816000 Diff 0.000326
0)Force: 31.250000 Ref: 31.250000 Diff 0.000000
0)Force: 24.691359 Ref: 24.691000 Diff 0.000359
No errors occured average error: 0.022336
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_gravity_top glbl -Oenable_linking_all_libraries -prj gravity.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s gravity -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/ip/xil_defaultlib/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/ip/xil_defaultlib/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/ip/xil_defaultlib/gravity_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gravity_fcmp_32ns_32ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity_fmul_32ns_32ns_32_4_max_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gravity_fmul_32ns_32ns_32_4_max_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity_CRTLS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gravity_CRTLS_s_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity_fcmp_32ns_32ns_1_2_no_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gravity_fcmp_32ns_32ns_1_2_no_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_gravity_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/AESL_axi_slave_CRTLS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_CRTLS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity_fdiv_32ns_32ns_32_16_no_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gravity_fdiv_32ns_32ns_32_16_no_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gravity'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.gravity_CRTLS_s_axi [gravity_crtls_s_axi_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.gravity_fmul_32ns_32ns_32_4_max_...
Compiling architecture arch of entity xil_defaultlib.gravity_fmul_32ns_32ns_32_4_max_dsp_1 [\gravity_fmul_32ns_32ns_32_4_max...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.gravity_fdiv_32ns_32ns_32_16_no_...
Compiling architecture arch of entity xil_defaultlib.gravity_fdiv_32ns_32ns_32_16_no_dsp_1 [\gravity_fdiv_32ns_32ns_32_16_no...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_13.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.gravity_fcmp_32ns_32ns_1_2_no_ds...
Compiling architecture arch of entity xil_defaultlib.gravity_fcmp_32ns_32ns_1_2_no_dsp_1 [gravity_fcmp_32ns_32ns_1_2_no_ds...]
Compiling architecture behav of entity xil_defaultlib.gravity [gravity_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CRTLS [aesl_axi_slave_crtls_default]
Compiling architecture behav of entity xil_defaultlib.apatb_gravity_top
Built simulation snapshot gravity

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/gravity/xsim_script.tcl
# xsim {gravity} -autoloadwcfg -tclbatch {gravity.tcl}
Time resolution is 1 ps
source gravity.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set m1__m2__distc__ap_local_deadlock__ap_return__return_group [add_wave_group m1__m2__distc__ap_local_deadlock__ap_return__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_gravity_top/AESL_inst_gravity/interrupt -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_BRESP -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_BREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_BVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_RRESP -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_RDATA -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_RREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_RVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_ARREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_ARVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_ARADDR -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_WSTRB -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_WDATA -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_WREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_WVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_AWREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_AWVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_AWADDR -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_local_block -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_done -into $blocksiggroup
## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_idle -into $blocksiggroup
## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_ready -into $blocksiggroup
## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_gravity_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_gravity_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_gravity_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_gravity_top/LENGTH_m1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_gravity_top/LENGTH_m2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_gravity_top/LENGTH_distc -into $tb_portdepth_group -radix hex
## add_wave /apatb_gravity_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group [add_wave_group m1__m2__distc__ap_local_deadlock__ap_return__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_gravity_top/CRTLS_INTERRUPT -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_BRESP -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/CRTLS_BREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_BVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_RRESP -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/CRTLS_RDATA -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/CRTLS_RREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_RVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_ARREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_ARVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_ARADDR -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/CRTLS_WSTRB -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/CRTLS_WDATA -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## add_wave /apatb_gravity_top/CRTLS_WREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_WVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_AWREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_AWVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_gravity_top/CRTLS_AWADDR -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_gravity_top/ap_local_block -into $tb_return_group -radix hex
## save_wave_config gravity.wcfg
## run all
Note: simulation done!
Time: 7755 ns  Iteration: 1  Process: /apatb_gravity_top/generate_sim_done_proc  File: /home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 7755 ns  Iteration: 1  Process: /apatb_gravity_top/generate_sim_done_proc  File: /home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity.autotb.vhd
$finish called at time : 7755 ns
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb 25 00:34:38 2022...
Testing gravity 
0)Force: 2000000000.000000 Ref: 2000000000.000000 Diff 0.000000
0)Force: 2000.000000 Ref: 2000.000000 Diff 0.000000
0)Force: 500.000000 Ref: 500.000000 Diff 0.000000
0)Force: 222.222229 Ref: 222.000000 Diff 0.222229
0)Force: 125.000000 Ref: 125.000000 Diff 0.000000
0)Force: 80.000000 Ref: 80.000000 Diff 0.000000
0)Force: 55.555557 Ref: 55.556000 Diff 0.000443
0)Force: 40.816326 Ref: 40.816000 Diff 0.000326
0)Force: 31.250000 Ref: 31.250000 Diff 0.000000
0)Force: 24.691359 Ref: 24.691000 Diff 0.000359
No errors occured average error: 0.022336
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
