Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 24 17:10:47 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_serial_acl_tester_control_sets_placed.rpt
| Design       : fpga_serial_acl_tester
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    65 |
|    Minimum number of control sets                        |    65 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   188 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    65 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     3 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           25 |
| No           | No                    | Yes                    |              28 |           15 |
| No           | Yes                   | No                     |             656 |          196 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             781 |          244 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |                                        Enable Signal                                       |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count |
+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+
|  s_clk_7_37mhz_BUFG |                                                                                            |                                                                                            |                1 |              1 |
|  s_clk_7_37mhz_BUFG | u_uart_tx_only/u_baud_1x_ce_divider/o_ce_div                                               |                                                                                            |                1 |              1 |
|  s_clk_20mhz_BUFG   | u_2_5mhz_ce_divider/o_ce_div                                                               |                                                                                            |                3 |              3 |
|  s_clk_7_37mhz_BUFG | u_uart_tx_only/s_i_aux                                                                     | u_reset_sync_7_37mhz/o_rst_mhz                                                             |                2 |              4 |
|  s_clk_20mhz_BUFG   | u_switches_deb_0123/si_buttons_store[3]_i_1_n_0                                            | u_reset_sync_20mhz/o_rst_mhz                                                               |                1 |              4 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_len_aux                       | u_reset_sync_20mhz/o_rst_mhz                                                               |                3 |              4 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_extint_deb_int1/sel                                            | u_pmod_acl2_custom_driver/u_extint_deb_int1/s_t[4]_i_1_n_0                                 |                1 |              5 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_len_aux                       | u_reset_sync_20mhz/o_rst_mhz                                                               |                2 |              5 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/clear                                     |                2 |              5 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_extint_deb_int2/sel                                            | u_pmod_acl2_custom_driver/u_extint_deb_int2/s_t[4]_i_1_n_0                                 |                2 |              5 |
|  s_clk_20mhz_BUFG   | s_uart_k_val                                                                               | u_reset_sync_20mhz/o_rst_mhz                                                               |                2 |              6 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_tx_len_val                             | u_reset_sync_20mhz/o_rst_mhz                                                               |                3 |              6 |
|  s_clk_7_37mhz_BUFG |                                                                                            | u_reset_sync_7_37mhz/o_rst_mhz                                                             |                2 |              8 |
|  s_clk_7_37mhz_BUFG | u_uart_tx_only/s_data_aux                                                                  | u_reset_sync_7_37mhz/o_rst_mhz                                                             |                1 |              8 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/p_0_in                                   | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_1_n_0             |                3 |              8 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_byte_index_aux[7]_i_1_n_0           | u_reset_sync_20mhz/o_rst_mhz                                                               |                4 |              8 |
|  s_clk_20mhz_BUFG   | u_2_5mhz_ce_divider/o_ce_div                                                               | u_reset_sync_20mhz/o_rst_mhz                                                               |                6 |              9 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t                                       | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1_n_0                            |                4 |             13 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t                                      | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/clear                                    |                4 |             13 |
|  s_clk_7_37mhz_BUFG |                                                                                            | u_reset_sync_7_37mhz/s_rst_shift[13]_i_1_n_0                                               |                9 |             14 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_reset_sync_20mhz/s_rst_shift[13]_i_1_n_0                                                 |                6 |             14 |
|  s_clk_20mhz_BUFG   | u_switches_deb_0123/sel                                                                    | u_switches_deb_0123/s_t[0]_i_1_n_0                                                         |                4 |             15 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_blue_pwm[2].s_color_blue_pwm_duty_cycles[2][18]_i_1_n_0   | u_reset_sync_20mhz/o_rst_mhz                                                               |                6 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_green_pwm[0].s_color_green_pwm_duty_cycles[0][18]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                               |                7 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_green_pwm[1].s_color_green_pwm_duty_cycles[1][18]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                               |                7 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_duty_cycles[2][18]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                               |                6 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_duty_cycles[3][18]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                               |                6 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_red_pwm[0].s_color_red_pwm_duty_cycles[0][18]_i_1_n_0     | u_reset_sync_20mhz/o_rst_mhz                                                               |                6 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_red_pwm[1].s_color_red_pwm_duty_cycles[1][18]_i_1_n_0     | u_reset_sync_20mhz/o_rst_mhz                                                               |                7 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_red_pwm[2].s_color_red_pwm_duty_cycles[2][18]_i_1_n_0     | u_reset_sync_20mhz/o_rst_mhz                                                               |                5 |             19 |
|  s_clk_20mhz_BUFG   | s_i                                                                                        | s_i[0]_i_1_n_0                                                                             |                5 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_red_pwm[3].s_color_red_pwm_duty_cycles[3][18]_i_1_n_0     | u_reset_sync_20mhz/o_rst_mhz                                                               |                5 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_duty_cycles[3][18]_i_1_n_0   | u_reset_sync_20mhz/o_rst_mhz                                                               |                7 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_basic_lumin_pwm[0].s_basic_lumin_pwm_duty_cycles[0][18]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                               |                5 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_basic_lumin_pwm[1].s_basic_lumin_pwm_duty_cycles[1][18]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                               |                7 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_basic_lumin_pwm[2].s_basic_lumin_pwm_duty_cycles[2][18]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                               |                8 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_basic_lumin_pwm[3].s_basic_lumin_pwm_duty_cycles[3][18]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                               |                6 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_blue_pwm[0].s_color_blue_pwm_duty_cycles[0][18]_i_1_n_0   | u_reset_sync_20mhz/o_rst_mhz                                                               |                6 |             19 |
|  s_clk_20mhz_BUFG   | u_led_pwm_driver/g_operate_color_blue_pwm[1].s_color_blue_pwm_duty_cycles[1][18]_i_1_n_0   | u_reset_sync_20mhz/o_rst_mhz                                                               |                5 |             19 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t                                   | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t[0]_i_1_n_0                        |                6 |             21 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t                                     | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t[0]_i_1_n_0                          |                6 |             21 |
|  s_clk_20mhz_BUFG   | u_pulse_stretcher_inactivity/sel                                                           | u_pulse_stretcher_inactivity/s_t[0]_i_1_n_0                                                |                7 |             25 |
|  s_clk_20mhz_BUFG   | u_pulse_stretcher_activity/sel                                                             | u_pulse_stretcher_activity/s_t[0]_i_1_n_0                                                  |                7 |             25 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_basic_lumin_pwm[0].s_basic_lumin_pwm_period_count[0][0]_i_1_n_0 |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_basic_lumin_pwm[1].s_basic_lumin_pwm_period_count[1][0]_i_1_n_0 |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_basic_lumin_pwm[2].s_basic_lumin_pwm_period_count[2][0]_i_1_n_0 |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_basic_lumin_pwm[3].s_basic_lumin_pwm_period_count[3][0]_i_1_n_0 |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_blue_pwm[0].s_color_blue_pwm_period_count[0][0]_i_1_n_0   |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_blue_pwm[1].s_color_blue_pwm_period_count[1][0]_i_1_n_0   |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_blue_pwm[2].s_color_blue_pwm_period_count[2][0]_i_1_n_0   |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_green_pwm[0].s_color_green_pwm_period_count[0][0]_i_1_n_0 |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_red_pwm[2].s_color_red_pwm_period_count[2][0]_i_1_n_0     |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_red_pwm[1].s_color_red_pwm_period_count[1][0]_i_1_n_0     |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_red_pwm[0].s_color_red_pwm_period_count[0][0]_i_1_n_0     |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_green_pwm[3].s_color_green_pwm_period_count[3][0]_i_1_n_0 |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_green_pwm[2].s_color_green_pwm_period_count[2][0]_i_1_n_0 |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_blue_pwm[3].s_color_blue_pwm_period_count[3][0]_i_1_n_0   |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_green_pwm[1].s_color_green_pwm_period_count[1][0]_i_1_n_0 |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_led_pwm_driver/g_operate_color_red_pwm[3].s_color_red_pwm_period_count[3][0]_i_1_n_0     |                8 |             32 |
|  s_clk_20mhz_BUFG   |                                                                                            |                                                                                            |               24 |             38 |
|  s_clk_20mhz_BUFG   | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_tx_aux                        | u_reset_sync_20mhz/o_rst_mhz                                                               |               26 |             57 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/o_data_3axis_temp[63]_i_1_n_0                                    | u_reset_sync_20mhz/o_rst_mhz                                                               |               16 |             64 |
|  s_clk_20mhz_BUFG   | s_hex_3axis_temp_measurements_display0                                                     | u_reset_sync_20mhz/o_rst_mhz                                                               |               17 |             64 |
|  s_clk_20mhz_BUFG   | u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_val                                | u_reset_sync_20mhz/o_rst_mhz                                                               |               13 |             68 |
|  s_clk_20mhz_BUFG   |                                                                                            | u_reset_sync_20mhz/o_rst_mhz                                                               |               64 |            131 |
+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+


