Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar  7 18:01:20 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcount_timing_summary_routed.rpt -pb hexcount_timing_summary_routed.pb -rpx hexcount_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcount
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.270ns  (logic 4.352ns (52.620%)  route 3.918ns (47.380%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  C1/cnt_reg[25]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[25]/Q
                         net (fo=8, routed)           0.904     1.360    C1/sel0[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.152     1.512 r  C1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.014     4.526    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.744     8.270 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.270    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.718ns  (logic 4.349ns (56.344%)  route 3.369ns (43.656%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  C1/cnt_reg[28]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[28]/Q
                         net (fo=8, routed)           0.886     1.342    C1/sel0[3]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.154     1.496 r  C1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.483     3.979    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.739     7.718 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.718    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 4.086ns (53.219%)  route 3.591ns (46.781%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  C1/cnt_reg[28]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[28]/Q
                         net (fo=8, routed)           0.886     1.342    C1/sel0[3]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     1.466 r  C1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.705     4.171    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.506     7.677 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.677    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.556ns  (logic 4.348ns (57.552%)  route 3.207ns (42.448%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  C1/cnt_reg[25]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[25]/Q
                         net (fo=8, routed)           0.902     1.358    C1/sel0[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.152     1.510 r  C1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.305     3.815    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.740     7.556 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.556    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 4.119ns (56.103%)  route 3.223ns (43.897%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  C1/cnt_reg[28]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[28]/Q
                         net (fo=8, routed)           0.891     1.347    C1/sel0[3]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     1.471 r  C1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.332     3.803    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.539     7.343 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.343    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.116ns (57.768%)  route 3.009ns (42.232%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  C1/cnt_reg[25]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[25]/Q
                         net (fo=8, routed)           0.902     1.358    C1/sel0[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124     1.482 r  C1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.108     3.589    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536     7.126 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.126    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 4.098ns (61.386%)  route 2.578ns (38.614%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  C1/cnt_reg[25]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[25]/Q
                         net (fo=8, routed)           0.904     1.360    C1/sel0[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124     1.484 r  C1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.158    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.518     6.676 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.676    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.585ns  (logic 2.037ns (78.805%)  route 0.548ns (21.195%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  C1/cnt_reg[1]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    C1/cnt_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    C1/cnt_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    C1/cnt_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    C1/cnt_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    C1/cnt_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.125 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    C1/cnt_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.239 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/cnt_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.362    C1/cnt_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.585 r  C1/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.585    C1/cnt_reg[28]_i_1_n_7
    SLICE_X0Y25          FDRE                                         r  C1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  C1/cnt_reg[1]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    C1/cnt_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    C1/cnt_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    C1/cnt_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    C1/cnt_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    C1/cnt_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.125 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    C1/cnt_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.239 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/cnt_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.573 r  C1/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.573    C1/cnt_reg[24]_i_1_n_6
    SLICE_X0Y24          FDRE                                         r  C1/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 2.013ns (78.884%)  route 0.539ns (21.116%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  C1/cnt_reg[1]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    C1/cnt_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    C1/cnt_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    C1/cnt_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    C1/cnt_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    C1/cnt_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.125 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    C1/cnt_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.239 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/cnt_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.552 r  C1/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.552    C1/cnt_reg[24]_i_1_n_4
    SLICE_X0Y24          FDRE                                         r  C1/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  C1/cnt_reg[10]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[10]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[8]_i_1_n_5
    SLICE_X0Y20          FDRE                                         r  C1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  C1/cnt_reg[14]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[14]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[12]_i_1_n_5
    SLICE_X0Y21          FDRE                                         r  C1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  C1/cnt_reg[18]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[18]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[16]_i_1_n_5
    SLICE_X0Y22          FDRE                                         r  C1/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  C1/cnt_reg[22]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[22]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[22]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[20]_i_1_n_5
    SLICE_X0Y23          FDRE                                         r  C1/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  C1/cnt_reg[2]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[2]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[0]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  C1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  C1/cnt_reg[6]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[6]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[4]_i_1_n_5
    SLICE_X0Y19          FDRE                                         r  C1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  C1/cnt_reg[26]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[26]/Q
                         net (fo=8, routed)           0.134     0.275    C1/sel0[1]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  C1/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    C1/cnt_reg[24]_i_1_n_5
    SLICE_X0Y24          FDRE                                         r  C1/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  C1/cnt_reg[10]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[10]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  C1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    C1/cnt_reg[8]_i_1_n_4
    SLICE_X0Y20          FDRE                                         r  C1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  C1/cnt_reg[14]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[14]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  C1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    C1/cnt_reg[12]_i_1_n_4
    SLICE_X0Y21          FDRE                                         r  C1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  C1/cnt_reg[18]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[18]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  C1/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    C1/cnt_reg[16]_i_1_n_4
    SLICE_X0Y22          FDRE                                         r  C1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------





