################################################################################
#                                                                              #
#      IAR Universal Linker V6.4.6.89                                          #
#                                                                              #
#           Link time     =  25/Jun/2024  10:40:42                             #
#           Target CPU    =  x51                                               #
#           List file     =  C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\List\Fsys_Select_LIRC.map          #
#           Output file 1 =  C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\Exe\Fsys_Select_LIRC.a51           #
#                            Format: intel-standard                            #
#           Output file 2 =  C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\Exe\Fsys_Select_LIRC.d51           #
#                            Format: ubrof10                                   #
#                            UBROF version 10.0.6                              #
#                            Using library modules for C-SPY (-rt)             #
#           Command line  =  -f                                                #
#                            C:\Users\lcwang0\AppData\Local\Temp\EW7CA1.tmp    #
#                            (C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE #
#                            _MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select #
#                            _LIRC\IAR\Debug\Obj\common.r51                    #
#                            C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\Obj\cstartup.r51                   #
#                            C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\Obj\delay.r51                      #
#                            C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\Obj\main.r51                       #
#                            C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\Obj\putchar.r51                    #
#                            C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\Obj\sys.r51                        #
#                            -o                                                #
#                            C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\Exe\Fsys_Select_LIRC.d51           #
#                            -l                                                #
#                            C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_ #
#                            MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_ #
#                            LIRC\IAR\Debug\List\Fsys_Select_LIRC.map          #
#                            -xms -f                                           #
#                            "C:/Program Files (x86)\IAR Systems\Embedded Work #
#                            bench 8.0\8051\config\devices\NuvoTon\lnk51ew_MG5 #
#                            1xC9AE.xcl"                                       #
#                            (-D_IDATA0_START=0x00 -D_IDATA0_END=0xFF          #
#                            -D_PDATA0_START=0x0000 -D_PDATA0_END=0x00FF       #
#                            -D_IXDATA0_START=0x0001 -D_IXDATA0_END=0x03FF     #
#                            -D_XDATA0_START=0x0001 -D_XDATA0_END=0x03FF       #
#                            -D_CODE0_START=0x0000 -D_CODE0_END=0x7FFF         #
#                            -D_SPROM_START=0xFF80 -D_SPROM_END=0xFFFE         #
#                            -D?REGISTER_BANK=0x0 -D_REGISTER_BANK_START=0x0   #
#                            -D_BREG_START=0x00 -D?VB=0x20 -D?B=0xF0           #
#                            -D?IE=0xA8 -D?IP=0xB8 -Z(BIT)BREG=_BREG_START     #
#                            -Z(BIT)BIT_N=0-7F                                 #
#                            -Z(DATA)REGISTERS+8=_REGISTER_BANK_START          #
#                            -Z(DATA)BDATA_Z,BDATA_N,BDATA_I=20-2F             #
#                            -Z(DATA)VREG=08-7F -Z(DATA)PSP,XSP=08-7F          #
#                            -Z(DATA)DOVERLAY=08-7F                            #
#                            -Z(DATA)DATA_I,DATA_Z,DATA_N=08-7F                #
#                            -U(IDATA)0-7F=(DATA)0-7F                          #
#                            -Z(IDATA)IDATA_I,IDATA_Z,IDATA_N=08-_IDATA0_END   #
#                            -Z(IDATA)ISTACK+_IDATA_STACK_SIZE#08-_IDATA0_END  #
#                            -Z(IDATA)IOVERLAY=08-FF -Z(CODE)INTVEC=0          #
#                            -Z(CODE)CSTART=_CODE0_START-_CODE0_END            #
#                            -Z(CODE)BIT_ID,BDATA_ID,DATA_ID,IDATA_ID,IXDATA_I #
#                            D,PDATA_ID,XDATA_ID=_CODE0_START-_CODE0_END       #
#                            -Z(CODE)HUGE_ID=_CODE0_START-_CODE0_END           #
#                            -Z(CODE)RCODE,DIFUNCT=_CODE0_START-_CODE0_END     #
#                            -P(CODE)CODE_C,CODE_N,NEAR_CODE=_CODE0_START-_COD #
#                            E0_END                                            #
#                            -P(CODE)SPROM_C=_SPROM_START-_SPROM_END           #
#                            -Z(CODE)CHECKSUM#_CODE0_END                       #
#                            -Z(XDATA)PDATA_Z,PDATA_I=_PDATA0_START-_PDATA0_EN #
#                            D                                                 #
#                            -P(XDATA)PDATA_N=_PDATA0_START-_PDATA0_END        #
#                            -Z(XDATA)PSTACK+_PDATA_STACK_SIZE=_PDATA0_START-_ #
#                            PDATA0_END                                        #
#                            -Z(XDATA)EXT_STACK+_EXTENDED_STACK_SIZE=_EXTENDED #
#                            _STACK_START                                      #
#                            -Z(XDATA)XSTACK+_XDATA_STACK_SIZE=_XDATA0_START-_ #
#                            XDATA0_END                                        #
#                            -Z(XDATA)IXDATA_I,IXDATA_Z=_IXDATA0_START-_IXDATA #
#                            0_END                                             #
#                            -P(XDATA)IXDATA_N=_IXDATA0_START-_IXDATA0_END     #
#                            -Z(XDATA)XDATA_I,XDATA_Z=_XDATA0_START-_XDATA0_EN #
#                            D                                                 #
#                            -P(XDATA)XDATA_N=_XDATA0_START-_XDATA0_END        #
#                            -Z(XDATA)XDATA_HEAP+_XDATA_HEAP_SIZE=_XDATA0_STAR #
#                            T-_XDATA0_END                                     #
#                            -Z(CONST)XDATA_ROM_C=_XDATA0_START-_XDATA0_END    #
#                            -Z(CODE)FAR22_ID=[_CODE0_START-_CODE0_END]/10000  #
#                            -Z(CODE)FAR_ID=[_CODE0_START-_CODE0_END]/10000    #
#                            -cx51)                                            #
#                            "-IC:/Program Files (x86)\IAR Systems\Embedded Wo #
#                            rkbench 8.0\8051\CONFIG\"                         #
#                            -D_NR_OF_VIRTUAL_REGISTERS=8 -D?PBANK=0x91        #
#                            -D?CBANK=0xF0 -D?CBANK_MASK=0x30                  #
#                            -e?BCALL_30=?BCALL -e?BRET_30=?BRET               #
#                            -e?BDISPATCH_30=?BDISPATCH                        #
#                            -D_CODEBANK_START=0x8000 -D_CODEBANK_END=0xFFFF   #
#                            -D_NR_OF_BANKS=0x03 -rt                           #
#                            -Ointel-standard=C:\BSP\MG51_Series_V1.02.000_pyc #
#                            hecked\MG51xB9AE_MG51xC9AE_Series\SampleCode\RegB #
#                            ased\Fsys_Select_LIRC\IAR\Debug\Exe\Fsys_Select_L #
#                            IRC.a51                                           #
#                            -s __program_start                                #
#                            "C:/Program Files (x86)\IAR Systems\Embedded Work #
#                            bench 8.0\8051\LIB\CLIB\cl-pli-nlxd-1e16x01.r51"  #
#                            -D_IDATA_STACK_SIZE=0x40 -D?ESP=0 -D?ESP_MASK=0   #
#                            -D_EXTENDED_STACK_START=0                         #
#                            -D_EXTENDED_STACK_SIZE=0                          #
#                            -D_PDATA_STACK_SIZE=0x80                          #
#                            -D_XDATA_STACK_SIZE=0x1FF                         #
#                            -D_XDATA_HEAP_SIZE=0xFF -D_FAR_HEAP_SIZE=0xFFF    #
#                            -D_HUGE_HEAP_SIZE=0xFFF                           #
#                            -D_FAR22_HEAP_SIZE=0xFFF)                         #
#                                                                              #
#                           Copyright (C) 1987-2016 IAR Systems AB.            #
################################################################################





                ****************************************
                *                                      *
                *           CROSS REFERENCE            *
                *                                      *
                ****************************************

       Program entry at : CODE      00000003  Relocatable, from module : CSTARTUP




                ****************************************
                *                                      *
                *            RUNTIME MODEL             *
                *                                      *
                ****************************************

  __SystemLibrary          = CLib
  __calling_convention     = xdata_reentrant
  __code_model             = near
  __core                   = plain
  __data_model             = large
  __dptr_size              = 16
  __extended_stack         = disabled
  __location_for_constants = data
  __number_of_dptrs        = 1
  __register_banks         = *
  __rt_version             = 1

                ****************************************
                *                                      *
                *    AUTOMATIC SYMBOL REDIRECTIONS     *
                *                                      *
                ****************************************

                  There are no automatic symbol redirections.



                ****************************************
                *                                      *
                *              MODULE MAP              *
                *                                      *
                ****************************************


  DEFINED ABSOLUTE ENTRIES
    *************************************************************************

  DEFINED ABSOLUTE ENTRIES
  PROGRAM MODULE, NAME : ?ABS_ENTRY_MOD

Absolute parts
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           _FAR22_HEAP_SIZE        00000FFF 
           _HUGE_HEAP_SIZE         00000FFF 
           _FAR_HEAP_SIZE          00000FFF 
           _XDATA_HEAP_SIZE        000000FF 
           _XDATA_STACK_SIZE       000001FF 
           _PDATA_STACK_SIZE       00000080 
           _EXTENDED_STACK_SIZE    00000000 
           _EXTENDED_STACK_START   00000000 
           ?ESP_MASK               00000000 
           ?ESP                    00000000 
           _IDATA_STACK_SIZE       00000040 
           _NR_OF_BANKS            00000003 
           _CODEBANK_END           0000FFFF 
           _CODEBANK_START         00008000 
           ?CBANK_MASK             00000030 
           ?CBANK                  000000F0 
           ?PBANK                  00000091 
           _NR_OF_VIRTUAL_REGISTERS
                                   00000008 
           ?IP                     000000B8 
           ?IE                     000000A8 
           ?B                      000000F0 
           ?VB                     00000020        ?FUNC_ENTER_XDATA (?FUNC_ENTER_XDATA)
                                                   ?FUNC_LEAVE_XDATA (?FUNC_LEAVE_XDATA)
           _BREG_START             00000000 
           _REGISTER_BANK_START    00000000 
           ?REGISTER_BANK          00000000        Segment part 6 (CSTARTUP)
           _SPROM_END              0000FFFE 
           _SPROM_START            0000FF80 
           _CODE0_END              00007FFF 
           _CODE0_START            00000000 
           _XDATA0_END             000003FF 
           _XDATA0_START           00000001 
           _IXDATA0_END            000003FF 
           _IXDATA0_START          00000001 
           _PDATA0_END             000000FF 
           _PDATA0_START           00000000 
           _IDATA0_END             000000FF 
           _IDATA0_START           00000000 
    *************************************************************************

  FILE NAME : C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_LIRC\IAR\Debug\Obj\common.r51
  PROGRAM MODULE, NAME : common

  SEGMENTS IN THE MODULE
  ======================
SFR_AN
  Relative segment, address: DATA 00000087 - 00000087 (0x1 bytes), align: 0
  Segment part 1. ROOT        Intra module refs:   main (main)
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           PCON                    00000087 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 0000009F - 0000009F (0x1 bytes), align: 0
  Segment part 2. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           CHPCON                  0000009F 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000A8 - 000000A8 (0x1 bytes), align: 0
  Segment part 3. ROOT        Intra module refs:   ClockEnable (sys)
                                                   ClockSwitch (sys)
                                                   FsysSelect (sys)
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           _A_IE                   000000A8 
           LOCAL                   ADDRESS         
           =====                   =======         
           IE                      000000A8 
           IE_bit                  000000A8 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000C7 - 000000C7 (0x1 bytes), align: 0
  Segment part 4. ROOT        Intra module refs:   ClockEnable (sys)
                                                   ClockSwitch (sys)
                                                   FsysSelect (sys)
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           TA                      000000C7 
    -------------------------------------------------------------------------
BIT_N
  Relative segment, address: BIT 00000021.0 - 00000021.0 (0x1 bits), align: 0
  Segment part 10.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           BIT_TMP                 00000021.0      ClockEnable (sys)
                                                   ClockSwitch (sys)
                                                   FsysSelect (sys)

    *************************************************************************

  FILE NAME : C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_LIRC\IAR\Debug\Obj\cstartup.r51
  LIBRARY MODULE, NAME : CSTARTUP

  SEGMENTS IN THE MODULE
  ======================
REGISTERS
  Relative segment, address: DATA 00000000, align: 0
  Segment part 0.             Intra module refs:   Segment part 6
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?REGISTERS              00000000 
    -------------------------------------------------------------------------
ISTACK
  Relative segment, address: IDATA 000000C0, align: 0
  Segment part 1.             Intra module refs:   Segment part 6
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?ISTACK_START           000000C0 
    -------------------------------------------------------------------------
XSTACK
  Relative segment, address: XDATA 00000001, align: 0
  Segment part 3.             Intra module refs:   ?RESET_XSP
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?XSTACK_START           00000001 
    -------------------------------------------------------------------------
INTVEC
  Common segment, address: CODE 00000000 - 00000002 (0x3 bytes), align: 0
  Segment part 5. ROOT        Intra module refs:   Segment part 6
           LOCAL                   ADDRESS         
           =====                   =======         
           ?reset_vector           00000000 
    -------------------------------------------------------------------------
CSTART
  Relative segment, address: CODE 00000003 - 0000001C (0x1a bytes), align: 0
  Segment part 6. ROOT        Intra module refs:   ?reset_vector
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           __program_start         00000003        Absolute parts (?ABS_ENTRY_MOD)
           ?RESET_SP               0000001A 
           LOCAL                   ADDRESS         
           =====                   =======         
           __IDATACLEAR            00000006 
           IDATALOOP               00000009 
           __XDATACLEAR            0000000C 
           XDATALOOP               00000013 
    -------------------------------------------------------------------------
CSTART
  Relative segment, address: CODE 0000001D - 00000022 (0x6 bytes), align: 0
  Segment part 8.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?RESET_XSP              0000001D        ?XSP (VIRTUAL_REGISTERS)
    -------------------------------------------------------------------------
CSTART
  Relative segment, address: CODE 00000023 - 00000025 (0x3 bytes), align: 0
  Segment part 13.            Intra module refs:   Absolute parts
           LOCAL                   ADDRESS         
           =====                   =======         
           __call_main             00000023 

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : VIRTUAL_REGISTERS

  SEGMENTS IN THE MODULE
  ======================
BREG
  Relative segment, address: BIT 00000020.0 - 00000020.7 (0x8 bits), align: 0
  Segment part 0.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?B0                     00000020.0      Absolute parts (CSTARTUP)
    -------------------------------------------------------------------------
VREG
  Relative segment, address: DATA 00000008 - 00000008 (0x1 bytes), align: 0
  Segment part 1.             Intra module refs:   ?V1
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?V0                     00000008        ?FUNC_ENTER_XDATA (?FUNC_ENTER_XDATA)
                                                   ?FUNC_LEAVE_XDATA (?FUNC_LEAVE_XDATA)
                                                   Timer0_Delay (delay)
                                                   main (main)
    -------------------------------------------------------------------------
VREG
  Relative segment, address: DATA 00000009 - 00000009 (0x1 bytes), align: 0
  Segment part 2.             Intra module refs:   ?V2
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?V1                     00000009        Timer0_Delay (delay)
                                                   main (main)
    -------------------------------------------------------------------------
VREG
  Relative segment, address: DATA 0000000A - 0000000A (0x1 bytes), align: 0
  Segment part 3.             Intra module refs:   ?V3
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?V2                     0000000A        Timer0_Delay (delay)
    -------------------------------------------------------------------------
VREG
  Relative segment, address: DATA 0000000B - 0000000B (0x1 bytes), align: 0
  Segment part 4.             Intra module refs:   ?V4
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?V3                     0000000B        Timer0_Delay (delay)
    -------------------------------------------------------------------------
VREG
  Relative segment, address: DATA 0000000C - 0000000C (0x1 bytes), align: 0
  Segment part 5.             Intra module refs:   ?V5
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?V4                     0000000C        Timer0_Delay (delay)
    -------------------------------------------------------------------------
VREG
  Relative segment, address: DATA 0000000D - 0000000D (0x1 bytes), align: 0
  Segment part 6.             Intra module refs:   ?V6
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?V5                     0000000D        Timer0_Delay (delay)
    -------------------------------------------------------------------------
VREG
  Relative segment, address: DATA 0000000E - 0000000E (0x1 bytes), align: 0
  Segment part 7.             Intra module refs:   ?V7
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?V6                     0000000E        Timer0_Delay (delay)
    -------------------------------------------------------------------------
VREG
  Relative segment, address: DATA 0000000F - 0000000F (0x1 bytes), align: 0
  Segment part 8.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?V7                     0000000F        Timer0_Delay (delay)
    -------------------------------------------------------------------------
XSP
  Relative segment, address: DATA 00000010 - 00000011 (0x2 bytes), align: 0
  Segment part 34.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?XSP                    00000010        ?ADD_XSTACK_DISP0_8 (?ADD_XSTACK_DISP8)
                                                   ?ALLOC_XSTACK8 (?ALLOC_XSTACK8)
                                                   ?DEALLOC_XSTACK8 (?DEALLOC_XSTACK8)
                                                   ?FUNC_ENTER_XDATA (?FUNC_ENTER_XDATA)
                                                   ?FUNC_LEAVE_XDATA (?FUNC_LEAVE_XDATA)
                                                   ?RESET_XSP (CSTARTUP)
                                                   ?XSTACK_DISP0_8 (?XSTACK_DISP8)
                                                   Timer0_Delay (delay)

    *************************************************************************

  FILE NAME : C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_LIRC\IAR\Debug\Obj\delay.r51
  PROGRAM MODULE, NAME : delay

  SEGMENTS IN THE MODULE
  ======================
SFR_AN
  Relative segment, address: DATA 00000088 - 00000088 (0x1 bytes), align: 0
  Segment part 1. ROOT        Intra module refs:   Timer0_Delay
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           _A_TCON                 00000088 
           LOCAL                   ADDRESS         
           =====                   =======         
           TCON                    00000088 
           TCON_bit                00000088 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 00000089 - 00000089 (0x1 bytes), align: 0
  Segment part 2. ROOT        Intra module refs:   Timer0_Delay
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           TMOD                    00000089 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 0000008A - 0000008A (0x1 bytes), align: 0
  Segment part 3. ROOT        Intra module refs:   Timer0_Delay
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           TL0                     0000008A 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 0000008B - 0000008B (0x1 bytes), align: 0
  Segment part 4. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           TL1                     0000008B 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 0000008C - 0000008C (0x1 bytes), align: 0
  Segment part 5. ROOT        Intra module refs:   Timer0_Delay
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           TH0                     0000008C 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 0000008D - 0000008D (0x1 bytes), align: 0
  Segment part 6. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           TH1                     0000008D 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 0000008E - 0000008E (0x1 bytes), align: 0
  Segment part 7. ROOT        Intra module refs:   Timer0_Delay
                                                   main (main)
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           CKCON                   0000008E 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 00000091 - 00000091 (0x1 bytes), align: 0
  Segment part 8. ROOT        Intra module refs:   ClockSwitch (sys)
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           SFRS                    00000091 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 0000009B - 0000009B (0x1 bytes), align: 0
  Segment part 9. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           EIE                     0000009B 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 0000009C - 0000009C (0x1 bytes), align: 0
  Segment part 10. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           EIE1                    0000009C 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000C4 - 000000C4 (0x1 bytes), align: 0
  Segment part 12. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           T3CON                   000000C4 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000C5 - 000000C5 (0x1 bytes), align: 0
  Segment part 13. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           RL3                     000000C5 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000C6 - 000000C6 (0x1 bytes), align: 0
  Segment part 14. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           RH3                     000000C6 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000C8 - 000000C8 (0x1 bytes), align: 0
  Segment part 16. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           _A_T2CON                000000C8 
           LOCAL                   ADDRESS         
           =====                   =======         
           T2CON                   000000C8 
           T2CON_bit               000000C8 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000C9 - 000000C9 (0x1 bytes), align: 0
  Segment part 17. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           T2MOD                   000000C9 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000CC - 000000CC (0x1 bytes), align: 0
  Segment part 18. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           TL2                     000000CC 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000CD - 000000CD (0x1 bytes), align: 0
  Segment part 19. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           TH2                     000000CD 
    -------------------------------------------------------------------------
<NEAR_CODE> 1 (was NEAR_CODE)
  Relative segment, address: CODE 000003D7 - 000004BC (0xe6 bytes), align: 0
  Segment part 29.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           Timer0_Delay            000003D7        main (main)
               XSTACK = 00000004 ( 00000013 )
    -------------------------------------------------------------------------
XDATA_I
  Relative segment, address: XDATA 00000200 - 00000203 (0x4 bytes), align: 0
  Segment part 25.            Intra module refs:   Timer0_Delay
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           __Constant_f4240        00000200 
    -------------------------------------------------------------------------
XDATA_ID
  Relative segment, address: CODE 00000057 - 0000005A (0x4 bytes), align: 0
  Segment part 26.            Intra module refs:   __Constant_f4240
    -------------------------------------------------------------------------
XDATA_I
  Relative segment, address: XDATA 00000204 - 00000207 (0x4 bytes), align: 0
  Segment part 27.            Intra module refs:   Timer0_Delay
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           __Constant_c            00000204 
    -------------------------------------------------------------------------
XDATA_ID
  Relative segment, address: CODE 0000005B - 0000005E (0x4 bytes), align: 0
  Segment part 28.            Intra module refs:   __Constant_c

    *************************************************************************

  FILE NAME : C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_LIRC\IAR\Debug\Obj\main.r51
  PROGRAM MODULE, NAME : main

  SEGMENTS IN THE MODULE
  ======================
SFR_AN
  Relative segment, address: DATA 00000090 - 00000090 (0x1 bytes), align: 0
  Segment part 3. ROOT        Intra module refs:   main
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           _A_P1                   00000090 
           LOCAL                   ADDRESS         
           =====                   =======         
           P1                      00000090 
           P1_bit                  00000090 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000B3 - 000000B3 (0x1 bytes), align: 0
  Segment part 4. ROOT        Intra module refs:   main
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           P1M1                    000000B3 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000B4 - 000000B4 (0x1 bytes), align: 0
  Segment part 5. ROOT        Intra module refs:   main
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           P1M2                    000000B4 
    -------------------------------------------------------------------------
<NEAR_CODE> 1 (was NEAR_CODE)
  Relative segment, address: CODE 000004BD - 00000528 (0x6c bytes), align: 0
  Segment part 15.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           main                    000004BD        ?call_main (?cmain)
               calls direct
               XSTACK = 00000000 ( 00000004 )
    -------------------------------------------------------------------------
XDATA_I
  Relative segment, address: XDATA 00000208 - 0000020B (0x4 bytes), align: 0
  Segment part 11.            Intra module refs:   main
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           __Constant_2710         00000208 
    -------------------------------------------------------------------------
XDATA_ID
  Relative segment, address: CODE 0000005F - 00000062 (0x4 bytes), align: 0
  Segment part 12.            Intra module refs:   __Constant_2710
    -------------------------------------------------------------------------
XDATA_I
  Relative segment, address: XDATA 0000020C - 0000020F (0x4 bytes), align: 0
  Segment part 13.            Intra module refs:   main
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           __Constant_f42400       0000020C 
    -------------------------------------------------------------------------
XDATA_ID
  Relative segment, address: CODE 00000063 - 00000066 (0x4 bytes), align: 0
  Segment part 14.            Intra module refs:   __Constant_f42400

    *************************************************************************

  FILE NAME : C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_LIRC\IAR\Debug\Obj\putchar.r51
    *************************************************************************

  FILE NAME : C:\BSP\MG51_Series_V1.02.000_pychecked\MG51xB9AE_MG51xC9AE_Series\SampleCode\RegBased\Fsys_Select_LIRC\IAR\Debug\Obj\sys.r51
  PROGRAM MODULE, NAME : sys

  SEGMENTS IN THE MODULE
  ======================
SFR_AN
  Relative segment, address: DATA 00000084 - 00000084 (0x1 bytes), align: 0
  Segment part 1. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           RCTRIM0                 00000084 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 00000085 - 00000085 (0x1 bytes), align: 0
  Segment part 2. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           RCTRIM1                 00000085 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 00000096 - 00000096 (0x1 bytes), align: 0
  Segment part 4. ROOT        Intra module refs:   ClockEnable
                                                   ClockSwitch
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           CKSWT                   00000096 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 00000097 - 00000097 (0x1 bytes), align: 0
  Segment part 5. ROOT        Intra module refs:   ClockEnable
                                                   FsysSelect
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           CKEN                    00000097 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000A4 - 000000A4 (0x1 bytes), align: 0
  Segment part 7. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           IAPTRG                  000000A4 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000A6 - 000000A6 (0x1 bytes), align: 0
  Segment part 8. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           IAPAL                   000000A6 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000A7 - 000000A7 (0x1 bytes), align: 0
  Segment part 9. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           IAPAH                   000000A7 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000AA - 000000AA (0x1 bytes), align: 0
  Segment part 11. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           WDCON                   000000AA 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000AE - 000000AE (0x1 bytes), align: 0
  Segment part 12. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           IAPFD                   000000AE 
    -------------------------------------------------------------------------
SFR_AN
  Relative segment, address: DATA 000000AF - 000000AF (0x1 bytes), align: 0
  Segment part 13. ROOT 
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           IAPCN                   000000AF 
    -------------------------------------------------------------------------
<NEAR_CODE> 1 (was NEAR_CODE)
  Relative segment, address: CODE 0000028B - 000002F9 (0x6f bytes), align: 0
  Segment part 21.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           FsysSelect              0000028B        main (main)
               calls direct
               ISTACK = 00000000 ( 00000001 )
    -------------------------------------------------------------------------
<NEAR_CODE> 1 (was NEAR_CODE)
  Relative segment, address: CODE 000002FA - 00000333 (0x3a bytes), align: 0
  Segment part 22.            Intra module refs:   FsysSelect
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ClockEnable             000002FA 
    -------------------------------------------------------------------------
<NEAR_CODE> 1 (was NEAR_CODE)
  Relative segment, address: CODE 00000334 - 000003D6 (0xa3 bytes), align: 0
  Segment part 24.            Intra module refs:   FsysSelect
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ClockSwitch             00000334 

    *************************************************************************

  FILE NAME : C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.0\8051\LIB\CLIB\cl-pli-nlxd-1e16x01.r51
  LIBRARY MODULE, NAME : ?cexit

  SEGMENTS IN THE MODULE
  ======================
CSTART
  Relative segment, address: CODE 00000026 - 0000002A (0x5 bytes), align: 0
  Segment part 0.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           exit                    00000026        ?call_main (?cmain)
           ?C_EXIT                 00000026 
           ?ROM_MONITOR_NOPS       00000026 

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?cmain

  SEGMENTS IN THE MODULE
  ======================
CSTART
  Relative segment, address: CODE 0000002B, align: 0
  Segment part 5.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?cmain                  0000002B        __call_main (CSTARTUP)
               calls direct
    -------------------------------------------------------------------------
CSTART
  Relative segment, address: CODE 0000002B - 00000050 (0x26 bytes), align: 0
  Segment part 33.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           __INIT_XDATA_I          0000002B        __Constant_2710 (main)
                                                   __Constant_c (delay)
                                                   __Constant_f4240 (delay)
                                                   __Constant_f42400 (main)
    -------------------------------------------------------------------------
CSTART
  Relative segment, address: CODE 00000051 - 00000056 (0x6 bytes), align: 0
  Segment part 38.            Intra module refs:   ?cmain
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?call_main              00000051 

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?L_MUL

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 00000067 - 00000069 (0x3 bytes), align: 0
  Segment part 0.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?L_MUL                  00000067        Timer0_Delay (delay)
    -------------------------------------------------------------------------
RCODE
  Relative segment, address: CODE 0000006A - 000000E6 (0x7d bytes), align: 0
  Segment part 1.             Intra module refs:   ?L_MUL
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?L_MUL_REW              0000006A 

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?UL_DIV_MOD

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 000000E7 - 00000155 (0x6f bytes), align: 0
  Segment part 1.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?UL_DIV_MOD             000000E7        Timer0_Delay (delay)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?L_MOV_X

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 00000156 - 00000164 (0xf bytes), align: 0
  Segment part 0.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?L_MOV_X                00000156        Timer0_Delay (delay)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?XLOAD_R2345

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 00000165 - 00000170 (0xc bytes), align: 0
  Segment part 0.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?XLOAD_R2345            00000165        main (main)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?MOVE_LONG8_XDATA_IDATA

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 00000171 - 0000017D (0xd bytes), align: 0
  Segment part 0.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?MOVE_LONG8_XDATA_IDATA
                                   00000171        ?PUSH_XSTACK_I (?PUSH_XSTACK_I)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?ALLOC_XSTACK8

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 0000017E - 00000193 (0x16 bytes), align: 0
  Segment part 0.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?ALLOC_XSTACK8          0000017E        Timer0_Delay (delay)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?DEALLOC_XSTACK8

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 00000194 - 000001AE (0x1b bytes), align: 0
  Segment part 0.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?DEALLOC_XSTACK8        00000194        Timer0_Delay (delay)
                                                   main (main)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?ADD_XSTACK_DISP8

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 000001AF - 000001C9 (0x1b bytes), align: 0
  Segment part 1.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?ADD_XSTACK_DISP0_8     000001AF        ?PUSH_XSTACK_I (?PUSH_XSTACK_I)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?XSTACK_DISP8

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 000001CA - 000001D3 (0xa bytes), align: 0
  Segment part 1.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?XSTACK_DISP0_8         000001CA        Timer0_Delay (delay)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?FUNC_ENTER_XDATA

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 000001D4 - 00000239 (0x66 bytes), align: 0
  Segment part 1.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?FUNC_ENTER_XDATA       000001D4        Timer0_Delay (delay)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?FUNC_LEAVE_XDATA

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 0000023A - 00000279 (0x40 bytes), align: 0
  Segment part 1.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?FUNC_LEAVE_XDATA       0000023A        Timer0_Delay (delay)

    -------------------------------------------------------------------------
  LIBRARY MODULE, NAME : ?PUSH_XSTACK_I

  SEGMENTS IN THE MODULE
  ======================
RCODE
  Relative segment, address: CODE 0000027A - 0000027D (0x4 bytes), align: 0
  Segment part 2.
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?PUSH_XSTACK_I_TWO      0000027A        main (main)
    -------------------------------------------------------------------------
RCODE
  Relative segment, address: CODE 0000027E - 0000028A (0xd bytes), align: 0
  Segment part 4.             Intra module refs:   ?PUSH_XSTACK_I_TWO
           ENTRY                   ADDRESS         REF BY
           =====                   =======         ======
           ?PUSH_XSTACK_I          0000027E 




                ****************************************
                *                                      *
                *      SEGMENTS IN ADDRESS ORDER       *
                *                                      *
                ****************************************


SEGMENT              SPACE    START ADDRESS   END ADDRESS     SIZE  TYPE  ALIGN
=======              =====    =============   ===========     ====  ====  =====
INTVEC               CODE          00000000 - 00000002           3   com    0
CSTART               CODE          00000003 - 00000056          54   rel    0
DATA_ID              CODE               00000057                     dse    0
BDATA_ID             CODE               00000057                     dse    0
BIT_ID               CODE               00000057                     dse    0
IDATA_ID             CODE               00000057                     dse    0
IXDATA_ID            CODE               00000057                     dse    0
PDATA_ID             CODE               00000057                     dse    0
XDATA_ID             CODE          00000057 - 00000066          10   rel    0
RCODE                CODE          00000067 - 0000028A         224   rel    0
<NEAR_CODE> 1        CODE          0000028B - 00000528         29E   rel    0
REGISTERS            DATA          00000000 - 00000007           8   rel    0
VREG                 DATA          00000008 - 0000000F           8   rel    0
PSP                  DATA               00000010                     dse    0
XSP                  DATA          00000010 - 00000011           2   rel    0
BREG                 BIT        00000020.0  -  00000020.7        8   rel    0
BIT_N                BIT        00000021.0  -  00000021.0        1   rel    0
SFR_AN               DATA          00000084 - 00000085           2   rel    0
                     DATA          00000087 - 0000008E           8 
                     DATA          00000090 - 00000091           2 
                     DATA          00000096 - 00000097           2 
                     DATA          0000009B - 0000009C           2 
                     DATA          0000009F - 0000009F           1 
                     DATA          000000A4 - 000000A4           1 
                     DATA          000000A6 - 000000A8           3 
                     DATA          000000AA - 000000AA           1 
                     DATA          000000AE - 000000AF           2 
                     DATA          000000B3 - 000000B4           2 
                     DATA          000000C4 - 000000C9           6 
                     DATA          000000CC - 000000CD           2 
XSTACK               XDATA         00000001 - 000001FF         1FF   rel    0
XDATA_I              XDATA         00000200 - 0000020F          10   rel    0
ISTACK               IDATA         000000C0 - 000000FF          40   rel    0

                ****************************************
                *                                      *
                *        END OF CROSS REFERENCE        *
                *                                      *
                ****************************************

 1 321 bytes of CODE  memory
    18 bytes of DATA  memory (+ 34 absolute )
   527 bytes of XDATA memory
    64 bytes of IDATA memory
     9 bits  of BIT   memory

Errors: none
Warnings: none

