/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [53:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  reg [2:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [12:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_48z;
  wire [6:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [13:0] celloutsig_0_63z;
  wire celloutsig_0_7z;
  wire [46:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = celloutsig_0_20z ? celloutsig_0_50z : celloutsig_0_15z[8];
  assign celloutsig_0_60z = celloutsig_0_56z ? celloutsig_0_56z : celloutsig_0_4z;
  assign celloutsig_0_62z = celloutsig_0_37z[3] ? celloutsig_0_29z : celloutsig_0_58z;
  assign celloutsig_1_1z = celloutsig_1_0z ? celloutsig_1_0z : in_data[153];
  assign celloutsig_0_17z = celloutsig_0_1z ? celloutsig_0_16z : celloutsig_0_0z;
  assign celloutsig_0_20z = _00_ ? celloutsig_0_12z : celloutsig_0_11z;
  assign celloutsig_0_22z = celloutsig_0_19z[1] ? celloutsig_0_8z[24] : in_data[77];
  assign celloutsig_0_24z = celloutsig_0_20z ? celloutsig_0_8z[24] : celloutsig_0_5z[0];
  assign celloutsig_0_46z = ~((celloutsig_0_16z | celloutsig_0_8z[30]) & celloutsig_0_36z[0]);
  assign celloutsig_1_0z = ~((in_data[154] | in_data[109]) & in_data[98]);
  assign celloutsig_0_1z = ~((in_data[22] | in_data[77]) & in_data[73]);
  assign celloutsig_0_13z = ~((_01_ | celloutsig_0_3z[2]) & celloutsig_0_7z);
  assign celloutsig_0_16z = ~((in_data[84] | in_data[18]) & celloutsig_0_13z);
  reg [7:0] _16_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 8'h00;
    else _16_ <= celloutsig_0_2z[17:10];
  assign { _01_, _02_[6], _00_, _02_[4:0] } = _16_;
  assign celloutsig_0_31z = { celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_27z } & { celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_3z = in_data[34:31] & celloutsig_0_2z[12:9];
  assign celloutsig_0_37z = celloutsig_0_19z[5:1] & celloutsig_0_31z[5:1];
  assign celloutsig_0_41z = { celloutsig_0_10z[6:4], celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_13z } & { celloutsig_0_2z[8], celloutsig_0_7z, celloutsig_0_38z, celloutsig_0_13z };
  assign celloutsig_0_8z = { in_data[55:32], celloutsig_0_2z, celloutsig_0_0z } & { in_data[47:9], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_15z = { _01_, _02_[6], _00_, _02_[4:0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z } & { in_data[92:66], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_13z, _01_, _02_[6], _00_, _02_[4:0], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[59:57] == in_data[9:7];
  assign celloutsig_0_30z = { celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_29z } == celloutsig_0_27z[6:3];
  assign celloutsig_0_33z = { in_data[93:80], celloutsig_0_20z } == { celloutsig_0_15z[38:27], celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_32z };
  assign celloutsig_0_53z = { celloutsig_0_49z[3], celloutsig_0_42z, celloutsig_0_7z } == celloutsig_0_19z[5:3];
  assign celloutsig_1_6z = { celloutsig_1_3z[7:6], celloutsig_1_1z, celloutsig_1_0z } == { in_data[144:143], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_11z[19:3] == celloutsig_1_11z[18:2];
  assign celloutsig_0_12z = { celloutsig_0_8z[31:24], celloutsig_0_7z, celloutsig_0_3z } == celloutsig_0_2z[19:7];
  assign celloutsig_0_21z = in_data[5:0] == celloutsig_0_5z;
  assign celloutsig_0_23z = { celloutsig_0_2z[21:16], celloutsig_0_5z } == { celloutsig_0_8z[31], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_0_11z = { _01_, _02_[6], _00_, _02_[4:1], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z } <= { celloutsig_0_2z[18:9], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_3z[3], celloutsig_0_12z, celloutsig_0_1z } <= { celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[113:108], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[124:118] % { 1'h1, celloutsig_1_3z[6:2], celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_5z[5:2], celloutsig_0_13z, celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[4:2], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_8z[34:29], celloutsig_0_18z } % { 1'h1, celloutsig_0_2z[0], celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_26z };
  assign celloutsig_0_36z = { celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_1z } * celloutsig_0_15z[5:2];
  assign celloutsig_0_48z = { celloutsig_0_8z[10], celloutsig_0_17z, celloutsig_0_36z, celloutsig_0_17z } * { celloutsig_0_8z[22:17], celloutsig_0_11z };
  assign celloutsig_0_49z = { celloutsig_0_27z[6:1], celloutsig_0_33z } * celloutsig_0_14z;
  assign celloutsig_0_10z = { celloutsig_0_8z[26], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z } * { _01_, _02_[6], _00_, _02_[4:3], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[38:21], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } * { in_data[21:10], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_51z = - celloutsig_0_5z[2:0];
  assign celloutsig_1_7z = - { in_data[177:175], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_44z = { celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_30z } | { celloutsig_0_31z[5:3], celloutsig_0_31z, celloutsig_0_13z };
  assign celloutsig_0_63z = { celloutsig_0_48z[4:3], celloutsig_0_48z, celloutsig_0_57z, celloutsig_0_23z, celloutsig_0_60z, celloutsig_0_24z, celloutsig_0_46z } | { celloutsig_0_44z[4:0], celloutsig_0_47z, celloutsig_0_25z, celloutsig_0_58z, celloutsig_0_19z };
  assign celloutsig_1_10z = { celloutsig_1_7z[2:0], celloutsig_1_7z } | { in_data[154:149], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_7z[3:1], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_1z } | { celloutsig_1_10z[2:1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_14z = { _01_, _02_[6], _00_, _02_[4:3], celloutsig_0_7z, celloutsig_0_0z } | celloutsig_0_2z[11:5];
  assign celloutsig_0_35z = | { celloutsig_0_14z[5], celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_33z };
  assign celloutsig_0_50z = | { celloutsig_0_2z[19:12], celloutsig_0_34z };
  assign celloutsig_1_2z = | { in_data[181:132], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = | celloutsig_1_3z[6:2];
  assign celloutsig_0_25z = | { celloutsig_0_5z[5], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_26z = | { celloutsig_0_19z[1:0], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_47z = ^ { celloutsig_0_41z[2:1], celloutsig_0_26z };
  assign celloutsig_0_56z = ^ { celloutsig_0_32z, celloutsig_0_55z, celloutsig_0_53z, celloutsig_0_25z };
  assign celloutsig_0_7z = ^ in_data[46:32];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_38z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_38z = { celloutsig_0_36z[1], celloutsig_0_0z, celloutsig_0_25z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_32z = ~((celloutsig_0_8z[15] & celloutsig_0_3z[2]) | (celloutsig_0_23z & celloutsig_0_0z));
  assign celloutsig_0_34z = ~((celloutsig_0_14z[2] & celloutsig_0_2z[13]) | (celloutsig_0_3z[2] & celloutsig_0_10z[8]));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_2z[1] & celloutsig_0_3z[3]));
  assign celloutsig_0_42z = ~((celloutsig_0_18z & celloutsig_0_18z) | (celloutsig_0_0z & celloutsig_0_12z));
  assign celloutsig_0_45z = ~((celloutsig_0_1z & celloutsig_0_20z) | (celloutsig_0_5z[4] & celloutsig_0_41z[0]));
  assign celloutsig_0_55z = ~((celloutsig_0_53z & celloutsig_0_21z) | (celloutsig_0_45z & celloutsig_0_50z));
  assign celloutsig_0_57z = ~((celloutsig_0_8z[41] & celloutsig_0_21z) | (celloutsig_0_51z[0] & celloutsig_0_33z));
  assign celloutsig_0_58z = ~((celloutsig_0_52z & celloutsig_0_0z) | (celloutsig_0_4z & celloutsig_0_20z));
  assign celloutsig_0_9z = ~((in_data[12] & celloutsig_0_4z) | (celloutsig_0_5z[4] & celloutsig_0_7z));
  assign celloutsig_0_29z = ~((celloutsig_0_19z[0] & celloutsig_0_10z[0]) | (celloutsig_0_1z & celloutsig_0_3z[3]));
  assign { _02_[7], _02_[5] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
