--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: time_sim.vhd
-- /___/   /\     Timestamp: Thu Apr 24 15:56:58 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl -pcf vga_bsprite2a_top.pcf -tpw 0 -rpw 100 -s 5 -ar Structure -insert_pp_buffers true vga_bsprite2a_top.ncd time_sim.vhd 
-- Device	: 3s500efg320-5 (PRODUCTION 1.27 2013-10-13)
-- Input file	: vga_bsprite2a_top.ncd
-- Output file	: time_sim.vhd
-- # of Entities	: 1
-- Design Name	: vga_bsprite2a_top
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity vga_bsprite2a_top is
  port (
    vsync : out STD_LOGIC; 
    dp : out STD_LOGIC; 
    upBTN : in STD_LOGIC := 'X'; 
    aBTN : in STD_LOGIC := 'X'; 
    rightBTN : in STD_LOGIC := 'X'; 
    leftBTN : in STD_LOGIC := 'X'; 
    ja1 : in STD_LOGIC := 'X'; 
    ja2 : out STD_LOGIC; 
    ja3 : out STD_LOGIC; 
    downBTN : in STD_LOGIC := 'X'; 
    hsync : out STD_LOGIC; 
    mclk : in STD_LOGIC := 'X'; 
    an : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    blue : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    green : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ld : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    a_to_g : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    red : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    hill1 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill2 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill3 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill4 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill5 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    sw : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end vga_bsprite2a_top;

architecture Structure of vga_bsprite2a_top is
  signal U3_Madd_spriteon1_addsub0001_lut_7_0 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0000_cy_7_0 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000 : STD_LOGIC; 
  signal U3_spriteon2f_add0004_4_0 : STD_LOGIC; 
  signal U3_spriteon2_addsub0000_5_0 : STD_LOGIC; 
  signal U3_spriteon2_addsub0000_7_0 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_7_Q : STD_LOGIC; 
  signal U3_spriteon2_addsub0000_9_0 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000 : STD_LOGIC; 
  signal U3_leftBTN_inv1_inv1_0 : STD_LOGIC; 
  signal U3_C1_not0001_0 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_8949 : STD_LOGIC; 
  signal ld_7_OBUF_0 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_1_Q : STD_LOGIC; 
  signal U3_Mcount_C1_cy_3_Q : STD_LOGIC; 
  signal U3_Mcount_C1_cy_5_Q : STD_LOGIC; 
  signal U3_C2_not0001_0 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_1_Q : STD_LOGIC; 
  signal U3_Mcount_C2_cy_3_Q : STD_LOGIC; 
  signal U3_C2_5_1_8959 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_5_Q : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_lut_7_0 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_5_0 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_1_Q : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_3_Q : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_5_Q : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_1_Q : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_3_Q : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_5_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_1_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_3_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_5_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_4_0 : STD_LOGIC; 
  signal U3_font2_0_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_5_0 : STD_LOGIC; 
  signal N42_0 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_5_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_6_0 : STD_LOGIC; 
  signal U3_font2_2_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_7_0 : STD_LOGIC; 
  signal N37_0 : STD_LOGIC; 
  signal N36_0 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_7_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_8_0 : STD_LOGIC; 
  signal U3_Madd_tank1ascii1s_add0000_cy_5_bdd2 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_9_0 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_0 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_bdd0 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000 : STD_LOGIC; 
  signal mclk_BUFGP : STD_LOGIC; 
  signal btn_3_IBUF_9160 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_1_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_3_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_5_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_7_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_9_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_11_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_13_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_15_Q : STD_LOGIC; 
  signal U3_rise2_9197 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_1_Q : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_3_Q : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_5_Q : STD_LOGIC; 
  signal U1_q_01 : STD_LOGIC; 
  signal U1_Mcount_q_cy_1_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_3_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_5_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_7_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_9_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_11_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_13_Q : STD_LOGIC; 
  signal U1_q_171 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_5_Q : STD_LOGIC; 
  signal N360_0 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_7_Q : STD_LOGIC; 
  signal U3_font3_cmp_lt0002 : STD_LOGIC; 
  signal U3_font3_cmp_lt0001_0 : STD_LOGIC; 
  signal U3_font3_cmp_lt0000_0 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_cy_7_Q : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_5_0 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_lut_8_0 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_lut_6_0 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_7_Q : STD_LOGIC; 
  signal U3_spriteon1_addsub0001_9_0 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal N358_0 : STD_LOGIC; 
  signal U3_Madd_tank2rom1s_cy_5_Q : STD_LOGIC; 
  signal U3_font4_2_Q : STD_LOGIC; 
  signal N456_0 : STD_LOGIC; 
  signal U3_Madd_tank2rom1s_cy_7_Q : STD_LOGIC; 
  signal U3_font4_5_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_4_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_5_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_7_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_8_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_8_bdd0 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_5_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_5_Q : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_1_Q : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_3_Q : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_5_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_4_0 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_5_0 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_7_0 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_8_0 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_8_bdd0 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_5_Q : STD_LOGIC; 
  signal U2_Result_0_1 : STD_LOGIC; 
  signal U2_Result_1_1 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_1_Q : STD_LOGIC; 
  signal U2_Result_2_1 : STD_LOGIC; 
  signal U2_Result_3_1 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_3_Q : STD_LOGIC; 
  signal U2_Result_4_1 : STD_LOGIC; 
  signal U2_Result_5_1 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_5_Q : STD_LOGIC; 
  signal U2_Result_6_1 : STD_LOGIC; 
  signal U2_Result_7_1 : STD_LOGIC; 
  signal U2_Result_8_1 : STD_LOGIC; 
  signal U2_Result_9_1 : STD_LOGIC; 
  signal U3_rise_9464 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_1_Q : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_3_Q : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_5_Q : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_1_Q : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_3_Q : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_5_Q : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_1_Q : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_3_Q : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_5_Q : STD_LOGIC; 
  signal U3_Q_0_9516 : STD_LOGIC; 
  signal U3_Q_1_9517 : STD_LOGIC; 
  signal U3_Q_2_9519 : STD_LOGIC; 
  signal U3_Q_3_9520 : STD_LOGIC; 
  signal U3_Q_4_9522 : STD_LOGIC; 
  signal U3_Q_5_9523 : STD_LOGIC; 
  signal U3_Q_6_9525 : STD_LOGIC; 
  signal U3_Q_7_9526 : STD_LOGIC; 
  signal U3_Q_8_9528 : STD_LOGIC; 
  signal U3_Q_9_9529 : STD_LOGIC; 
  signal U3_Q_10_9531 : STD_LOGIC; 
  signal U3_Q_11_9532 : STD_LOGIC; 
  signal U3_Q_12_9534 : STD_LOGIC; 
  signal U3_Q_13_9535 : STD_LOGIC; 
  signal U3_Q_14_9537 : STD_LOGIC; 
  signal U3_Q_15_9538 : STD_LOGIC; 
  signal U3_Q_16_9540 : STD_LOGIC; 
  signal U3_Q_17_9541 : STD_LOGIC; 
  signal U3_q_181 : STD_LOGIC; 
  signal U3_q_191 : STD_LOGIC; 
  signal U3_q_201 : STD_LOGIC; 
  signal rom1_addr_4_Q : STD_LOGIC; 
  signal M2a_29_2_0 : STD_LOGIC; 
  signal M2a_30_19_0 : STD_LOGIC; 
  signal M2a_28_Q : STD_LOGIC; 
  signal M2a_29_59 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_4_f6 : STD_LOGIC; 
  signal M2a_26_Q : STD_LOGIC; 
  signal M2a_24_0 : STD_LOGIC; 
  signal M1a_4_bdd0_0 : STD_LOGIC; 
  signal N464 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_3_f7 : STD_LOGIC; 
  signal M2a_14_Q : STD_LOGIC; 
  signal M2a_15_Q : STD_LOGIC; 
  signal M2a_12_Q : STD_LOGIC; 
  signal M2a_13_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f61 : STD_LOGIC; 
  signal M2a_10_0 : STD_LOGIC; 
  signal M2a_11_0 : STD_LOGIC; 
  signal M2a_8_Q : STD_LOGIC; 
  signal M2a_9_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_4_f7 : STD_LOGIC; 
  signal M2a_22_Q : STD_LOGIC; 
  signal N390_0 : STD_LOGIC; 
  signal M2a_20_Q : STD_LOGIC; 
  signal M2a_21_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f5 : STD_LOGIC; 
  signal M1a_12_bdd1_0 : STD_LOGIC; 
  signal N248 : STD_LOGIC; 
  signal M2a_16_Q : STD_LOGIC; 
  signal U3_M2a_mux0000 : STD_LOGIC; 
  signal M2a_6_0 : STD_LOGIC; 
  signal M2a_7_0 : STD_LOGIC; 
  signal M2a_4_0 : STD_LOGIC; 
  signal M2a_5_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_f5 : STD_LOGIC; 
  signal M2a_2_0 : STD_LOGIC; 
  signal M2a_3_Q : STD_LOGIC; 
  signal M2a_1_0 : STD_LOGIC; 
  signal M2_30_Q : STD_LOGIC; 
  signal M1_0_0 : STD_LOGIC; 
  signal M2_28_Q : STD_LOGIC; 
  signal M2_29_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_4_f6 : STD_LOGIC; 
  signal M1_4_bdd0_0 : STD_LOGIC; 
  signal N406 : STD_LOGIC; 
  signal N408 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_3_f7 : STD_LOGIC; 
  signal M1_14_bdd1_0 : STD_LOGIC; 
  signal N412 : STD_LOGIC; 
  signal M2_12_Q : STD_LOGIC; 
  signal M2_13_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f61 : STD_LOGIC; 
  signal M2_10_0 : STD_LOGIC; 
  signal M2_11_Q : STD_LOGIC; 
  signal M2_8_Q : STD_LOGIC; 
  signal M2_9_0 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_4_f7 : STD_LOGIC; 
  signal M2_22_Q : STD_LOGIC; 
  signal M2_23_Q : STD_LOGIC; 
  signal M2_20_0 : STD_LOGIC; 
  signal M2_21_0 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f5 : STD_LOGIC; 
  signal M2_18_bdd0_0 : STD_LOGIC; 
  signal N250 : STD_LOGIC; 
  signal N410 : STD_LOGIC; 
  signal U3_M2_mux0000 : STD_LOGIC; 
  signal M2_6_0 : STD_LOGIC; 
  signal M2_7_0 : STD_LOGIC; 
  signal M2_4_Q : STD_LOGIC; 
  signal M2_5_0 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_f5 : STD_LOGIC; 
  signal M2_2_Q : STD_LOGIC; 
  signal M2_3_Q : STD_LOGIC; 
  signal M2_0_0 : STD_LOGIC; 
  signal M2_1_0 : STD_LOGIC; 
  signal M1_30_0 : STD_LOGIC; 
  signal M1_31_0 : STD_LOGIC; 
  signal M1_28_0 : STD_LOGIC; 
  signal M1_29_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_4_f6 : STD_LOGIC; 
  signal M1_26_Q : STD_LOGIC; 
  signal M1_27_Q : STD_LOGIC; 
  signal M1_24_Q : STD_LOGIC; 
  signal M1_25_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_3_f7 : STD_LOGIC; 
  signal N378 : STD_LOGIC; 
  signal N438_0 : STD_LOGIC; 
  signal N236 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f61 : STD_LOGIC; 
  signal M1_10_Q : STD_LOGIC; 
  signal M1_11_Q : STD_LOGIC; 
  signal M1_8_Q : STD_LOGIC; 
  signal M1_9_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_4_f7 : STD_LOGIC; 
  signal M1_22_Q : STD_LOGIC; 
  signal M1_23_Q : STD_LOGIC; 
  signal M1_20_Q : STD_LOGIC; 
  signal M1_21_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f5 : STD_LOGIC; 
  signal M1_18_Q : STD_LOGIC; 
  signal M1_19_Q : STD_LOGIC; 
  signal N320 : STD_LOGIC; 
  signal U3_M1_mux0000 : STD_LOGIC; 
  signal M2a_4_761 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N322 : STD_LOGIC; 
  signal M1_4_0 : STD_LOGIC; 
  signal M1_5_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_f5 : STD_LOGIC; 
  signal M1_2_Q : STD_LOGIC; 
  signal M1_3_Q : STD_LOGIC; 
  signal M1_1_Q : STD_LOGIC; 
  signal M1a_29_58_0 : STD_LOGIC; 
  signal M1a_30_37_0 : STD_LOGIC; 
  signal M1a_28_0 : STD_LOGIC; 
  signal M1a_29_0 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_4_f6 : STD_LOGIC; 
  signal M1a_26_Q : STD_LOGIC; 
  signal M1a_27_Q : STD_LOGIC; 
  signal M1a_24_Q : STD_LOGIC; 
  signal M1a_25_Q : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_3_f7 : STD_LOGIC; 
  signal M1a_14_bdd0_0 : STD_LOGIC; 
  signal N316 : STD_LOGIC; 
  signal N246 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f61 : STD_LOGIC; 
  signal M1a_10_Q : STD_LOGIC; 
  signal M1a_11_Q : STD_LOGIC; 
  signal M1a_8_Q : STD_LOGIC; 
  signal M1a_9_Q : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_4_f7 : STD_LOGIC; 
  signal M1a_22_Q : STD_LOGIC; 
  signal M1a_23_Q : STD_LOGIC; 
  signal M1a_20_Q : STD_LOGIC; 
  signal M1a_21_0 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f5 : STD_LOGIC; 
  signal M1a_18_Q : STD_LOGIC; 
  signal M1a_19_Q : STD_LOGIC; 
  signal N314 : STD_LOGIC; 
  signal U3_M1a_mux0000 : STD_LOGIC; 
  signal N318 : STD_LOGIC; 
  signal N376 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_f5 : STD_LOGIC; 
  signal M1a_2_Q : STD_LOGIC; 
  signal M1a_3_Q : STD_LOGIC; 
  signal M1a_1_Q : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_3_f5 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_4_f5 : STD_LOGIC; 
  signal U3_tank110sM_mux0000 : STD_LOGIC; 
  signal U3_Mmux_tank21sM_mux0000_3_f5 : STD_LOGIC; 
  signal U3_Mmux_tank21sM_mux0000_4_f5 : STD_LOGIC; 
  signal U3_tank21sM_mux0000 : STD_LOGIC; 
  signal U3_Mmux_tank210sM_mux0000_3_f5 : STD_LOGIC; 
  signal U3_Mmux_tank210sM_mux0000_4_f5 : STD_LOGIC; 
  signal U3_tank210sM_mux0000 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_3_f5 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_4_f5 : STD_LOGIC; 
  signal U3_tank11sM_mux0000 : STD_LOGIC; 
  signal M2a_3_f6_F5_I1 : STD_LOGIC; 
  signal M2a_3_f5 : STD_LOGIC; 
  signal rom1_addr_1_Q : STD_LOGIC; 
  signal M2_3_bdd7_0 : STD_LOGIC; 
  signal M2_4_bdd10_0 : STD_LOGIC; 
  signal rom1_addr_2_Q : STD_LOGIC; 
  signal M2_0_bdd6_0 : STD_LOGIC; 
  signal ja1_IBUF_9776 : STD_LOGIC; 
  signal ld_0_OBUF_9793 : STD_LOGIC; 
  signal ld_1_OBUF_9794 : STD_LOGIC; 
  signal ld_2_OBUF_9795 : STD_LOGIC; 
  signal ld_5_OBUF_0 : STD_LOGIC; 
  signal ld_6_OBUF_9799 : STD_LOGIC; 
  signal sw_0_IBUF_9800 : STD_LOGIC; 
  signal sw_1_IBUF_9801 : STD_LOGIC; 
  signal sw_2_IBUF_9802 : STD_LOGIC; 
  signal sw_3_IBUF_9803 : STD_LOGIC; 
  signal sw_4_IBUF_9804 : STD_LOGIC; 
  signal sw_5_IBUF_9805 : STD_LOGIC; 
  signal sw_6_IBUF_9806 : STD_LOGIC; 
  signal sw_7_IBUF_9807 : STD_LOGIC; 
  signal btn_0_IBUF_9810 : STD_LOGIC; 
  signal btn_1_IBUF_9811 : STD_LOGIC; 
  signal btn_2_IBUF_9812 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta : STD_LOGIC; 
  signal sig_tank1_angle_calc_5_0 : STD_LOGIC; 
  signal sig_tank2_angle_calc_5_0 : STD_LOGIC; 
  signal U3_spriteonB5_0 : STD_LOGIC; 
  signal U3_spriteonB1 : STD_LOGIC; 
  signal U3_N87_0 : STD_LOGIC; 
  signal N372_0 : STD_LOGIC; 
  signal U3_N50_0 : STD_LOGIC; 
  signal selector_red_1_11 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N444_0 : STD_LOGIC; 
  signal U3_spriteonB2_and00005_0 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000212_0 : STD_LOGIC; 
  signal N326 : STD_LOGIC; 
  signal N354_0 : STD_LOGIC; 
  signal M1_26_bdd0 : STD_LOGIC; 
  signal N424_0 : STD_LOGIC; 
  signal M1_27_bdd0_0 : STD_LOGIC; 
  signal vidon : STD_LOGIC; 
  signal selector_blue_1_17_0 : STD_LOGIC; 
  signal U3_N29_0 : STD_LOGIC; 
  signal selector_blue_1_46_0 : STD_LOGIC; 
  signal title_spriteon : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000 : STD_LOGIC; 
  signal M1_22_bdd9_0 : STD_LOGIC; 
  signal M1_21_bdd5 : STD_LOGIC; 
  signal N350 : STD_LOGIC; 
  signal U3_RMht1_not0001 : STD_LOGIC; 
  signal sig_gameDown : STD_LOGIC; 
  signal N214_0 : STD_LOGIC; 
  signal U3_Result_5_136_0 : STD_LOGIC; 
  signal U3_RMht2_not0001_0 : STD_LOGIC; 
  signal N212_0 : STD_LOGIC; 
  signal U3_Result_5_236_0 : STD_LOGIC; 
  signal M1_22_bdd12 : STD_LOGIC; 
  signal M1_31_25 : STD_LOGIC; 
  signal M1a_24_bdd1_0 : STD_LOGIC; 
  signal M1a_22_bdd0_0 : STD_LOGIC; 
  signal N272 : STD_LOGIC; 
  signal M1_25_54 : STD_LOGIC; 
  signal M2_0_bdd13_0 : STD_LOGIC; 
  signal M2_10_23 : STD_LOGIC; 
  signal M1_27_45 : STD_LOGIC; 
  signal M1_23_bdd6_0 : STD_LOGIC; 
  signal M1_28_33 : STD_LOGIC; 
  signal N452_0 : STD_LOGIC; 
  signal M1_24_bdd0_0 : STD_LOGIC; 
  signal M1_25_2 : STD_LOGIC; 
  signal M1_25_bdd1_0 : STD_LOGIC; 
  signal M1_29_26 : STD_LOGIC; 
  signal M1_26_58_0 : STD_LOGIC; 
  signal M1_26_25_0 : STD_LOGIC; 
  signal M1_27_119 : STD_LOGIC; 
  signal M1_29_69_0 : STD_LOGIC; 
  signal M1_29_77_0 : STD_LOGIC; 
  signal U3_RMcnt_and0000 : STD_LOGIC; 
  signal U3_RMcnt_and0001_0 : STD_LOGIC; 
  signal M1_10_2_0 : STD_LOGIC; 
  signal N168_0 : STD_LOGIC; 
  signal selector_blue_0_53_0 : STD_LOGIC; 
  signal M2_5_103 : STD_LOGIC; 
  signal M2_5_160 : STD_LOGIC; 
  signal M1a_12_bdd0 : STD_LOGIC; 
  signal M2a_4_76 : STD_LOGIC; 
  signal M2a_8_29 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal N338 : STD_LOGIC; 
  signal M2a_9_33 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal N57_0 : STD_LOGIC; 
  signal U3_spriteonB1_and00004_0 : STD_LOGIC; 
  signal N420 : STD_LOGIC; 
  signal U2_vidon_and000026 : STD_LOGIC; 
  signal U2_vidon_and000018 : STD_LOGIC; 
  signal U2_vidon_and000065 : STD_LOGIC; 
  signal M1a_21_25 : STD_LOGIC; 
  signal M1_22_bdd0_0 : STD_LOGIC; 
  signal M1_23_bdd0_0 : STD_LOGIC; 
  signal M1a_23_4_0 : STD_LOGIC; 
  signal M1a_23_15_0 : STD_LOGIC; 
  signal M1a_24_38 : STD_LOGIC; 
  signal M2a_10_28 : STD_LOGIC; 
  signal M1_28_129 : STD_LOGIC; 
  signal N330 : STD_LOGIC; 
  signal M2a_5_125_0 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_9927 : STD_LOGIC; 
  signal U3_spriteonB4_0 : STD_LOGIC; 
  signal U3_spriteonB3_0 : STD_LOGIC; 
  signal N298 : STD_LOGIC; 
  signal N256 : STD_LOGIC; 
  signal N392_0 : STD_LOGIC; 
  signal M1_30_51 : STD_LOGIC; 
  signal M1_22_27_0 : STD_LOGIC; 
  signal N332_0 : STD_LOGIC; 
  signal M1_23_bdd1 : STD_LOGIC; 
  signal M1_23_22_0 : STD_LOGIC; 
  signal M1_23_30_0 : STD_LOGIC; 
  signal M2_2_70 : STD_LOGIC; 
  signal M2_2_111_0 : STD_LOGIC; 
  signal N222_0 : STD_LOGIC; 
  signal M2_3_94_0 : STD_LOGIC; 
  signal M2_3_24_0 : STD_LOGIC; 
  signal M2_3_5_0 : STD_LOGIC; 
  signal M2_4_122 : STD_LOGIC; 
  signal M2_4_133_0 : STD_LOGIC; 
  signal M2_4_bdd0 : STD_LOGIC; 
  signal M2_4_46_0 : STD_LOGIC; 
  signal M2_4_36_0 : STD_LOGIC; 
  signal M1_0_bdd2 : STD_LOGIC; 
  signal M2_8_53 : STD_LOGIC; 
  signal N466_0 : STD_LOGIC; 
  signal U3_RMcnt2_and0000 : STD_LOGIC; 
  signal U3_RMcnt2_and0001_0 : STD_LOGIC; 
  signal N170_0 : STD_LOGIC; 
  signal U3_tank1Angle10s_and0000128 : STD_LOGIC; 
  signal M2_5_bdd2 : STD_LOGIC; 
  signal U3_spriteonB4_and000019 : STD_LOGIC; 
  signal M2_5_45 : STD_LOGIC; 
  signal title_spriteon_and000087 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal M2a_7_53 : STD_LOGIC; 
  signal M2_0_bdd20 : STD_LOGIC; 
  signal M2_0_27 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_le00002 : STD_LOGIC; 
  signal M2_1_63 : STD_LOGIC; 
  signal M2_2_bdd5_0 : STD_LOGIC; 
  signal M2_0_bdd18_0 : STD_LOGIC; 
  signal M2_0_bdd9_0 : STD_LOGIC; 
  signal U3_blue_and0002 : STD_LOGIC; 
  signal U3_tank2HP_0_Q : STD_LOGIC; 
  signal U3_green_2_17 : STD_LOGIC; 
  signal U3_N25 : STD_LOGIC; 
  signal M2_9_31 : STD_LOGIC; 
  signal M2_9_69 : STD_LOGIC; 
  signal U3_spriteonM1_0 : STD_LOGIC; 
  signal U3_N33_0 : STD_LOGIC; 
  signal U3_destroy2_mux001719 : STD_LOGIC; 
  signal M2_10_bdd14_0 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal U3_RMht1_not0001_bdd1 : STD_LOGIC; 
  signal U3_RMht1_not0001127_0 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_9990 : STD_LOGIC; 
  signal N450_0 : STD_LOGIC; 
  signal U3_C1_not00015_0 : STD_LOGIC; 
  signal U3_C1_not000110_0 : STD_LOGIC; 
  signal U3_C1_not00014_O : STD_LOGIC; 
  signal U3_C1_not000127_0 : STD_LOGIC; 
  signal sig_tank2 : STD_LOGIC; 
  signal U3_C1_not0001105_0 : STD_LOGIC; 
  signal U3_C1_not000183_O : STD_LOGIC; 
  signal U3_C1_not000147_0 : STD_LOGIC; 
  signal N184_0 : STD_LOGIC; 
  signal U3_RMcnt_and000112_O : STD_LOGIC; 
  signal N178_0 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq0000 : STD_LOGIC; 
  signal nes_N11_0 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000010_0 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000021_0 : STD_LOGIC; 
  signal nes_counter_reg_not0001_0 : STD_LOGIC; 
  signal U3_N37_0 : STD_LOGIC; 
  signal N190_0 : STD_LOGIC; 
  signal U3_RMht2_not000124_O : STD_LOGIC; 
  signal U3_rise2_and0000_SW0_O : STD_LOGIC; 
  signal U3_RM2_and0000_0 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000125_10014 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000112_10015 : STD_LOGIC; 
  signal U3_rise_and0000_SW0_O : STD_LOGIC; 
  signal U3_RM1_and0000_0 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0000115_O : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000032_10020 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000065_0 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0000113_0 : STD_LOGIC; 
  signal sig_gameRight : STD_LOGIC; 
  signal U3_C2_not000150_O : STD_LOGIC; 
  signal U3_C2_not000164_0 : STD_LOGIC; 
  signal U3_C2_not000123_O : STD_LOGIC; 
  signal U3_C2_not000113_0 : STD_LOGIC; 
  signal U3_C2_not00016_0 : STD_LOGIC; 
  signal U3_destroy1_mux001527_0 : STD_LOGIC; 
  signal U3_destroy1_mux001562_O : STD_LOGIC; 
  signal U3_destroy1_mux001541_0 : STD_LOGIC; 
  signal N300_0 : STD_LOGIC; 
  signal U3_destroy1_10033 : STD_LOGIC; 
  signal U2_N3 : STD_LOGIC; 
  signal U2_hcs_cmp_eq00005_0 : STD_LOGIC; 
  signal U2_vsenable_10036 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_10037 : STD_LOGIC; 
  signal N182_0 : STD_LOGIC; 
  signal U2_N2 : STD_LOGIC; 
  signal U3_RMht2_not000137_SW0_SW0_O : STD_LOGIC; 
  signal U3_C2_not00011_O : STD_LOGIC; 
  signal U3_RMht1_not00011165_SW0_O : STD_LOGIC; 
  signal U3_Result_3_1_SW0_O : STD_LOGIC; 
  signal N180_0 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0001115_O : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000132_10046 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000165_0 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0001113_0 : STD_LOGIC; 
  signal U3_RMcnt2_and000112_O : STD_LOGIC; 
  signal U3_N14_0 : STD_LOGIC; 
  signal U2_hcs_cmp_eq000010_10051 : STD_LOGIC; 
  signal U3_N13_0 : STD_LOGIC; 
  signal nes_N0 : STD_LOGIC; 
  signal N18_0 : STD_LOGIC; 
  signal who_delay1_10056 : STD_LOGIC; 
  signal sig_gameA_0 : STD_LOGIC; 
  signal who_delay2_10061 : STD_LOGIC; 
  signal x7_an_1_mux000110_0 : STD_LOGIC; 
  signal N382_0 : STD_LOGIC; 
  signal U3_RMcnt_Maddsub_addsub0000_lut_1_0 : STD_LOGIC; 
  signal U3_tank1HP_2_Q : STD_LOGIC; 
  signal U3_blue_and0000 : STD_LOGIC; 
  signal U3_B_and0000 : STD_LOGIC; 
  signal N4_0 : STD_LOGIC; 
  signal U3_spriteonM2 : STD_LOGIC; 
  signal U3_destroy2_mux001727_0 : STD_LOGIC; 
  signal U2_vidon_and000039_0 : STD_LOGIC; 
  signal U2_vidon_and0000117_0 : STD_LOGIC; 
  signal N7_0 : STD_LOGIC; 
  signal N6_0 : STD_LOGIC; 
  signal N296_0 : STD_LOGIC; 
  signal sig_tank1 : STD_LOGIC; 
  signal N384_0 : STD_LOGIC; 
  signal U3_RMcnt2_Maddsub_addsub0000_lut_1_0 : STD_LOGIC; 
  signal who_present_state_FSM_N0 : STD_LOGIC; 
  signal U3_CM1_and0000_0 : STD_LOGIC; 
  signal U3_CM2_and0000_0 : STD_LOGIC; 
  signal U3_spriteonB2_0 : STD_LOGIC; 
  signal N434 : STD_LOGIC; 
  signal N370_0 : STD_LOGIC; 
  signal U3_blue_and0003 : STD_LOGIC; 
  signal N448 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000020_0 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000117_0 : STD_LOGIC; 
  signal N268_0 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd2_10148 : STD_LOGIC; 
  signal U3_RMht1_not000110_0 : STD_LOGIC; 
  signal U3_blue_and0001138_0 : STD_LOGIC; 
  signal U3_blue_and0001156_10171 : STD_LOGIC; 
  signal U3_N90_0 : STD_LOGIC; 
  signal U3_B_mux001612_10175 : STD_LOGIC; 
  signal U3_B_mux001617_0 : STD_LOGIC; 
  signal U3_B_mux001618_0 : STD_LOGIC; 
  signal U3_tank1Angle1s_0 : STD_LOGIC; 
  signal U3_tank1Angle10s_0 : STD_LOGIC; 
  signal U3_B_mux001662_10180 : STD_LOGIC; 
  signal U3_tank2Angle10s_0 : STD_LOGIC; 
  signal U3_tank2Angle1s_0 : STD_LOGIC; 
  signal U3_B_mux001685_0 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N149 : STD_LOGIC; 
  signal U3_green_1_138_10186 : STD_LOGIC; 
  signal U3_N1_0 : STD_LOGIC; 
  signal U3_tank2HP_2_Q : STD_LOGIC; 
  signal U3_N281 : STD_LOGIC; 
  signal N352_0 : STD_LOGIC; 
  signal N304 : STD_LOGIC; 
  signal U3_spriteonGrnd : STD_LOGIC; 
  signal U3_destroy1_mux00154_0 : STD_LOGIC; 
  signal title_spriteon_and0000169_10194 : STD_LOGIC; 
  signal N26_0 : STD_LOGIC; 
  signal U3_spriteonB5_and000012_10196 : STD_LOGIC; 
  signal N366_0 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000_0 : STD_LOGIC; 
  signal U3_N89_0 : STD_LOGIC; 
  signal U3_spriteonB5_and000039_10200 : STD_LOGIC; 
  signal U3_Mhorz_10201 : STD_LOGIC; 
  signal U3_B_mux0016128_10202 : STD_LOGIC; 
  signal U3_blue_and0001_0 : STD_LOGIC; 
  signal U3_B_mux0016124_0 : STD_LOGIC; 
  signal N210_0 : STD_LOGIC; 
  signal who_delay3_10206 : STD_LOGIC; 
  signal U3_N0 : STD_LOGIC; 
  signal U3_B_10208 : STD_LOGIC; 
  signal N153_0 : STD_LOGIC; 
  signal U3_green_2_112_0 : STD_LOGIC; 
  signal U3_tank1HP_0_Q : STD_LOGIC; 
  signal U3_N15_0 : STD_LOGIC; 
  signal U2_vidon_and00000_10213 : STD_LOGIC; 
  signal U3_N80 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000112_0 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000041_0 : STD_LOGIC; 
  signal U3_spriteonB1_and0000113_0 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000017_0 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000063_10219 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000103_0 : STD_LOGIC; 
  signal N290_0 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal U3_N82_0 : STD_LOGIC; 
  signal N151_0 : STD_LOGIC; 
  signal x7_an_2_mux000117_0 : STD_LOGIC; 
  signal title_spriteon_and0000119_10226 : STD_LOGIC; 
  signal title_spriteon_and0000124_0 : STD_LOGIC; 
  signal selector_green_0_98_0 : STD_LOGIC; 
  signal title_green_cmp_lt0000_0 : STD_LOGIC; 
  signal title_spriteon_and0000205_0 : STD_LOGIC; 
  signal N252_0 : STD_LOGIC; 
  signal title_spriteon_and000019_0 : STD_LOGIC; 
  signal selector_green_0_103_0 : STD_LOGIC; 
  signal title_spriteon_and0000178_10234 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000128_0 : STD_LOGIC; 
  signal U3_N191_0 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le00002 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal nes_nes_clk31_0 : STD_LOGIC; 
  signal N440 : STD_LOGIC; 
  signal N294_0 : STD_LOGIC; 
  signal N61_0 : STD_LOGIC; 
  signal U2_vidon_and00006_0 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000121_0 : STD_LOGIC; 
  signal U3_destroy2_10247 : STD_LOGIC; 
  signal U3_blue_and0004_0 : STD_LOGIC; 
  signal M2_0_bdd2 : STD_LOGIC; 
  signal N147 : STD_LOGIC; 
  signal N436 : STD_LOGIC; 
  signal U3_tank1Angle1s_and000010_0 : STD_LOGIC; 
  signal U3_tank1Angle1s_and000018_10253 : STD_LOGIC; 
  signal U3_green_1_116_0 : STD_LOGIC; 
  signal nes_a_reg_10255 : STD_LOGIC; 
  signal nes_b_reg_10256 : STD_LOGIC; 
  signal M1_22_bdd7_0 : STD_LOGIC; 
  signal M1_22_bdd4 : STD_LOGIC; 
  signal N324 : STD_LOGIC; 
  signal title_spriteon_and000038_0 : STD_LOGIC; 
  signal nes_sel_reg_10261 : STD_LOGIC; 
  signal U3_spriteonB1_and0000115_10262 : STD_LOGIC; 
  signal U3_spriteonB1_and000017_0 : STD_LOGIC; 
  signal M1_3_bdd3_0 : STD_LOGIC; 
  signal N362_0 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal N286_0 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal title_green_cmp_lt0000225_0 : STD_LOGIC; 
  signal N67_0 : STD_LOGIC; 
  signal N364 : STD_LOGIC; 
  signal U2_vidon_and0000105_0 : STD_LOGIC; 
  signal U2_vidon_and000080_10274 : STD_LOGIC; 
  signal U3_tank1Angle10s_and00000_0 : STD_LOGIC; 
  signal U3_tank1Angle10s_and000017_10276 : STD_LOGIC; 
  signal nes_right_reg_10277 : STD_LOGIC; 
  signal U3_destroy2_mux001766_10278 : STD_LOGIC; 
  signal sig_tank1_angle_calc_4_Q : STD_LOGIC; 
  signal U3_B_mux00167_10280 : STD_LOGIC; 
  signal M1_21_bdd8 : STD_LOGIC; 
  signal M1_27_13_0 : STD_LOGIC; 
  signal M1a_26_33_0 : STD_LOGIC; 
  signal title_spriteon_and000035_0 : STD_LOGIC; 
  signal U3_spriteonGrnd_and00005 : STD_LOGIC; 
  signal title_spriteon_and000052_10288 : STD_LOGIC; 
  signal title_spriteon_and000059_0 : STD_LOGIC; 
  signal M1a_26_55_10290 : STD_LOGIC; 
  signal M1a_27_52_0 : STD_LOGIC; 
  signal M1_28_bdd1_0 : STD_LOGIC; 
  signal M1a_29_32_10293 : STD_LOGIC; 
  signal M1_29_bdd5_0 : STD_LOGIC; 
  signal M2a_11_25_10295 : STD_LOGIC; 
  signal M2a_11_37_0 : STD_LOGIC; 
  signal N12_0 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal M2a_5_101_10299 : STD_LOGIC; 
  signal M2a_4_194_0 : STD_LOGIC; 
  signal N29_0 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal M2a_6_51_0 : STD_LOGIC; 
  signal N414_0 : STD_LOGIC; 
  signal N458 : STD_LOGIC; 
  signal M2_6_bdd1_0 : STD_LOGIC; 
  signal M2a_6_bdd1_0 : STD_LOGIC; 
  signal N396_0 : STD_LOGIC; 
  signal nes_start_reg_10311 : STD_LOGIC; 
  signal sig_gameB : STD_LOGIC; 
  signal selector_red_0_77_0 : STD_LOGIC; 
  signal selector_red_0_34_10314 : STD_LOGIC; 
  signal selector_red_2_63_0 : STD_LOGIC; 
  signal selector_red_2_20_10316 : STD_LOGIC; 
  signal selector_green_2_93_0 : STD_LOGIC; 
  signal selector_red_1_47_10318 : STD_LOGIC; 
  signal selector_green_1_64_0 : STD_LOGIC; 
  signal nes_left_reg_10320 : STD_LOGIC; 
  signal nes_down_reg_10321 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal M1a_23_0_0 : STD_LOGIC; 
  signal M1_27_bdd4 : STD_LOGIC; 
  signal M1_31_62_0 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal M2_10_bdd0_0 : STD_LOGIC; 
  signal M2_10_bdd5_0 : STD_LOGIC; 
  signal M2_11_bdd0_0 : STD_LOGIC; 
  signal M2_10_8 : STD_LOGIC; 
  signal M1_28_12_0 : STD_LOGIC; 
  signal M2_12_44_0 : STD_LOGIC; 
  signal M2_20_12_10333 : STD_LOGIC; 
  signal M1_10_bdd7_0 : STD_LOGIC; 
  signal M2_12_bdd5_0 : STD_LOGIC; 
  signal M2_21_bdd0 : STD_LOGIC; 
  signal M1_28_71_10337 : STD_LOGIC; 
  signal M2_1_bdd1_0 : STD_LOGIC; 
  signal M2_1_101_10339 : STD_LOGIC; 
  signal N10_0 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal nes_up_reg_10342 : STD_LOGIC; 
  signal selector_green_2_21_0 : STD_LOGIC; 
  signal selector_green_1_21_10344 : STD_LOGIC; 
  signal selector_green_0_58_10345 : STD_LOGIC; 
  signal selector_green_2_38_10346 : STD_LOGIC; 
  signal M2_0_bdd4_0 : STD_LOGIC; 
  signal M2a_2_46_0 : STD_LOGIC; 
  signal M2_7_43_0 : STD_LOGIC; 
  signal M2_3_19_10350 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal M2a_2_18_10352 : STD_LOGIC; 
  signal M2a_4_20_10353 : STD_LOGIC; 
  signal M2a_4_114_0 : STD_LOGIC; 
  signal M2_4_bdd2 : STD_LOGIC; 
  signal M2a_4_9_0 : STD_LOGIC; 
  signal M2a_4_36_0 : STD_LOGIC; 
  signal M2a_4_58_10358 : STD_LOGIC; 
  signal M2a_6_32 : STD_LOGIC; 
  signal N302 : STD_LOGIC; 
  signal N356 : STD_LOGIC; 
  signal M2_6_108_0 : STD_LOGIC; 
  signal M1_30_104_0 : STD_LOGIC; 
  signal M2_6_171_0 : STD_LOGIC; 
  signal M2_6_17_10365 : STD_LOGIC; 
  signal M2_7_bdd0 : STD_LOGIC; 
  signal M2_7_75_0 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal N340 : STD_LOGIC; 
  signal N208 : STD_LOGIC; 
  signal sig_tank1_angle_calc_2_Q : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le000018_10373 : STD_LOGIC; 
  signal U3_spriteonB4_and000050_10374 : STD_LOGIC; 
  signal N400 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT_10405 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F_10404 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF_10396 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV_10394 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG_10393 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G_10391 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG_10383 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_10436 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_10427 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST_10426 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND_10425 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY_10424 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2_10423 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2_10422 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G_10421 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_10413 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_10467 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_10458 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST_10457 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND_10456 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY_10455 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2_10454 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2_10453 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G_10452 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_10445 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_10498 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_10491 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST_10490 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND_10489 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY_10488 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2_10487 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2_10486 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G_10485 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_10477 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CY0F_10529 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYSELF_10521 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYMUXFAST_10520 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYAND_10519 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_FASTCARRY_10518 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYMUXG2_10517 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYMUXF2_10516 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CY0G_10515 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYSELG_10509 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT_10559 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F_10558 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF_10550 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV_10548 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG_10547 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G_10545 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG_10537 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_10590 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_10581 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST_10580 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND_10579 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY_10578 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2_10577 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2_10576 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G_10575 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_10567 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_10621 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_10613 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST_10612 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND_10611 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY_10610 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2_10609 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2_10608 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G_10607 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_10601 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_10654 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_10646 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST_10645 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND_10644 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY_10643 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2_10642 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2_10641 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G_10640 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_10632 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CY0F_10687 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYSELF_10679 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYMUXFAST_10678 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYAND_10677 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_FASTCARRY_10676 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYMUXG2_10675 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYMUXF2_10674 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CY0G_10673 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYSELG_10665 : STD_LOGIC; 
  signal U3_C1_0_DXMUX_10733 : STD_LOGIC; 
  signal U3_C1_0_XORF_10731 : STD_LOGIC; 
  signal U3_C1_0_CYINIT_10730 : STD_LOGIC; 
  signal U3_C1_0_CY0F_10729 : STD_LOGIC; 
  signal U3_C1_0_CYSELF_10722 : STD_LOGIC; 
  signal U3_C1_0_DYMUX_10715 : STD_LOGIC; 
  signal U3_C1_0_XORG_10713 : STD_LOGIC; 
  signal U3_C1_0_CYMUXG_10712 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_0_Q : STD_LOGIC; 
  signal U3_C1_0_CY0G_10710 : STD_LOGIC; 
  signal U3_C1_0_CYSELG_10703 : STD_LOGIC; 
  signal U3_C1_0_CLKINV_10701 : STD_LOGIC; 
  signal U3_C1_0_CEINV_10700 : STD_LOGIC; 
  signal U3_C1_2_DXMUX_10786 : STD_LOGIC; 
  signal U3_C1_2_XORF_10784 : STD_LOGIC; 
  signal U3_C1_2_CYINIT_10783 : STD_LOGIC; 
  signal U3_C1_2_CY0F_10782 : STD_LOGIC; 
  signal U3_C1_2_DYMUX_10770 : STD_LOGIC; 
  signal U3_C1_2_XORG_10768 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_2_Q : STD_LOGIC; 
  signal U3_C1_2_CYSELF_10766 : STD_LOGIC; 
  signal U3_C1_2_CYMUXFAST_10765 : STD_LOGIC; 
  signal U3_C1_2_CYAND_10764 : STD_LOGIC; 
  signal U3_C1_2_FASTCARRY_10763 : STD_LOGIC; 
  signal U3_C1_2_CYMUXG2_10762 : STD_LOGIC; 
  signal U3_C1_2_CYMUXF2_10761 : STD_LOGIC; 
  signal U3_C1_2_CY0G_10760 : STD_LOGIC; 
  signal U3_C1_2_CYSELG_10753 : STD_LOGIC; 
  signal U3_C1_2_CLKINV_10751 : STD_LOGIC; 
  signal U3_C1_2_CEINV_10750 : STD_LOGIC; 
  signal U3_C1_4_DXMUX_10839 : STD_LOGIC; 
  signal U3_C1_4_XORF_10837 : STD_LOGIC; 
  signal U3_C1_4_CYINIT_10836 : STD_LOGIC; 
  signal U3_C1_4_CY0F_10835 : STD_LOGIC; 
  signal U3_C1_4_DYMUX_10823 : STD_LOGIC; 
  signal U3_C1_4_XORG_10821 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_4_Q : STD_LOGIC; 
  signal U3_C1_4_CYSELF_10819 : STD_LOGIC; 
  signal U3_C1_4_CYMUXFAST_10818 : STD_LOGIC; 
  signal U3_C1_4_CYAND_10817 : STD_LOGIC; 
  signal U3_C1_4_FASTCARRY_10816 : STD_LOGIC; 
  signal U3_C1_4_CYMUXG2_10815 : STD_LOGIC; 
  signal U3_C1_4_CYMUXF2_10814 : STD_LOGIC; 
  signal U3_C1_4_CY0G_10813 : STD_LOGIC; 
  signal U3_C1_4_CYSELG_10806 : STD_LOGIC; 
  signal U3_C1_4_CLKINV_10804 : STD_LOGIC; 
  signal U3_C1_4_CEINV_10803 : STD_LOGIC; 
  signal U3_C1_6_DXMUX_10892 : STD_LOGIC; 
  signal U3_C1_6_XORF_10890 : STD_LOGIC; 
  signal U3_C1_6_CYINIT_10889 : STD_LOGIC; 
  signal U3_C1_6_CY0F_10888 : STD_LOGIC; 
  signal U3_C1_6_DYMUX_10876 : STD_LOGIC; 
  signal U3_C1_6_XORG_10874 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_6_Q : STD_LOGIC; 
  signal U3_C1_6_CYSELF_10872 : STD_LOGIC; 
  signal U3_C1_6_CYMUXFAST_10871 : STD_LOGIC; 
  signal U3_C1_6_CYAND_10870 : STD_LOGIC; 
  signal U3_C1_6_FASTCARRY_10869 : STD_LOGIC; 
  signal U3_C1_6_CYMUXG2_10868 : STD_LOGIC; 
  signal U3_C1_6_CYMUXF2_10867 : STD_LOGIC; 
  signal U3_C1_6_CY0G_10866 : STD_LOGIC; 
  signal U3_C1_6_CYSELG_10859 : STD_LOGIC; 
  signal U3_C1_6_CLKINV_10857 : STD_LOGIC; 
  signal U3_C1_6_CEINV_10856 : STD_LOGIC; 
  signal U3_C1_8_DXMUX_10937 : STD_LOGIC; 
  signal U3_C1_8_XORF_10935 : STD_LOGIC; 
  signal U3_C1_8_CYINIT_10934 : STD_LOGIC; 
  signal U3_C1_8_CY0F_10933 : STD_LOGIC; 
  signal U3_C1_8_CYSELF_10926 : STD_LOGIC; 
  signal U3_C1_8_DYMUX_10920 : STD_LOGIC; 
  signal U3_C1_8_XORG_10918 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_8_Q : STD_LOGIC; 
  signal U3_C1_8_CLKINV_10909 : STD_LOGIC; 
  signal U3_C1_8_CEINV_10908 : STD_LOGIC; 
  signal U3_C2_0_DXMUX_10987 : STD_LOGIC; 
  signal U3_C2_0_XORF_10985 : STD_LOGIC; 
  signal U3_C2_0_CYINIT_10984 : STD_LOGIC; 
  signal U3_C2_0_CY0F_10983 : STD_LOGIC; 
  signal U3_C2_0_CYSELF_10976 : STD_LOGIC; 
  signal U3_C2_0_DYMUX_10969 : STD_LOGIC; 
  signal U3_C2_0_XORG_10967 : STD_LOGIC; 
  signal U3_C2_0_CYMUXG_10966 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_0_Q : STD_LOGIC; 
  signal U3_C2_0_CY0G_10964 : STD_LOGIC; 
  signal U3_C2_0_CYSELG_10957 : STD_LOGIC; 
  signal U3_C2_0_CLKINV_10955 : STD_LOGIC; 
  signal U3_C2_0_CEINV_10954 : STD_LOGIC; 
  signal U3_C2_2_DXMUX_11040 : STD_LOGIC; 
  signal U3_C2_2_XORF_11038 : STD_LOGIC; 
  signal U3_C2_2_CYINIT_11037 : STD_LOGIC; 
  signal U3_C2_2_CY0F_11036 : STD_LOGIC; 
  signal U3_C2_2_DYMUX_11024 : STD_LOGIC; 
  signal U3_C2_2_XORG_11022 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_2_Q : STD_LOGIC; 
  signal U3_C2_2_CYSELF_11020 : STD_LOGIC; 
  signal U3_C2_2_CYMUXFAST_11019 : STD_LOGIC; 
  signal U3_C2_2_CYAND_11018 : STD_LOGIC; 
  signal U3_C2_2_FASTCARRY_11017 : STD_LOGIC; 
  signal U3_C2_2_CYMUXG2_11016 : STD_LOGIC; 
  signal U3_C2_2_CYMUXF2_11015 : STD_LOGIC; 
  signal U3_C2_2_CY0G_11014 : STD_LOGIC; 
  signal U3_C2_2_CYSELG_11007 : STD_LOGIC; 
  signal U3_C2_2_CLKINV_11005 : STD_LOGIC; 
  signal U3_C2_2_CEINV_11004 : STD_LOGIC; 
  signal U3_C2_4_DXMUX_11094 : STD_LOGIC; 
  signal U3_C2_4_XORF_11092 : STD_LOGIC; 
  signal U3_C2_4_CYINIT_11091 : STD_LOGIC; 
  signal U3_C2_4_CY0F_11090 : STD_LOGIC; 
  signal U3_C2_4_DYMUX_11078 : STD_LOGIC; 
  signal U3_C2_4_GYMUX_11077 : STD_LOGIC; 
  signal U3_C2_4_XORG_11076 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_4_Q : STD_LOGIC; 
  signal U3_C2_4_CYSELF_11074 : STD_LOGIC; 
  signal U3_C2_4_CYMUXFAST_11073 : STD_LOGIC; 
  signal U3_C2_4_CYAND_11072 : STD_LOGIC; 
  signal U3_C2_4_FASTCARRY_11071 : STD_LOGIC; 
  signal U3_C2_4_CYMUXG2_11070 : STD_LOGIC; 
  signal U3_C2_4_CYMUXF2_11069 : STD_LOGIC; 
  signal U3_C2_4_CY0G_11068 : STD_LOGIC; 
  signal U3_C2_4_CYSELG_11061 : STD_LOGIC; 
  signal U3_C2_4_CLKINV_11059 : STD_LOGIC; 
  signal U3_C2_4_CEINV_11058 : STD_LOGIC; 
  signal U3_C2_6_DXMUX_11147 : STD_LOGIC; 
  signal U3_C2_6_XORF_11145 : STD_LOGIC; 
  signal U3_C2_6_CYINIT_11144 : STD_LOGIC; 
  signal U3_C2_6_CY0F_11143 : STD_LOGIC; 
  signal U3_C2_6_DYMUX_11131 : STD_LOGIC; 
  signal U3_C2_6_XORG_11129 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_6_Q : STD_LOGIC; 
  signal U3_C2_6_CYSELF_11127 : STD_LOGIC; 
  signal U3_C2_6_CYMUXFAST_11126 : STD_LOGIC; 
  signal U3_C2_6_CYAND_11125 : STD_LOGIC; 
  signal U3_C2_6_FASTCARRY_11124 : STD_LOGIC; 
  signal U3_C2_6_CYMUXG2_11123 : STD_LOGIC; 
  signal U3_C2_6_CYMUXF2_11122 : STD_LOGIC; 
  signal U3_C2_6_CY0G_11121 : STD_LOGIC; 
  signal U3_C2_6_CYSELG_11114 : STD_LOGIC; 
  signal U3_C2_6_CLKINV_11112 : STD_LOGIC; 
  signal U3_C2_6_CEINV_11111 : STD_LOGIC; 
  signal U3_C2_8_DXMUX_11192 : STD_LOGIC; 
  signal U3_C2_8_XORF_11190 : STD_LOGIC; 
  signal U3_C2_8_CYINIT_11189 : STD_LOGIC; 
  signal U3_C2_8_CY0F_11188 : STD_LOGIC; 
  signal U3_C2_8_CYSELF_11181 : STD_LOGIC; 
  signal U3_C2_8_DYMUX_11175 : STD_LOGIC; 
  signal U3_C2_8_XORG_11173 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_8_Q : STD_LOGIC; 
  signal U3_C2_8_CLKINV_11164 : STD_LOGIC; 
  signal U3_C2_8_CEINV_11163 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYINIT_11226 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0F_11225 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELF_11217 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_BXINV_11215 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXG_11214 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0G_11212 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELG_11204 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F_11257 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF_11248 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXFAST_11247 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYAND_11246 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_FASTCARRY_11245 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXG2_11244 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXF2_11243 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0G_11242 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG_11234 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F_11288 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF_11279 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXFAST_11278 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYAND_11277 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_FASTCARRY_11276 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXG2_11275 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXF2_11274 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0G_11273 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG_11265 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F_11319 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF_11310 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXFAST_11309 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYAND_11308 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_FASTCARRY_11307 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXG2_11306 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXF2_11305 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0G_11304 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG_11296 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CY0F_11350 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYSELF_11341 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYMUXFAST_11340 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYAND_11339 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_FASTCARRY_11338 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYMUXG2_11337 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYMUXF2_11336 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CY0G_11335 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYSELG_11327 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT_11380 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F_11379 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF_11371 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV_11369 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG_11368 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G_11366 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG_11358 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_11411 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_11402 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST_11401 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND_11400 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY_11399 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2_11398 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2_11397 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G_11396 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_11388 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_11442 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_11433 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST_11432 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND_11431 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY_11430 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2_11429 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2_11428 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G_11427 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_11420 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_11473 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_11466 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST_11465 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND_11464 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY_11463 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2_11462 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2_11461 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G_11460 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_11452 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CY0F_11504 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYSELF_11496 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYMUXFAST_11495 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYAND_11494 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_FASTCARRY_11493 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYMUXG2_11492 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYMUXF2_11491 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CY0G_11490 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYSELG_11484 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYINIT_11534 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0F_11533 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELF_11525 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_BXINV_11523 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXG_11522 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0G_11520 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELG_11512 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F_11565 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF_11556 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXFAST_11555 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYAND_11554 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_FASTCARRY_11553 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXG2_11552 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXF2_11551 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0G_11550 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG_11542 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F_11596 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF_11587 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXFAST_11586 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYAND_11585 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_FASTCARRY_11584 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXG2_11583 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXF2_11582 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0G_11581 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG_11573 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F_11627 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF_11618 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXFAST_11617 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYAND_11616 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_FASTCARRY_11615 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXG2_11614 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXF2_11613 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0G_11612 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG_11604 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CY0F_11658 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYSELF_11649 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYMUXFAST_11648 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYAND_11647 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_FASTCARRY_11646 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYMUXG2_11645 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYMUXF2_11644 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CY0G_11643 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYSELG_11635 : STD_LOGIC; 
  signal U3_rom_pix1_0_XORF_11693 : STD_LOGIC; 
  signal U3_rom_pix1_0_CYINIT_11692 : STD_LOGIC; 
  signal U3_rom_pix1_0_CY0F_11691 : STD_LOGIC; 
  signal U3_rom_pix1_0_CYSELF_11683 : STD_LOGIC; 
  signal U3_rom_pix1_0_BXINV_11681 : STD_LOGIC; 
  signal U3_rom_pix1_0_XORG_11679 : STD_LOGIC; 
  signal U3_rom_pix1_0_CYMUXG_11678 : STD_LOGIC; 
  signal U3_rom_pix1_0_CY0G_11676 : STD_LOGIC; 
  signal U3_rom_pix1_0_CYSELG_11668 : STD_LOGIC; 
  signal U3_rom_pix1_2_XORF_11732 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYINIT_11731 : STD_LOGIC; 
  signal U3_rom_pix1_2_CY0F_11730 : STD_LOGIC; 
  signal U3_rom_pix1_2_XORG_11720 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYSELF_11718 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYMUXFAST_11717 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYAND_11716 : STD_LOGIC; 
  signal U3_rom_pix1_2_FASTCARRY_11715 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYMUXG2_11714 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYMUXF2_11713 : STD_LOGIC; 
  signal U3_rom_pix1_2_CY0G_11712 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYSELG_11704 : STD_LOGIC; 
  signal U3_rom_pix1_4_XORF_11759 : STD_LOGIC; 
  signal U3_rom_pix1_4_CYINIT_11758 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_5_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_1_XORF_11795 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_LOGIC_ZERO_11794 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_CYINIT_11793 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_CYSELF_11784 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_F : STD_LOGIC; 
  signal U3_CM2_sub0000_1_BXINV_11782 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_XORG_11780 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_CYMUXG_11779 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_LOGIC_ONE_11777 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_CYSELG_11768 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_XORF_11833 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYINIT_11832 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_XORG_11821 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYSELF_11819 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYMUXFAST_11818 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYAND_11817 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_FASTCARRY_11816 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYMUXG2_11815 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYMUXF2_11814 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_LOGIC_ONE_11813 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYSELG_11804 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_XORF_11871 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYINIT_11870 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_XORG_11859 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYSELF_11857 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYMUXFAST_11856 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYAND_11855 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_FASTCARRY_11854 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYMUXG2_11853 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYMUXF2_11852 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_LOGIC_ONE_11851 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYSELG_11842 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_XORF_11909 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYINIT_11908 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_XORG_11897 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYSELF_11895 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYMUXFAST_11894 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYAND_11893 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_FASTCARRY_11892 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYMUXG2_11891 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYMUXF2_11890 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_LOGIC_ONE_11889 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYSELG_11880 : STD_LOGIC; 
  signal U3_CM2_sub0000_9_XORF_11924 : STD_LOGIC; 
  signal U3_CM2_sub0000_9_CYINIT_11923 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_XORF_11960 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_LOGIC_ZERO_11959 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_CYINIT_11958 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_CYSELF_11949 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_F : STD_LOGIC; 
  signal U3_CM2_sub0000_0_BXINV_11947 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_XORG_11945 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_CYMUXG_11944 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_0_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_0_LOGIC_ONE_11942 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_CYSELG_11933 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_XORF_11998 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYINIT_11997 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_XORG_11986 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_2_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYSELF_11984 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYMUXFAST_11983 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYAND_11982 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_FASTCARRY_11981 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYMUXG2_11980 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYMUXF2_11979 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_LOGIC_ONE_11978 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYSELG_11969 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_XORF_12036 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYINIT_12035 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_XORG_12024 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_4_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYSELF_12022 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYMUXFAST_12021 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYAND_12020 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_FASTCARRY_12019 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYMUXG2_12018 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYMUXF2_12017 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_LOGIC_ONE_12016 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYSELG_12007 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_XORF_12074 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYINIT_12073 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_XORG_12062 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_6_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYSELF_12060 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYMUXFAST_12059 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYAND_12058 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_FASTCARRY_12057 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYMUXG2_12056 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYMUXF2_12055 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_LOGIC_ONE_12054 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYSELG_12045 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_XORF_12105 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_LOGIC_ONE_12104 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_CYINIT_12103 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_CYSELF_12094 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_XORG_12091 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_8_Q : STD_LOGIC; 
  signal U3_CM1_add0000_0_XORF_12141 : STD_LOGIC; 
  signal U3_CM1_add0000_0_LOGIC_ONE_12140 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYINIT_12139 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYSELF_12130 : STD_LOGIC; 
  signal U3_CM1_add0000_0_BXINV_12128 : STD_LOGIC; 
  signal U3_CM1_add0000_0_XORG_12126 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYMUXG_12125 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_0_Q : STD_LOGIC; 
  signal U3_CM1_add0000_0_LOGIC_ZERO_12123 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYSELG_12114 : STD_LOGIC; 
  signal U3_CM1_add0000_0_G : STD_LOGIC; 
  signal U3_CM1_add0000_2_XORF_12179 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYINIT_12178 : STD_LOGIC; 
  signal U3_CM1_add0000_2_F : STD_LOGIC; 
  signal U3_CM1_add0000_2_XORG_12167 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_2_Q : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYSELF_12165 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXFAST_12164 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYAND_12163 : STD_LOGIC; 
  signal U3_CM1_add0000_2_FASTCARRY_12162 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXG2_12161 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXF2_12160 : STD_LOGIC; 
  signal U3_CM1_add0000_2_LOGIC_ZERO_12159 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYSELG_12150 : STD_LOGIC; 
  signal U3_CM1_add0000_2_G : STD_LOGIC; 
  signal U3_CM1_add0000_4_XORF_12217 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYINIT_12216 : STD_LOGIC; 
  signal U3_CM1_add0000_4_F : STD_LOGIC; 
  signal U3_CM1_add0000_4_XORG_12205 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_4_Q : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYSELF_12203 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXFAST_12202 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYAND_12201 : STD_LOGIC; 
  signal U3_CM1_add0000_4_FASTCARRY_12200 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXG2_12199 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXF2_12198 : STD_LOGIC; 
  signal U3_CM1_add0000_4_LOGIC_ZERO_12197 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYSELG_12188 : STD_LOGIC; 
  signal U3_CM1_add0000_4_G : STD_LOGIC; 
  signal U3_CM1_add0000_6_XORF_12255 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYINIT_12254 : STD_LOGIC; 
  signal U3_CM1_add0000_6_F : STD_LOGIC; 
  signal U3_CM1_add0000_6_XORG_12243 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_6_Q : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYSELF_12241 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXFAST_12240 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYAND_12239 : STD_LOGIC; 
  signal U3_CM1_add0000_6_FASTCARRY_12238 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXG2_12237 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXF2_12236 : STD_LOGIC; 
  signal U3_CM1_add0000_6_LOGIC_ZERO_12235 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYSELG_12226 : STD_LOGIC; 
  signal U3_CM1_add0000_6_G : STD_LOGIC; 
  signal U3_CM1_add0000_8_XORF_12286 : STD_LOGIC; 
  signal U3_CM1_add0000_8_LOGIC_ZERO_12285 : STD_LOGIC; 
  signal U3_CM1_add0000_8_CYINIT_12284 : STD_LOGIC; 
  signal U3_CM1_add0000_8_CYSELF_12275 : STD_LOGIC; 
  signal U3_CM1_add0000_8_F : STD_LOGIC; 
  signal U3_CM1_add0000_8_XORG_12272 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_8_Q : STD_LOGIC; 
  signal U3_CM1_9_rt_12269 : STD_LOGIC; 
  signal U2_Result_0_XORF_12322 : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ONE_12321 : STD_LOGIC; 
  signal U2_Result_0_CYINIT_12320 : STD_LOGIC; 
  signal U2_Result_0_CYSELF_12311 : STD_LOGIC; 
  signal U2_Result_0_BXINV_12309 : STD_LOGIC; 
  signal U2_Result_0_XORG_12307 : STD_LOGIC; 
  signal U2_Result_0_CYMUXG_12306 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ZERO_12304 : STD_LOGIC; 
  signal U2_Result_0_CYSELG_12295 : STD_LOGIC; 
  signal U2_Result_0_G : STD_LOGIC; 
  signal U2_Result_2_XORF_12360 : STD_LOGIC; 
  signal U2_Result_2_CYINIT_12359 : STD_LOGIC; 
  signal U2_Result_2_F : STD_LOGIC; 
  signal U2_Result_2_XORG_12348 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_CYSELF_12346 : STD_LOGIC; 
  signal U2_Result_2_CYMUXFAST_12345 : STD_LOGIC; 
  signal U2_Result_2_CYAND_12344 : STD_LOGIC; 
  signal U2_Result_2_FASTCARRY_12343 : STD_LOGIC; 
  signal U2_Result_2_CYMUXG2_12342 : STD_LOGIC; 
  signal U2_Result_2_CYMUXF2_12341 : STD_LOGIC; 
  signal U2_Result_2_LOGIC_ZERO_12340 : STD_LOGIC; 
  signal U2_Result_2_CYSELG_12331 : STD_LOGIC; 
  signal U2_Result_2_G : STD_LOGIC; 
  signal U2_Result_4_XORF_12398 : STD_LOGIC; 
  signal U2_Result_4_CYINIT_12397 : STD_LOGIC; 
  signal U2_Result_4_F : STD_LOGIC; 
  signal U2_Result_4_XORG_12386 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_CYSELF_12384 : STD_LOGIC; 
  signal U2_Result_4_CYMUXFAST_12383 : STD_LOGIC; 
  signal U2_Result_4_CYAND_12382 : STD_LOGIC; 
  signal U2_Result_4_FASTCARRY_12381 : STD_LOGIC; 
  signal U2_Result_4_CYMUXG2_12380 : STD_LOGIC; 
  signal U2_Result_4_CYMUXF2_12379 : STD_LOGIC; 
  signal U2_Result_4_LOGIC_ZERO_12378 : STD_LOGIC; 
  signal U2_Result_4_CYSELG_12369 : STD_LOGIC; 
  signal U2_Result_4_G : STD_LOGIC; 
  signal U2_Result_6_XORF_12436 : STD_LOGIC; 
  signal U2_Result_6_CYINIT_12435 : STD_LOGIC; 
  signal U2_Result_6_F : STD_LOGIC; 
  signal U2_Result_6_XORG_12424 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_CYSELF_12422 : STD_LOGIC; 
  signal U2_Result_6_CYMUXFAST_12421 : STD_LOGIC; 
  signal U2_Result_6_CYAND_12420 : STD_LOGIC; 
  signal U2_Result_6_FASTCARRY_12419 : STD_LOGIC; 
  signal U2_Result_6_CYMUXG2_12418 : STD_LOGIC; 
  signal U2_Result_6_CYMUXF2_12417 : STD_LOGIC; 
  signal U2_Result_6_LOGIC_ZERO_12416 : STD_LOGIC; 
  signal U2_Result_6_CYSELG_12407 : STD_LOGIC; 
  signal U2_Result_6_G : STD_LOGIC; 
  signal U2_Result_8_XORF_12467 : STD_LOGIC; 
  signal U2_Result_8_LOGIC_ZERO_12466 : STD_LOGIC; 
  signal U2_Result_8_CYINIT_12465 : STD_LOGIC; 
  signal U2_Result_8_CYSELF_12456 : STD_LOGIC; 
  signal U2_Result_8_F : STD_LOGIC; 
  signal U2_Result_8_XORG_12453 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_8_Q : STD_LOGIC; 
  signal U2_vcs_9_rt_12450 : STD_LOGIC; 
  signal sig_tank1rom1s_4_XORF_12503 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CYINIT_12502 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CY0F_12501 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CYSELF_12493 : STD_LOGIC; 
  signal sig_tank1rom1s_4_BXINV_12491 : STD_LOGIC; 
  signal sig_tank1rom1s_4_XORG_12489 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CYMUXG_12488 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_4_Q : STD_LOGIC; 
  signal sig_tank1rom1s_4_CY0G_12486 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CYSELG_12480 : STD_LOGIC; 
  signal sig_tank1rom1s_6_XORF_12544 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYINIT_12543 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CY0F_12542 : STD_LOGIC; 
  signal sig_tank1rom1s_6_XORG_12533 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_6_Q : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYSELF_12531 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYMUXFAST_12530 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYAND_12529 : STD_LOGIC; 
  signal sig_tank1rom1s_6_FASTCARRY_12528 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYMUXG2_12527 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYMUXF2_12526 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CY0G_12525 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYSELG_12519 : STD_LOGIC; 
  signal sig_tank1rom1s_8_XORF_12583 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYINIT_12582 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CY0F_12581 : STD_LOGIC; 
  signal sig_tank1rom1s_8_XORG_12573 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_8_Q : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYSELF_12571 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYMUXFAST_12570 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYAND_12569 : STD_LOGIC; 
  signal sig_tank1rom1s_8_FASTCARRY_12568 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYMUXG2_12567 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYMUXF2_12566 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CY0G_12565 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYSELG_12559 : STD_LOGIC; 
  signal sig_tank1rom1s_10_XORF_12614 : STD_LOGIC; 
  signal sig_tank1rom1s_10_CYINIT_12613 : STD_LOGIC; 
  signal sig_tank1rom1s_10_CY0F_12612 : STD_LOGIC; 
  signal sig_tank1rom1s_10_CYSELF_12606 : STD_LOGIC; 
  signal sig_tank1rom1s_10_XORG_12603 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_10_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_113_12600 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYINIT_12645 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0F_12644 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELF_12636 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_BXINV_12634 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXG_12633 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0G_12631 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELG_12623 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F_12676 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF_12667 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXFAST_12666 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYAND_12665 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_FASTCARRY_12664 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXG2_12663 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXF2_12662 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0G_12661 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG_12653 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F_12707 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF_12698 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXFAST_12697 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYAND_12696 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_FASTCARRY_12695 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXG2_12694 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXF2_12693 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0G_12692 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG_12684 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F_12738 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF_12729 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXFAST_12728 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYAND_12727 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_FASTCARRY_12726 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXG2_12725 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXF2_12724 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0G_12723 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG_12715 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CY0F_12769 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYSELF_12760 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYMUXFAST_12759 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYAND_12758 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_FASTCARRY_12757 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYMUXG2_12756 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYMUXF2_12755 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CY0G_12754 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYSELG_12746 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYINIT_12799 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0F_12798 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELF_12790 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_BXINV_12788 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXG_12787 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0G_12785 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELG_12777 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F_12830 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF_12821 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXFAST_12820 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYAND_12819 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_FASTCARRY_12818 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXG2_12817 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXF2_12816 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0G_12815 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG_12807 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F_12861 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF_12852 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXFAST_12851 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYAND_12850 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_FASTCARRY_12849 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXG2_12848 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXF2_12847 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0G_12846 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG_12838 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F_12892 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF_12883 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXFAST_12882 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYAND_12881 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_FASTCARRY_12880 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXG2_12879 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXF2_12878 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0G_12877 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG_12869 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CY0F_12923 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYSELF_12914 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYMUXFAST_12913 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYAND_12912 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_FASTCARRY_12911 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYMUXG2_12910 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYMUXF2_12909 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CY0G_12908 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYSELG_12900 : STD_LOGIC; 
  signal x7_clkdiv_0_DXMUX_12971 : STD_LOGIC; 
  signal x7_clkdiv_0_XORF_12969 : STD_LOGIC; 
  signal x7_clkdiv_0_LOGIC_ONE_12968 : STD_LOGIC; 
  signal x7_clkdiv_0_CYINIT_12967 : STD_LOGIC; 
  signal x7_clkdiv_0_CYSELF_12958 : STD_LOGIC; 
  signal x7_clkdiv_0_BXINV_12956 : STD_LOGIC; 
  signal x7_clkdiv_0_DYMUX_12949 : STD_LOGIC; 
  signal x7_clkdiv_0_XORG_12947 : STD_LOGIC; 
  signal x7_clkdiv_0_CYMUXG_12946 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_0_Q : STD_LOGIC; 
  signal x7_clkdiv_0_LOGIC_ZERO_12944 : STD_LOGIC; 
  signal x7_clkdiv_0_CYSELG_12935 : STD_LOGIC; 
  signal x7_clkdiv_0_G : STD_LOGIC; 
  signal x7_clkdiv_0_SRINV_12933 : STD_LOGIC; 
  signal x7_clkdiv_0_CLKINV_12932 : STD_LOGIC; 
  signal x7_clkdiv_2_DXMUX_13027 : STD_LOGIC; 
  signal x7_clkdiv_2_XORF_13025 : STD_LOGIC; 
  signal x7_clkdiv_2_CYINIT_13024 : STD_LOGIC; 
  signal x7_clkdiv_2_F : STD_LOGIC; 
  signal x7_clkdiv_2_DYMUX_13008 : STD_LOGIC; 
  signal x7_clkdiv_2_XORG_13006 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_2_Q : STD_LOGIC; 
  signal x7_clkdiv_2_CYSELF_13004 : STD_LOGIC; 
  signal x7_clkdiv_2_CYMUXFAST_13003 : STD_LOGIC; 
  signal x7_clkdiv_2_CYAND_13002 : STD_LOGIC; 
  signal x7_clkdiv_2_FASTCARRY_13001 : STD_LOGIC; 
  signal x7_clkdiv_2_CYMUXG2_13000 : STD_LOGIC; 
  signal x7_clkdiv_2_CYMUXF2_12999 : STD_LOGIC; 
  signal x7_clkdiv_2_LOGIC_ZERO_12998 : STD_LOGIC; 
  signal x7_clkdiv_2_CYSELG_12989 : STD_LOGIC; 
  signal x7_clkdiv_2_G : STD_LOGIC; 
  signal x7_clkdiv_2_SRINV_12987 : STD_LOGIC; 
  signal x7_clkdiv_2_CLKINV_12986 : STD_LOGIC; 
  signal x7_clkdiv_4_DXMUX_13083 : STD_LOGIC; 
  signal x7_clkdiv_4_XORF_13081 : STD_LOGIC; 
  signal x7_clkdiv_4_CYINIT_13080 : STD_LOGIC; 
  signal x7_clkdiv_4_F : STD_LOGIC; 
  signal x7_clkdiv_4_DYMUX_13064 : STD_LOGIC; 
  signal x7_clkdiv_4_XORG_13062 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_4_Q : STD_LOGIC; 
  signal x7_clkdiv_4_CYSELF_13060 : STD_LOGIC; 
  signal x7_clkdiv_4_CYMUXFAST_13059 : STD_LOGIC; 
  signal x7_clkdiv_4_CYAND_13058 : STD_LOGIC; 
  signal x7_clkdiv_4_FASTCARRY_13057 : STD_LOGIC; 
  signal x7_clkdiv_4_CYMUXG2_13056 : STD_LOGIC; 
  signal x7_clkdiv_4_CYMUXF2_13055 : STD_LOGIC; 
  signal x7_clkdiv_4_LOGIC_ZERO_13054 : STD_LOGIC; 
  signal x7_clkdiv_4_CYSELG_13045 : STD_LOGIC; 
  signal x7_clkdiv_4_G : STD_LOGIC; 
  signal x7_clkdiv_4_SRINV_13043 : STD_LOGIC; 
  signal x7_clkdiv_4_CLKINV_13042 : STD_LOGIC; 
  signal x7_clkdiv_6_DXMUX_13139 : STD_LOGIC; 
  signal x7_clkdiv_6_XORF_13137 : STD_LOGIC; 
  signal x7_clkdiv_6_CYINIT_13136 : STD_LOGIC; 
  signal x7_clkdiv_6_F : STD_LOGIC; 
  signal x7_clkdiv_6_DYMUX_13120 : STD_LOGIC; 
  signal x7_clkdiv_6_XORG_13118 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_6_Q : STD_LOGIC; 
  signal x7_clkdiv_6_CYSELF_13116 : STD_LOGIC; 
  signal x7_clkdiv_6_CYMUXFAST_13115 : STD_LOGIC; 
  signal x7_clkdiv_6_CYAND_13114 : STD_LOGIC; 
  signal x7_clkdiv_6_FASTCARRY_13113 : STD_LOGIC; 
  signal x7_clkdiv_6_CYMUXG2_13112 : STD_LOGIC; 
  signal x7_clkdiv_6_CYMUXF2_13111 : STD_LOGIC; 
  signal x7_clkdiv_6_LOGIC_ZERO_13110 : STD_LOGIC; 
  signal x7_clkdiv_6_CYSELG_13101 : STD_LOGIC; 
  signal x7_clkdiv_6_G : STD_LOGIC; 
  signal x7_clkdiv_6_SRINV_13099 : STD_LOGIC; 
  signal x7_clkdiv_6_CLKINV_13098 : STD_LOGIC; 
  signal x7_clkdiv_8_DXMUX_13195 : STD_LOGIC; 
  signal x7_clkdiv_8_XORF_13193 : STD_LOGIC; 
  signal x7_clkdiv_8_CYINIT_13192 : STD_LOGIC; 
  signal x7_clkdiv_8_F : STD_LOGIC; 
  signal x7_clkdiv_8_DYMUX_13176 : STD_LOGIC; 
  signal x7_clkdiv_8_XORG_13174 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_8_Q : STD_LOGIC; 
  signal x7_clkdiv_8_CYSELF_13172 : STD_LOGIC; 
  signal x7_clkdiv_8_CYMUXFAST_13171 : STD_LOGIC; 
  signal x7_clkdiv_8_CYAND_13170 : STD_LOGIC; 
  signal x7_clkdiv_8_FASTCARRY_13169 : STD_LOGIC; 
  signal x7_clkdiv_8_CYMUXG2_13168 : STD_LOGIC; 
  signal x7_clkdiv_8_CYMUXF2_13167 : STD_LOGIC; 
  signal x7_clkdiv_8_LOGIC_ZERO_13166 : STD_LOGIC; 
  signal x7_clkdiv_8_CYSELG_13157 : STD_LOGIC; 
  signal x7_clkdiv_8_G : STD_LOGIC; 
  signal x7_clkdiv_8_SRINV_13155 : STD_LOGIC; 
  signal x7_clkdiv_8_CLKINV_13154 : STD_LOGIC; 
  signal x7_clkdiv_10_DXMUX_13251 : STD_LOGIC; 
  signal x7_clkdiv_10_XORF_13249 : STD_LOGIC; 
  signal x7_clkdiv_10_CYINIT_13248 : STD_LOGIC; 
  signal x7_clkdiv_10_F : STD_LOGIC; 
  signal x7_clkdiv_10_DYMUX_13232 : STD_LOGIC; 
  signal x7_clkdiv_10_XORG_13230 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_10_Q : STD_LOGIC; 
  signal x7_clkdiv_10_CYSELF_13228 : STD_LOGIC; 
  signal x7_clkdiv_10_CYMUXFAST_13227 : STD_LOGIC; 
  signal x7_clkdiv_10_CYAND_13226 : STD_LOGIC; 
  signal x7_clkdiv_10_FASTCARRY_13225 : STD_LOGIC; 
  signal x7_clkdiv_10_CYMUXG2_13224 : STD_LOGIC; 
  signal x7_clkdiv_10_CYMUXF2_13223 : STD_LOGIC; 
  signal x7_clkdiv_10_LOGIC_ZERO_13222 : STD_LOGIC; 
  signal x7_clkdiv_10_CYSELG_13213 : STD_LOGIC; 
  signal x7_clkdiv_10_G : STD_LOGIC; 
  signal x7_clkdiv_10_SRINV_13211 : STD_LOGIC; 
  signal x7_clkdiv_10_CLKINV_13210 : STD_LOGIC; 
  signal x7_clkdiv_12_DXMUX_13307 : STD_LOGIC; 
  signal x7_clkdiv_12_XORF_13305 : STD_LOGIC; 
  signal x7_clkdiv_12_CYINIT_13304 : STD_LOGIC; 
  signal x7_clkdiv_12_F : STD_LOGIC; 
  signal x7_clkdiv_12_DYMUX_13288 : STD_LOGIC; 
  signal x7_clkdiv_12_XORG_13286 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_12_Q : STD_LOGIC; 
  signal x7_clkdiv_12_CYSELF_13284 : STD_LOGIC; 
  signal x7_clkdiv_12_CYMUXFAST_13283 : STD_LOGIC; 
  signal x7_clkdiv_12_CYAND_13282 : STD_LOGIC; 
  signal x7_clkdiv_12_FASTCARRY_13281 : STD_LOGIC; 
  signal x7_clkdiv_12_CYMUXG2_13280 : STD_LOGIC; 
  signal x7_clkdiv_12_CYMUXF2_13279 : STD_LOGIC; 
  signal x7_clkdiv_12_LOGIC_ZERO_13278 : STD_LOGIC; 
  signal x7_clkdiv_12_CYSELG_13269 : STD_LOGIC; 
  signal x7_clkdiv_12_G : STD_LOGIC; 
  signal x7_clkdiv_12_SRINV_13267 : STD_LOGIC; 
  signal x7_clkdiv_12_CLKINV_13266 : STD_LOGIC; 
  signal x7_clkdiv_14_DXMUX_13363 : STD_LOGIC; 
  signal x7_clkdiv_14_XORF_13361 : STD_LOGIC; 
  signal x7_clkdiv_14_CYINIT_13360 : STD_LOGIC; 
  signal x7_clkdiv_14_F : STD_LOGIC; 
  signal x7_clkdiv_14_DYMUX_13344 : STD_LOGIC; 
  signal x7_clkdiv_14_XORG_13342 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_14_Q : STD_LOGIC; 
  signal x7_clkdiv_14_CYSELF_13340 : STD_LOGIC; 
  signal x7_clkdiv_14_CYMUXFAST_13339 : STD_LOGIC; 
  signal x7_clkdiv_14_CYAND_13338 : STD_LOGIC; 
  signal x7_clkdiv_14_FASTCARRY_13337 : STD_LOGIC; 
  signal x7_clkdiv_14_CYMUXG2_13336 : STD_LOGIC; 
  signal x7_clkdiv_14_CYMUXF2_13335 : STD_LOGIC; 
  signal x7_clkdiv_14_LOGIC_ZERO_13334 : STD_LOGIC; 
  signal x7_clkdiv_14_CYSELG_13325 : STD_LOGIC; 
  signal x7_clkdiv_14_G : STD_LOGIC; 
  signal x7_clkdiv_14_SRINV_13323 : STD_LOGIC; 
  signal x7_clkdiv_14_CLKINV_13322 : STD_LOGIC; 
  signal x7_clkdiv_16_DXMUX_13419 : STD_LOGIC; 
  signal x7_clkdiv_16_XORF_13417 : STD_LOGIC; 
  signal x7_clkdiv_16_CYINIT_13416 : STD_LOGIC; 
  signal x7_clkdiv_16_F : STD_LOGIC; 
  signal x7_clkdiv_16_DYMUX_13400 : STD_LOGIC; 
  signal x7_clkdiv_16_XORG_13398 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_16_Q : STD_LOGIC; 
  signal x7_clkdiv_16_CYSELF_13396 : STD_LOGIC; 
  signal x7_clkdiv_16_CYMUXFAST_13395 : STD_LOGIC; 
  signal x7_clkdiv_16_CYAND_13394 : STD_LOGIC; 
  signal x7_clkdiv_16_FASTCARRY_13393 : STD_LOGIC; 
  signal x7_clkdiv_16_CYMUXG2_13392 : STD_LOGIC; 
  signal x7_clkdiv_16_CYMUXF2_13391 : STD_LOGIC; 
  signal x7_clkdiv_16_LOGIC_ZERO_13390 : STD_LOGIC; 
  signal x7_clkdiv_16_CYSELG_13381 : STD_LOGIC; 
  signal x7_clkdiv_16_G : STD_LOGIC; 
  signal x7_clkdiv_16_SRINV_13379 : STD_LOGIC; 
  signal x7_clkdiv_16_CLKINV_13378 : STD_LOGIC; 
  signal x7_clkdiv_18_DXMUX_13468 : STD_LOGIC; 
  signal x7_clkdiv_18_XORF_13466 : STD_LOGIC; 
  signal x7_clkdiv_18_LOGIC_ZERO_13465 : STD_LOGIC; 
  signal x7_clkdiv_18_CYINIT_13464 : STD_LOGIC; 
  signal x7_clkdiv_18_CYSELF_13455 : STD_LOGIC; 
  signal x7_clkdiv_18_F : STD_LOGIC; 
  signal x7_clkdiv_18_DYMUX_13447 : STD_LOGIC; 
  signal x7_clkdiv_18_XORG_13445 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_18_Q : STD_LOGIC; 
  signal x7_clkdiv_19_rt_13442 : STD_LOGIC; 
  signal x7_clkdiv_18_SRINV_13434 : STD_LOGIC; 
  signal x7_clkdiv_18_CLKINV_13433 : STD_LOGIC; 
  signal U3_rom_pix2_0_XORF_13509 : STD_LOGIC; 
  signal U3_rom_pix2_0_CYINIT_13508 : STD_LOGIC; 
  signal U3_rom_pix2_0_CY0F_13507 : STD_LOGIC; 
  signal U3_rom_pix2_0_CYSELF_13499 : STD_LOGIC; 
  signal U3_rom_pix2_0_BXINV_13497 : STD_LOGIC; 
  signal U3_rom_pix2_0_XORG_13495 : STD_LOGIC; 
  signal U3_rom_pix2_0_CYMUXG_13494 : STD_LOGIC; 
  signal U3_rom_pix2_0_CY0G_13492 : STD_LOGIC; 
  signal U3_rom_pix2_0_CYSELG_13484 : STD_LOGIC; 
  signal U3_rom_pix2_2_XORF_13548 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYINIT_13547 : STD_LOGIC; 
  signal U3_rom_pix2_2_CY0F_13546 : STD_LOGIC; 
  signal U3_rom_pix2_2_XORG_13536 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYSELF_13534 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYMUXFAST_13533 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYAND_13532 : STD_LOGIC; 
  signal U3_rom_pix2_2_FASTCARRY_13531 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYMUXG2_13530 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYMUXF2_13529 : STD_LOGIC; 
  signal U3_rom_pix2_2_CY0G_13528 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYSELG_13520 : STD_LOGIC; 
  signal U3_rom_pix2_4_XORF_13575 : STD_LOGIC; 
  signal U3_rom_pix2_4_CYINIT_13574 : STD_LOGIC; 
  signal U3_RM2_share0000_0_XORF_13611 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CYINIT_13610 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CY0F_13609 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CYSELF_13602 : STD_LOGIC; 
  signal U3_RM2_share0000_0_XORG_13598 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CYMUXG_13597 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_0_Q : STD_LOGIC; 
  signal U3_RM2_share0000_0_CY0G_13595 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CYSELG_13588 : STD_LOGIC; 
  signal U3_RM2_share0000_2_XORF_13650 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYINIT_13649 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CY0F_13648 : STD_LOGIC; 
  signal U3_RM2_share0000_2_XORG_13639 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_2_Q : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYSELF_13637 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYMUXFAST_13636 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYAND_13635 : STD_LOGIC; 
  signal U3_RM2_share0000_2_FASTCARRY_13634 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYMUXG2_13633 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYMUXF2_13632 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CY0G_13631 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYSELG_13624 : STD_LOGIC; 
  signal U3_RM2_share0000_4_XORF_13689 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYINIT_13688 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CY0F_13687 : STD_LOGIC; 
  signal U3_RM2_share0000_4_XORG_13678 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_4_Q : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYSELF_13676 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYMUXFAST_13675 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYAND_13674 : STD_LOGIC; 
  signal U3_RM2_share0000_4_FASTCARRY_13673 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYMUXG2_13672 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYMUXF2_13671 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CY0G_13670 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYSELG_13662 : STD_LOGIC; 
  signal U3_RM2_share0000_6_XORF_13728 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYINIT_13727 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CY0F_13726 : STD_LOGIC; 
  signal U3_RM2_share0000_6_XORG_13716 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_6_Q : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYSELF_13714 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYMUXFAST_13713 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYAND_13712 : STD_LOGIC; 
  signal U3_RM2_share0000_6_FASTCARRY_13711 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYMUXG2_13710 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYMUXF2_13709 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CY0G_13708 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYSELG_13700 : STD_LOGIC; 
  signal U3_RM2_share0000_8_XORF_13759 : STD_LOGIC; 
  signal U3_RM2_share0000_8_CYINIT_13758 : STD_LOGIC; 
  signal U3_RM2_share0000_8_CY0F_13757 : STD_LOGIC; 
  signal U3_RM2_share0000_8_CYSELF_13749 : STD_LOGIC; 
  signal U3_RM2_share0000_8_XORG_13746 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_8_Q : STD_LOGIC; 
  signal U1_q_01_DXMUX_13808 : STD_LOGIC; 
  signal U1_q_01_XORF_13806 : STD_LOGIC; 
  signal U1_q_01_LOGIC_ONE_13805 : STD_LOGIC; 
  signal U1_q_01_CYINIT_13804 : STD_LOGIC; 
  signal U1_q_01_CYSELF_13795 : STD_LOGIC; 
  signal U1_q_01_BXINV_13793 : STD_LOGIC; 
  signal U1_q_01_DYMUX_13786 : STD_LOGIC; 
  signal U1_q_01_XORG_13784 : STD_LOGIC; 
  signal U1_q_01_CYMUXG_13783 : STD_LOGIC; 
  signal U1_Mcount_q_cy_0_Q : STD_LOGIC; 
  signal U1_q_01_LOGIC_ZERO_13781 : STD_LOGIC; 
  signal U1_q_01_CYSELG_13772 : STD_LOGIC; 
  signal U1_q_01_G : STD_LOGIC; 
  signal U1_q_01_SRINV_13770 : STD_LOGIC; 
  signal U1_q_01_CLKINV_13769 : STD_LOGIC; 
  signal U1_q_2_DXMUX_13864 : STD_LOGIC; 
  signal U1_q_2_XORF_13862 : STD_LOGIC; 
  signal U1_q_2_CYINIT_13861 : STD_LOGIC; 
  signal U1_q_2_F : STD_LOGIC; 
  signal U1_q_2_DYMUX_13845 : STD_LOGIC; 
  signal U1_q_2_XORG_13843 : STD_LOGIC; 
  signal U1_Mcount_q_cy_2_Q : STD_LOGIC; 
  signal U1_q_2_CYSELF_13841 : STD_LOGIC; 
  signal U1_q_2_CYMUXFAST_13840 : STD_LOGIC; 
  signal U1_q_2_CYAND_13839 : STD_LOGIC; 
  signal U1_q_2_FASTCARRY_13838 : STD_LOGIC; 
  signal U1_q_2_CYMUXG2_13837 : STD_LOGIC; 
  signal U1_q_2_CYMUXF2_13836 : STD_LOGIC; 
  signal U1_q_2_LOGIC_ZERO_13835 : STD_LOGIC; 
  signal U1_q_2_CYSELG_13826 : STD_LOGIC; 
  signal U1_q_2_G : STD_LOGIC; 
  signal U1_q_2_SRINV_13824 : STD_LOGIC; 
  signal U1_q_2_CLKINV_13823 : STD_LOGIC; 
  signal U1_q_4_DXMUX_13920 : STD_LOGIC; 
  signal U1_q_4_XORF_13918 : STD_LOGIC; 
  signal U1_q_4_CYINIT_13917 : STD_LOGIC; 
  signal U1_q_4_F : STD_LOGIC; 
  signal U1_q_4_DYMUX_13901 : STD_LOGIC; 
  signal U1_q_4_XORG_13899 : STD_LOGIC; 
  signal U1_Mcount_q_cy_4_Q : STD_LOGIC; 
  signal U1_q_4_CYSELF_13897 : STD_LOGIC; 
  signal U1_q_4_CYMUXFAST_13896 : STD_LOGIC; 
  signal U1_q_4_CYAND_13895 : STD_LOGIC; 
  signal U1_q_4_FASTCARRY_13894 : STD_LOGIC; 
  signal U1_q_4_CYMUXG2_13893 : STD_LOGIC; 
  signal U1_q_4_CYMUXF2_13892 : STD_LOGIC; 
  signal U1_q_4_LOGIC_ZERO_13891 : STD_LOGIC; 
  signal U1_q_4_CYSELG_13882 : STD_LOGIC; 
  signal U1_q_4_G : STD_LOGIC; 
  signal U1_q_4_SRINV_13880 : STD_LOGIC; 
  signal U1_q_4_CLKINV_13879 : STD_LOGIC; 
  signal U1_q_6_DXMUX_13976 : STD_LOGIC; 
  signal U1_q_6_XORF_13974 : STD_LOGIC; 
  signal U1_q_6_CYINIT_13973 : STD_LOGIC; 
  signal U1_q_6_F : STD_LOGIC; 
  signal U1_q_6_DYMUX_13957 : STD_LOGIC; 
  signal U1_q_6_XORG_13955 : STD_LOGIC; 
  signal U1_Mcount_q_cy_6_Q : STD_LOGIC; 
  signal U1_q_6_CYSELF_13953 : STD_LOGIC; 
  signal U1_q_6_CYMUXFAST_13952 : STD_LOGIC; 
  signal U1_q_6_CYAND_13951 : STD_LOGIC; 
  signal U1_q_6_FASTCARRY_13950 : STD_LOGIC; 
  signal U1_q_6_CYMUXG2_13949 : STD_LOGIC; 
  signal U1_q_6_CYMUXF2_13948 : STD_LOGIC; 
  signal U1_q_6_LOGIC_ZERO_13947 : STD_LOGIC; 
  signal U1_q_6_CYSELG_13938 : STD_LOGIC; 
  signal U1_q_6_G : STD_LOGIC; 
  signal U1_q_6_SRINV_13936 : STD_LOGIC; 
  signal U1_q_6_CLKINV_13935 : STD_LOGIC; 
  signal U1_q_8_DXMUX_14032 : STD_LOGIC; 
  signal U1_q_8_XORF_14030 : STD_LOGIC; 
  signal U1_q_8_CYINIT_14029 : STD_LOGIC; 
  signal U1_q_8_F : STD_LOGIC; 
  signal U1_q_8_DYMUX_14013 : STD_LOGIC; 
  signal U1_q_8_XORG_14011 : STD_LOGIC; 
  signal U1_Mcount_q_cy_8_Q : STD_LOGIC; 
  signal U1_q_8_CYSELF_14009 : STD_LOGIC; 
  signal U1_q_8_CYMUXFAST_14008 : STD_LOGIC; 
  signal U1_q_8_CYAND_14007 : STD_LOGIC; 
  signal U1_q_8_FASTCARRY_14006 : STD_LOGIC; 
  signal U1_q_8_CYMUXG2_14005 : STD_LOGIC; 
  signal U1_q_8_CYMUXF2_14004 : STD_LOGIC; 
  signal U1_q_8_LOGIC_ZERO_14003 : STD_LOGIC; 
  signal U1_q_8_CYSELG_13994 : STD_LOGIC; 
  signal U1_q_8_G : STD_LOGIC; 
  signal U1_q_8_SRINV_13992 : STD_LOGIC; 
  signal U1_q_8_CLKINV_13991 : STD_LOGIC; 
  signal U1_q_10_DXMUX_14088 : STD_LOGIC; 
  signal U1_q_10_XORF_14086 : STD_LOGIC; 
  signal U1_q_10_CYINIT_14085 : STD_LOGIC; 
  signal U1_q_10_F : STD_LOGIC; 
  signal U1_q_10_DYMUX_14069 : STD_LOGIC; 
  signal U1_q_10_XORG_14067 : STD_LOGIC; 
  signal U1_Mcount_q_cy_10_Q : STD_LOGIC; 
  signal U1_q_10_CYSELF_14065 : STD_LOGIC; 
  signal U1_q_10_CYMUXFAST_14064 : STD_LOGIC; 
  signal U1_q_10_CYAND_14063 : STD_LOGIC; 
  signal U1_q_10_FASTCARRY_14062 : STD_LOGIC; 
  signal U1_q_10_CYMUXG2_14061 : STD_LOGIC; 
  signal U1_q_10_CYMUXF2_14060 : STD_LOGIC; 
  signal U1_q_10_LOGIC_ZERO_14059 : STD_LOGIC; 
  signal U1_q_10_CYSELG_14050 : STD_LOGIC; 
  signal U1_q_10_G : STD_LOGIC; 
  signal U1_q_10_SRINV_14048 : STD_LOGIC; 
  signal U1_q_10_CLKINV_14047 : STD_LOGIC; 
  signal U1_q_12_DXMUX_14144 : STD_LOGIC; 
  signal U1_q_12_XORF_14142 : STD_LOGIC; 
  signal U1_q_12_CYINIT_14141 : STD_LOGIC; 
  signal U1_q_12_F : STD_LOGIC; 
  signal U1_q_12_DYMUX_14125 : STD_LOGIC; 
  signal U1_q_12_XORG_14123 : STD_LOGIC; 
  signal U1_Mcount_q_cy_12_Q : STD_LOGIC; 
  signal U1_q_12_CYSELF_14121 : STD_LOGIC; 
  signal U1_q_12_CYMUXFAST_14120 : STD_LOGIC; 
  signal U1_q_12_CYAND_14119 : STD_LOGIC; 
  signal U1_q_12_FASTCARRY_14118 : STD_LOGIC; 
  signal U1_q_12_CYMUXG2_14117 : STD_LOGIC; 
  signal U1_q_12_CYMUXF2_14116 : STD_LOGIC; 
  signal U1_q_12_LOGIC_ZERO_14115 : STD_LOGIC; 
  signal U1_q_12_CYSELG_14106 : STD_LOGIC; 
  signal U1_q_12_G : STD_LOGIC; 
  signal U1_q_12_SRINV_14104 : STD_LOGIC; 
  signal U1_q_12_CLKINV_14103 : STD_LOGIC; 
  signal U1_q_14_DXMUX_14200 : STD_LOGIC; 
  signal U1_q_14_XORF_14198 : STD_LOGIC; 
  signal U1_q_14_CYINIT_14197 : STD_LOGIC; 
  signal U1_q_14_F : STD_LOGIC; 
  signal U1_q_14_DYMUX_14181 : STD_LOGIC; 
  signal U1_q_14_XORG_14179 : STD_LOGIC; 
  signal U1_Mcount_q_cy_14_Q : STD_LOGIC; 
  signal U1_q_14_CYSELF_14177 : STD_LOGIC; 
  signal U1_q_14_CYMUXFAST_14176 : STD_LOGIC; 
  signal U1_q_14_CYAND_14175 : STD_LOGIC; 
  signal U1_q_14_FASTCARRY_14174 : STD_LOGIC; 
  signal U1_q_14_CYMUXG2_14173 : STD_LOGIC; 
  signal U1_q_14_CYMUXF2_14172 : STD_LOGIC; 
  signal U1_q_14_LOGIC_ZERO_14171 : STD_LOGIC; 
  signal U1_q_14_CYSELG_14162 : STD_LOGIC; 
  signal U1_q_14_G : STD_LOGIC; 
  signal U1_q_14_SRINV_14160 : STD_LOGIC; 
  signal U1_q_14_CLKINV_14159 : STD_LOGIC; 
  signal U1_q_16_DXMUX_14249 : STD_LOGIC; 
  signal U1_q_16_XORF_14247 : STD_LOGIC; 
  signal U1_q_16_LOGIC_ZERO_14246 : STD_LOGIC; 
  signal U1_q_16_CYINIT_14245 : STD_LOGIC; 
  signal U1_q_16_CYSELF_14236 : STD_LOGIC; 
  signal U1_q_16_F : STD_LOGIC; 
  signal U1_q_16_DYMUX_14228 : STD_LOGIC; 
  signal U1_q_16_XORG_14226 : STD_LOGIC; 
  signal U1_Mcount_q_cy_16_Q : STD_LOGIC; 
  signal U1_q_171_rt_14223 : STD_LOGIC; 
  signal U1_q_16_SRINV_14215 : STD_LOGIC; 
  signal U1_q_16_CLKINV_14214 : STD_LOGIC; 
  signal U3_CM1_add0000_0_XORF_14289 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYINIT_14288 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYSELF_14279 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_lut_0_Q : STD_LOGIC; 
  signal U3_CM1_add0000_0_BXINV_14277 : STD_LOGIC; 
  signal U3_CM1_add0000_0_XORG_14275 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYMUXG_14274 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_0_Q : STD_LOGIC; 
  signal U3_CM1_add0000_0_LOGIC_ONE_14272 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYSELG_14263 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_lut_1_Q : STD_LOGIC; 
  signal U3_CM1_add0000_2_XORF_14328 : STD_LOGIC; 
  signal U3_CM1_add0000_2_LOGIC_ZERO_14327 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYINIT_14326 : STD_LOGIC; 
  signal U3_CM1_add0000_2_F_14317 : STD_LOGIC; 
  signal U3_CM1_add0000_2_XORG_14315 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_2_Q : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYSELF_14313 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXFAST_14312 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYAND_14311 : STD_LOGIC; 
  signal U3_CM1_add0000_2_FASTCARRY_14310 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXG2_14309 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXF2_14308 : STD_LOGIC; 
  signal U3_CM1_add0000_2_LOGIC_ONE_14307 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYSELG_14298 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_lut_3_Q : STD_LOGIC; 
  signal U3_CM1_add0000_4_XORF_14367 : STD_LOGIC; 
  signal U3_CM1_add0000_4_LOGIC_ONE_14366 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYINIT_14365 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_lut_4_1 : STD_LOGIC; 
  signal U3_CM1_add0000_4_XORG_14354 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_4_Q : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYSELF_14352 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXFAST_14351 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYAND_14350 : STD_LOGIC; 
  signal U3_CM1_add0000_4_FASTCARRY_14349 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXG2_14348 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXF2_14347 : STD_LOGIC; 
  signal U3_CM1_add0000_4_LOGIC_ZERO_14346 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYSELG_14337 : STD_LOGIC; 
  signal U3_CM1_add0000_4_G_14336 : STD_LOGIC; 
  signal U3_CM1_add0000_6_XORF_14405 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYINIT_14404 : STD_LOGIC; 
  signal U3_CM1_add0000_6_F_14395 : STD_LOGIC; 
  signal U3_CM1_add0000_6_XORG_14393 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_6_Q : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYSELF_14391 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXFAST_14390 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYAND_14389 : STD_LOGIC; 
  signal U3_CM1_add0000_6_FASTCARRY_14388 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXG2_14387 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXF2_14386 : STD_LOGIC; 
  signal U3_CM1_add0000_6_LOGIC_ZERO_14385 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYSELG_14376 : STD_LOGIC; 
  signal U3_CM1_add0000_6_G_14375 : STD_LOGIC; 
  signal U3_CM1_add0000_8_XORF_14436 : STD_LOGIC; 
  signal U3_CM1_add0000_8_LOGIC_ZERO_14435 : STD_LOGIC; 
  signal U3_CM1_add0000_8_CYINIT_14434 : STD_LOGIC; 
  signal U3_CM1_add0000_8_CYSELF_14425 : STD_LOGIC; 
  signal U3_CM1_add0000_8_F_14424 : STD_LOGIC; 
  signal U3_CM1_add0000_8_XORG_14422 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_8_Q : STD_LOGIC; 
  signal U3_C1_9_rt_14419 : STD_LOGIC; 
  signal sig_tank1rom10s_4_XORF_14474 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CYINIT_14473 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CY0F_14472 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CYSELF_14464 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_lut_4_Q_14463 : STD_LOGIC; 
  signal sig_tank1rom10s_4_BXINV_14462 : STD_LOGIC; 
  signal sig_tank1rom10s_4_XORG_14460 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CYMUXG_14459 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_4_Q : STD_LOGIC; 
  signal sig_tank1rom10s_4_CY0G_14457 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CYSELG_14451 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_lut_5_Q_14450 : STD_LOGIC; 
  signal sig_tank1rom10s_6_XORF_14513 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYINIT_14512 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CY0F_14511 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_lut_6_Q_14505 : STD_LOGIC; 
  signal sig_tank1rom10s_6_XORG_14503 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_6_Q : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYSELF_14501 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYMUXFAST_14500 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYAND_14499 : STD_LOGIC; 
  signal sig_tank1rom10s_6_FASTCARRY_14498 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYMUXG2_14497 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYMUXF2_14496 : STD_LOGIC; 
  signal sig_tank1rom10s_6_LOGIC_ZERO_14495 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYSELG_14489 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_7_1_14488 : STD_LOGIC; 
  signal sig_tank1rom10s_8_XORF_14551 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYINIT_14550 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_lut_8_Q_14542 : STD_LOGIC; 
  signal sig_tank1rom10s_8_XORG_14540 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_8_Q : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYSELF_14538 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYMUXFAST_14537 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYAND_14536 : STD_LOGIC; 
  signal sig_tank1rom10s_8_FASTCARRY_14535 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYMUXG2_14534 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYMUXF2_14533 : STD_LOGIC; 
  signal sig_tank1rom10s_8_LOGIC_ONE_14532 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYSELG_14525 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_lut_9_Q_14524 : STD_LOGIC; 
  signal sig_tank1rom10s_10_XORF_14582 : STD_LOGIC; 
  signal sig_tank1rom10s_10_LOGIC_ZERO_14581 : STD_LOGIC; 
  signal sig_tank1rom10s_10_CYINIT_14580 : STD_LOGIC; 
  signal sig_tank1rom10s_10_CYSELF_14573 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_11_14572 : STD_LOGIC; 
  signal sig_tank1rom10s_10_XORG_14570 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_10_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_114_14567 : STD_LOGIC; 
  signal sig_tank2rom10s_4_XORF_14620 : STD_LOGIC; 
  signal sig_tank2rom10s_4_CYINIT_14619 : STD_LOGIC; 
  signal sig_tank2rom10s_4_CY0F_14618 : STD_LOGIC; 
  signal sig_tank2rom10s_4_CYSELF_14612 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_lut_4_Q_14611 : STD_LOGIC; 
  signal sig_tank2rom10s_4_BXINV_14610 : STD_LOGIC; 
  signal sig_tank2rom10s_4_XORG_14608 : STD_LOGIC; 
  signal sig_tank2rom10s_4_CYMUXG_14607 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_cy_4_Q : STD_LOGIC; 
  signal sig_tank2rom10s_4_CY0G_14605 : STD_LOGIC; 
  signal sig_tank2rom10s_4_CYSELG_14599 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_lut_5_Q_14598 : STD_LOGIC; 
  signal sig_tank2rom10s_6_XORF_14659 : STD_LOGIC; 
  signal sig_tank2rom10s_6_CYINIT_14658 : STD_LOGIC; 
  signal sig_tank2rom10s_6_CY0F_14657 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_lut_6_Q_14651 : STD_LOGIC; 
  signal sig_tank2rom10s_6_XORG_14649 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_cy_6_Q : STD_LOGIC; 
  signal sig_tank2rom10s_6_CYSELF_14647 : STD_LOGIC; 
  signal sig_tank2rom10s_6_CYMUXFAST_14646 : STD_LOGIC; 
  signal sig_tank2rom10s_6_CYAND_14645 : STD_LOGIC; 
  signal sig_tank2rom10s_6_FASTCARRY_14644 : STD_LOGIC; 
  signal sig_tank2rom10s_6_CYMUXG2_14643 : STD_LOGIC; 
  signal sig_tank2rom10s_6_CYMUXF2_14642 : STD_LOGIC; 
  signal sig_tank2rom10s_6_LOGIC_ZERO_14641 : STD_LOGIC; 
  signal sig_tank2rom10s_6_CYSELG_14635 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_7_11_14634 : STD_LOGIC; 
  signal sig_tank2rom10s_8_XORF_14697 : STD_LOGIC; 
  signal sig_tank2rom10s_8_CYINIT_14696 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_lut_8_Q_14688 : STD_LOGIC; 
  signal sig_tank2rom10s_8_XORG_14686 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_cy_8_Q : STD_LOGIC; 
  signal sig_tank2rom10s_8_CYSELF_14684 : STD_LOGIC; 
  signal sig_tank2rom10s_8_CYMUXFAST_14683 : STD_LOGIC; 
  signal sig_tank2rom10s_8_CYAND_14682 : STD_LOGIC; 
  signal sig_tank2rom10s_8_FASTCARRY_14681 : STD_LOGIC; 
  signal sig_tank2rom10s_8_CYMUXG2_14680 : STD_LOGIC; 
  signal sig_tank2rom10s_8_CYMUXF2_14679 : STD_LOGIC; 
  signal sig_tank2rom10s_8_LOGIC_ONE_14678 : STD_LOGIC; 
  signal sig_tank2rom10s_8_CYSELG_14671 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_lut_9_Q_14670 : STD_LOGIC; 
  signal sig_tank2rom10s_10_XORF_14728 : STD_LOGIC; 
  signal sig_tank2rom10s_10_LOGIC_ZERO_14727 : STD_LOGIC; 
  signal sig_tank2rom10s_10_CYINIT_14726 : STD_LOGIC; 
  signal sig_tank2rom10s_10_CYSELF_14719 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_111_14718 : STD_LOGIC; 
  signal sig_tank2rom10s_10_XORG_14716 : STD_LOGIC; 
  signal U3_Madd_tank2rom10s_cy_10_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_115_14713 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT_14759 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F_14758 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF_14750 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV_14748 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG_14747 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G_14745 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG_14737 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_14790 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_14781 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST_14780 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND_14779 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY_14778 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2_14777 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2_14776 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G_14775 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_14767 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_14821 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_14813 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST_14812 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND_14811 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY_14810 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2_14809 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2_14808 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G_14807 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_14801 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_14854 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_14846 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST_14845 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND_14844 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY_14843 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2_14842 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2_14841 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G_14840 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_14832 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_14887 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_14880 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST_14879 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND_14878 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY_14877 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2_14876 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2_14875 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G_14874 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_14868 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT_14917 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F_14916 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF_14908 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV_14906 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG_14905 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G_14903 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG_14895 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_14948 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_14939 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST_14938 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND_14937 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY_14936 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2_14935 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2_14934 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G_14933 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_14925 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_14979 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_14970 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST_14969 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND_14968 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY_14967 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2_14966 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2_14965 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G_14964 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_14957 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_15010 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_15003 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST_15002 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND_15001 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY_15000 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2_14999 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2_14998 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G_14997 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_14991 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_15041 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_15034 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST_15033 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND_15032 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY_15031 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2_15030 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2_15029 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G_15028 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_15020 : STD_LOGIC; 
  signal sig_tank2rom1s_4_XORF_15078 : STD_LOGIC; 
  signal sig_tank2rom1s_4_CYINIT_15077 : STD_LOGIC; 
  signal sig_tank2rom1s_4_CY0F_15076 : STD_LOGIC; 
  signal sig_tank2rom1s_4_CYSELF_15069 : STD_LOGIC; 
  signal sig_tank2rom1s_4_BXINV_15067 : STD_LOGIC; 
  signal sig_tank2rom1s_4_XORG_15065 : STD_LOGIC; 
  signal sig_tank2rom1s_4_CYMUXG_15064 : STD_LOGIC; 
  signal U3_Madd_tank2rom1s_cy_4_Q : STD_LOGIC; 
  signal sig_tank2rom1s_4_CY0G_15062 : STD_LOGIC; 
  signal sig_tank2rom1s_4_CYSELG_15056 : STD_LOGIC; 
  signal sig_tank2rom1s_6_XORF_15119 : STD_LOGIC; 
  signal sig_tank2rom1s_6_CYINIT_15118 : STD_LOGIC; 
  signal sig_tank2rom1s_6_CY0F_15117 : STD_LOGIC; 
  signal sig_tank2rom1s_6_XORG_15108 : STD_LOGIC; 
  signal U3_Madd_tank2rom1s_cy_6_Q : STD_LOGIC; 
  signal sig_tank2rom1s_6_CYSELF_15106 : STD_LOGIC; 
  signal sig_tank2rom1s_6_CYMUXFAST_15105 : STD_LOGIC; 
  signal sig_tank2rom1s_6_CYAND_15104 : STD_LOGIC; 
  signal sig_tank2rom1s_6_FASTCARRY_15103 : STD_LOGIC; 
  signal sig_tank2rom1s_6_CYMUXG2_15102 : STD_LOGIC; 
  signal sig_tank2rom1s_6_CYMUXF2_15101 : STD_LOGIC; 
  signal sig_tank2rom1s_6_CY0G_15100 : STD_LOGIC; 
  signal sig_tank2rom1s_6_CYSELG_15094 : STD_LOGIC; 
  signal sig_tank2rom1s_8_XORF_15158 : STD_LOGIC; 
  signal sig_tank2rom1s_8_CYINIT_15157 : STD_LOGIC; 
  signal sig_tank2rom1s_8_CY0F_15156 : STD_LOGIC; 
  signal sig_tank2rom1s_8_XORG_15148 : STD_LOGIC; 
  signal U3_Madd_tank2rom1s_cy_8_Q : STD_LOGIC; 
  signal sig_tank2rom1s_8_CYSELF_15146 : STD_LOGIC; 
  signal sig_tank2rom1s_8_CYMUXFAST_15145 : STD_LOGIC; 
  signal sig_tank2rom1s_8_CYAND_15144 : STD_LOGIC; 
  signal sig_tank2rom1s_8_FASTCARRY_15143 : STD_LOGIC; 
  signal sig_tank2rom1s_8_CYMUXG2_15142 : STD_LOGIC; 
  signal sig_tank2rom1s_8_CYMUXF2_15141 : STD_LOGIC; 
  signal sig_tank2rom1s_8_CY0G_15140 : STD_LOGIC; 
  signal sig_tank2rom1s_8_CYSELG_15133 : STD_LOGIC; 
  signal sig_tank2rom1s_10_XORF_15189 : STD_LOGIC; 
  signal sig_tank2rom1s_10_CYINIT_15188 : STD_LOGIC; 
  signal sig_tank2rom1s_10_CY0F_15187 : STD_LOGIC; 
  signal sig_tank2rom1s_10_CYSELF_15180 : STD_LOGIC; 
  signal sig_tank2rom1s_10_XORG_15177 : STD_LOGIC; 
  signal U3_Madd_tank2rom1s_cy_10_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_112_15174 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYINIT_15220 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0F_15219 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELF_15211 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_BXINV_15209 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXG_15208 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0G_15206 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELG_15198 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F_15251 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF_15242 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXFAST_15241 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYAND_15240 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_FASTCARRY_15239 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXG2_15238 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXF2_15237 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0G_15236 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG_15228 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F_15282 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF_15274 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXFAST_15273 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYAND_15272 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_FASTCARRY_15271 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXG2_15270 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXF2_15269 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0G_15268 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG_15262 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F_15315 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF_15307 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXFAST_15306 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYAND_15305 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_FASTCARRY_15304 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXG2_15303 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXF2_15302 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0G_15301 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG_15293 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F_15348 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF_15341 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXFAST_15340 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYAND_15339 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_FASTCARRY_15338 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXG2_15337 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXF2_15336 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0G_15335 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG_15329 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYINIT_15378 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0F_15377 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELF_15369 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_BXINV_15367 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXG_15366 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0G_15364 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELG_15356 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F_15409 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF_15400 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXFAST_15399 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYAND_15398 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_FASTCARRY_15397 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXG2_15396 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXF2_15395 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0G_15394 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG_15386 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F_15440 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF_15431 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXFAST_15430 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYAND_15429 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_FASTCARRY_15428 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXG2_15427 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXF2_15426 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0G_15425 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG_15417 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F_15471 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF_15462 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXFAST_15461 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYAND_15460 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_FASTCARRY_15459 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXG2_15458 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXF2_15457 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0G_15456 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG_15448 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F_15502 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF_15493 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXFAST_15492 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYAND_15491 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_FASTCARRY_15490 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXG2_15489 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXF2_15488 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0G_15487 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG_15479 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_XORF_15537 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_LOGIC_ONE_15536 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_CYINIT_15535 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_CYSELF_15526 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_lut_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_BXINV_15524 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_XORG_15522 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_CYMUXG_15521 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_LOGIC_ZERO_15519 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_CYSELG_15510 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_XORF_15576 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_LOGIC_ONE_15575 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYINIT_15574 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_lut_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_XORG_15563 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYSELF_15561 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYMUXFAST_15560 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYAND_15559 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_FASTCARRY_15558 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYMUXG2_15557 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYMUXF2_15556 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_LOGIC_ZERO_15555 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYSELG_15546 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_XORF_15614 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYINIT_15613 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0000_xor_4_11 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_XORG_15602 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYSELF_15600 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYMUXFAST_15599 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYAND_15598 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_FASTCARRY_15597 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYMUXG2_15596 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYMUXF2_15595 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_LOGIC_ZERO_15594 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYSELG_15586 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0000_xor_5_11_15585 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_XORF_15652 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYINIT_15651 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0000_xor_6_11_15644 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_XORG_15642 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYSELF_15640 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYMUXFAST_15639 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYAND_15638 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_FASTCARRY_15637 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYMUXG2_15636 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYMUXF2_15635 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_LOGIC_ZERO_15634 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYSELG_15628 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0000_xor_7_11_15627 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_XORF_15683 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_LOGIC_ZERO_15682 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_CYINIT_15681 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_CYSELF_15673 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_8_2_15672 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_XORG_15670 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_8_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_9_1_15667 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_XORF_15718 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_CYINIT_15717 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_CYSELF_15708 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_BXINV_15706 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_XORG_15704 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_CYMUXG_15703 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_LOGIC_ONE_15701 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_CYSELG_15692 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_XORF_15756 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYINIT_15755 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_XORG_15744 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYSELF_15742 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYMUXFAST_15741 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYAND_15740 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_FASTCARRY_15739 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYMUXG2_15738 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYMUXF2_15737 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_LOGIC_ONE_15736 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYSELG_15727 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_XORF_15795 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_LOGIC_ONE_15794 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYINIT_15793 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_XORG_15782 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYSELF_15780 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYMUXFAST_15779 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYAND_15778 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_FASTCARRY_15777 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYMUXG2_15776 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYMUXF2_15775 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_LOGIC_ZERO_15774 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYSELG_15765 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_XORF_15833 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYINIT_15832 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_XORG_15821 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYSELF_15819 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYMUXFAST_15818 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYAND_15817 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_FASTCARRY_15816 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYMUXG2_15815 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYMUXF2_15814 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_LOGIC_ZERO_15813 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYSELG_15804 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_XORF_15864 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_LOGIC_ZERO_15863 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_CYINIT_15862 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_CYSELF_15853 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_XORG_15850 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_8_Q : STD_LOGIC; 
  signal U3_RM1_9_rt_15847 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT_15895 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F_15894 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF_15886 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV_15884 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG_15883 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G_15881 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG_15873 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_15926 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_15917 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST_15916 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND_15915 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY_15914 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2_15913 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2_15912 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G_15911 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_15903 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_15957 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_15948 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST_15947 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND_15946 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY_15945 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2_15944 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2_15943 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G_15942 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_15935 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_15988 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_15981 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST_15980 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND_15979 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY_15978 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2_15977 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2_15976 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G_15975 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_15967 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_16019 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_16012 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST_16011 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND_16010 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY_16009 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2_16008 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2_16007 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G_16006 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_15998 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_XORF_16054 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_LOGIC_ONE_16053 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_CYINIT_16052 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_CYSELF_16043 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_lut_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_BXINV_16041 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_XORG_16039 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_CYMUXG_16038 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_LOGIC_ZERO_16036 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_CYSELG_16027 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_XORF_16093 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_LOGIC_ONE_16092 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYINIT_16091 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_lut_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_XORG_16080 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYSELF_16078 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYMUXFAST_16077 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYAND_16076 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_FASTCARRY_16075 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYMUXG2_16074 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYMUXF2_16073 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_LOGIC_ZERO_16072 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYSELG_16063 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_XORF_16131 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYINIT_16130 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_XORG_16119 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYSELF_16117 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYMUXFAST_16116 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYAND_16115 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_FASTCARRY_16114 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYMUXG2_16113 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYMUXF2_16112 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_LOGIC_ZERO_16111 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYSELG_16102 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_XORF_16169 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYINIT_16168 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_XORG_16157 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYSELF_16155 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYMUXFAST_16154 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYAND_16153 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_FASTCARRY_16152 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYMUXG2_16151 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYMUXF2_16150 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_LOGIC_ZERO_16149 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYSELG_16140 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_XORF_16200 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_LOGIC_ZERO_16199 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_CYINIT_16198 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_CYSELF_16189 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_XORG_16186 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_8_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_9_rt_16183 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_XORF_16236 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_LOGIC_ONE_16235 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYINIT_16234 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYSELF_16225 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_BXINV_16223 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_XORG_16221 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYMUXG_16220 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_0_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_LOGIC_ZERO_16218 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYSELG_16209 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_XORF_16274 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYINIT_16273 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_XORG_16262 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_2_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYSELF_16260 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYMUXFAST_16259 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYAND_16258 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_FASTCARRY_16257 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYMUXG2_16256 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYMUXF2_16255 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_LOGIC_ZERO_16254 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYSELG_16245 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_XORF_16312 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYINIT_16311 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_XORG_16300 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_4_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYSELF_16298 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYMUXFAST_16297 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYAND_16296 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_FASTCARRY_16295 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYMUXG2_16294 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYMUXF2_16293 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_LOGIC_ZERO_16292 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYSELG_16283 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_XORF_16350 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYINIT_16349 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_XORG_16338 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_6_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYSELF_16336 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYMUXFAST_16335 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYAND_16334 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_FASTCARRY_16333 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYMUXG2_16332 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYMUXF2_16331 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_LOGIC_ZERO_16330 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYSELG_16321 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_XORF_16381 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_LOGIC_ZERO_16380 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_CYINIT_16379 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_CYSELF_16370 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_XORG_16367 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_8_Q : STD_LOGIC; 
  signal nes_scalar_reg_9_rt_16364 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYINIT_16412 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0F_16411 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELF_16403 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_BXINV_16401 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXG_16400 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0G_16398 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELG_16390 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F_16443 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF_16434 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXFAST_16433 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYAND_16432 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_FASTCARRY_16431 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXG2_16430 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXF2_16429 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0G_16428 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG_16420 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F_16474 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF_16466 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXFAST_16465 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYAND_16464 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_FASTCARRY_16463 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXG2_16462 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXF2_16461 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0G_16460 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG_16454 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F_16507 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF_16499 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXFAST_16498 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYAND_16497 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_FASTCARRY_16496 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXG2_16495 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXF2_16494 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0G_16493 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG_16485 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F_16540 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF_16533 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXFAST_16532 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYAND_16531 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_FASTCARRY_16530 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXG2_16529 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXF2_16528 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0G_16527 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG_16521 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYINIT_16570 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0F_16569 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELF_16561 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_BXINV_16559 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXG_16558 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0G_16556 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELG_16548 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F_16601 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF_16592 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXFAST_16591 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYAND_16590 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_FASTCARRY_16589 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXG2_16588 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXF2_16587 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0G_16586 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG_16578 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F_16632 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF_16623 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXFAST_16622 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYAND_16621 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_FASTCARRY_16620 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXG2_16619 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXF2_16618 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0G_16617 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG_16609 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F_16663 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF_16654 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXFAST_16653 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYAND_16652 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_FASTCARRY_16651 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXG2_16650 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXF2_16649 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0G_16648 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG_16640 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F_16694 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF_16685 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXFAST_16684 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYAND_16683 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_FASTCARRY_16682 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXG2_16681 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXF2_16680 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0G_16679 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG_16671 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_XORF_16729 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_LOGIC_ONE_16728 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_CYINIT_16727 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_CYSELF_16718 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_lut_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_BXINV_16716 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_XORG_16714 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_CYMUXG_16713 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_LOGIC_ZERO_16711 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_CYSELG_16702 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_XORF_16768 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_LOGIC_ONE_16767 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYINIT_16766 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_lut_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_XORG_16755 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYSELF_16753 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYMUXFAST_16752 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYAND_16751 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_FASTCARRY_16750 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYMUXG2_16749 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYMUXF2_16748 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_LOGIC_ZERO_16747 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYSELG_16738 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_XORF_16806 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYINIT_16805 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0000_xor_4_11 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_XORG_16794 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYSELF_16792 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYMUXFAST_16791 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYAND_16790 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_FASTCARRY_16789 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYMUXG2_16788 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYMUXF2_16787 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_LOGIC_ZERO_16786 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYSELG_16778 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0000_xor_5_11_16777 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_XORF_16844 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYINIT_16843 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0000_xor_6_11_16836 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_XORG_16834 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYSELF_16832 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYMUXFAST_16831 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYAND_16830 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_FASTCARRY_16829 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYMUXG2_16828 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYMUXF2_16827 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_LOGIC_ZERO_16826 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYSELG_16820 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0000_xor_7_11_16819 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_XORF_16875 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_LOGIC_ZERO_16874 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_CYINIT_16873 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_CYSELF_16865 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_8_2_16864 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_XORG_16862 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_8_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_9_1_16859 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_XORF_16910 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_CYINIT_16909 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_CYSELF_16900 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_BXINV_16898 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_XORG_16896 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_CYMUXG_16895 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_LOGIC_ONE_16893 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_CYSELG_16884 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_XORF_16948 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYINIT_16947 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_XORG_16936 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYSELF_16934 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYMUXFAST_16933 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYAND_16932 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_FASTCARRY_16931 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYMUXG2_16930 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYMUXF2_16929 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_LOGIC_ONE_16928 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYSELG_16919 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_XORF_16987 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_LOGIC_ONE_16986 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYINIT_16985 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_XORG_16974 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYSELF_16972 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYMUXFAST_16971 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYAND_16970 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_FASTCARRY_16969 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYMUXG2_16968 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYMUXF2_16967 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_LOGIC_ZERO_16966 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYSELG_16957 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_XORF_17025 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYINIT_17024 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_XORG_17013 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYSELF_17011 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYMUXFAST_17010 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYAND_17009 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_FASTCARRY_17008 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYMUXG2_17007 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYMUXF2_17006 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17005 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYSELG_16996 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_XORF_17056 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_LOGIC_ZERO_17055 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_CYINIT_17054 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_CYSELF_17045 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_XORG_17042 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_8_Q : STD_LOGIC; 
  signal U3_RM2_9_rt_17039 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_XORF_17092 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_LOGIC_ONE_17091 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_CYINIT_17090 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_CYSELF_17081 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_lut_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_BXINV_17079 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_XORG_17077 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_CYMUXG_17076 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_LOGIC_ZERO_17074 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_CYSELG_17065 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_XORF_17131 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_LOGIC_ONE_17130 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYINIT_17129 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_lut_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_XORG_17118 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYSELF_17116 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYMUXFAST_17115 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYAND_17114 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_FASTCARRY_17113 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYMUXG2_17112 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYMUXF2_17111 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_LOGIC_ZERO_17110 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYSELG_17101 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_XORF_17169 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYINIT_17168 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_XORG_17157 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYSELF_17155 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYMUXFAST_17154 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYAND_17153 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_FASTCARRY_17152 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYMUXG2_17151 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYMUXF2_17150 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_LOGIC_ZERO_17149 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYSELG_17140 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_XORF_17207 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYINIT_17206 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_XORG_17195 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYSELF_17193 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYMUXFAST_17192 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYAND_17191 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_FASTCARRY_17190 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYMUXG2_17189 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYMUXF2_17188 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_LOGIC_ZERO_17187 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYSELG_17178 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_XORF_17238 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_LOGIC_ZERO_17237 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_CYINIT_17236 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_CYSELF_17227 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_XORG_17224 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_8_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_9_rt_17221 : STD_LOGIC; 
  signal U2_Result_0_1_XORF_17274 : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ONE_17273 : STD_LOGIC; 
  signal U2_Result_0_1_CYINIT_17272 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELF_17263 : STD_LOGIC; 
  signal U2_Result_0_1_BXINV_17261 : STD_LOGIC; 
  signal U2_Result_0_1_XORG_17259 : STD_LOGIC; 
  signal U2_Result_0_1_CYMUXG_17258 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ZERO_17256 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELG_17247 : STD_LOGIC; 
  signal U2_Result_0_1_G : STD_LOGIC; 
  signal U2_Result_2_1_XORF_17312 : STD_LOGIC; 
  signal U2_Result_2_1_CYINIT_17311 : STD_LOGIC; 
  signal U2_Result_2_1_F : STD_LOGIC; 
  signal U2_Result_2_1_XORG_17300 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_1_CYSELF_17298 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXFAST_17297 : STD_LOGIC; 
  signal U2_Result_2_1_CYAND_17296 : STD_LOGIC; 
  signal U2_Result_2_1_FASTCARRY_17295 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXG2_17294 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXF2_17293 : STD_LOGIC; 
  signal U2_Result_2_1_LOGIC_ZERO_17292 : STD_LOGIC; 
  signal U2_Result_2_1_CYSELG_17283 : STD_LOGIC; 
  signal U2_Result_2_1_G : STD_LOGIC; 
  signal U2_Result_4_1_XORF_17350 : STD_LOGIC; 
  signal U2_Result_4_1_CYINIT_17349 : STD_LOGIC; 
  signal U2_Result_4_1_F : STD_LOGIC; 
  signal U2_Result_4_1_XORG_17338 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_1_CYSELF_17336 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXFAST_17335 : STD_LOGIC; 
  signal U2_Result_4_1_CYAND_17334 : STD_LOGIC; 
  signal U2_Result_4_1_FASTCARRY_17333 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXG2_17332 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXF2_17331 : STD_LOGIC; 
  signal U2_Result_4_1_LOGIC_ZERO_17330 : STD_LOGIC; 
  signal U2_Result_4_1_CYSELG_17321 : STD_LOGIC; 
  signal U2_Result_4_1_G : STD_LOGIC; 
  signal U2_Result_6_1_XORF_17388 : STD_LOGIC; 
  signal U2_Result_6_1_CYINIT_17387 : STD_LOGIC; 
  signal U2_Result_6_1_F : STD_LOGIC; 
  signal U2_Result_6_1_XORG_17376 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_1_CYSELF_17374 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXFAST_17373 : STD_LOGIC; 
  signal U2_Result_6_1_CYAND_17372 : STD_LOGIC; 
  signal U2_Result_6_1_FASTCARRY_17371 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXG2_17370 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXF2_17369 : STD_LOGIC; 
  signal U2_Result_6_1_LOGIC_ZERO_17368 : STD_LOGIC; 
  signal U2_Result_6_1_CYSELG_17359 : STD_LOGIC; 
  signal U2_Result_6_1_G : STD_LOGIC; 
  signal U2_Result_8_1_XORF_17419 : STD_LOGIC; 
  signal U2_Result_8_1_LOGIC_ZERO_17418 : STD_LOGIC; 
  signal U2_Result_8_1_CYINIT_17417 : STD_LOGIC; 
  signal U2_Result_8_1_CYSELF_17408 : STD_LOGIC; 
  signal U2_Result_8_1_F : STD_LOGIC; 
  signal U2_Result_8_1_XORG_17405 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_8_Q : STD_LOGIC; 
  signal U2_hcs_9_rt_17402 : STD_LOGIC; 
  signal U3_RM1_share0000_0_XORF_17455 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CYINIT_17454 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CY0F_17453 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CYSELF_17446 : STD_LOGIC; 
  signal U3_RM1_share0000_0_XORG_17442 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CYMUXG_17441 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_0_Q : STD_LOGIC; 
  signal U3_RM1_share0000_0_CY0G_17439 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CYSELG_17432 : STD_LOGIC; 
  signal U3_RM1_share0000_2_XORF_17494 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYINIT_17493 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CY0F_17492 : STD_LOGIC; 
  signal U3_RM1_share0000_2_XORG_17483 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_2_Q : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYSELF_17481 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYMUXFAST_17480 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYAND_17479 : STD_LOGIC; 
  signal U3_RM1_share0000_2_FASTCARRY_17478 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYMUXG2_17477 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYMUXF2_17476 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CY0G_17475 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYSELG_17468 : STD_LOGIC; 
  signal U3_RM1_share0000_4_XORF_17533 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYINIT_17532 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CY0F_17531 : STD_LOGIC; 
  signal U3_RM1_share0000_4_XORG_17522 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_4_Q : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYSELF_17520 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYMUXFAST_17519 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYAND_17518 : STD_LOGIC; 
  signal U3_RM1_share0000_4_FASTCARRY_17517 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYMUXG2_17516 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYMUXF2_17515 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CY0G_17514 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYSELG_17506 : STD_LOGIC; 
  signal U3_RM1_share0000_6_XORF_17572 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYINIT_17571 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CY0F_17570 : STD_LOGIC; 
  signal U3_RM1_share0000_6_XORG_17560 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_6_Q : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYSELF_17558 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYMUXFAST_17557 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYAND_17556 : STD_LOGIC; 
  signal U3_RM1_share0000_6_FASTCARRY_17555 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYMUXG2_17554 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYMUXF2_17553 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CY0G_17552 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYSELG_17544 : STD_LOGIC; 
  signal U3_RM1_share0000_8_XORF_17603 : STD_LOGIC; 
  signal U3_RM1_share0000_8_CYINIT_17602 : STD_LOGIC; 
  signal U3_RM1_share0000_8_CY0F_17601 : STD_LOGIC; 
  signal U3_RM1_share0000_8_CYSELF_17593 : STD_LOGIC; 
  signal U3_RM1_share0000_8_XORG_17590 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_8_Q : STD_LOGIC; 
  signal sig_tank1rom10s_0_XORF_17638 : STD_LOGIC; 
  signal sig_tank1rom10s_0_CYINIT_17637 : STD_LOGIC; 
  signal sig_tank1rom10s_0_CYSELF_17628 : STD_LOGIC; 
  signal sig_tank1rom10s_0_F : STD_LOGIC; 
  signal sig_tank1rom10s_0_BXINV_17626 : STD_LOGIC; 
  signal sig_tank1rom10s_0_XORG_17624 : STD_LOGIC; 
  signal sig_tank1rom10s_0_CYMUXG_17623 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_0_Q : STD_LOGIC; 
  signal sig_tank1rom10s_0_LOGIC_ZERO_17621 : STD_LOGIC; 
  signal sig_tank1rom10s_0_CYSELG_17612 : STD_LOGIC; 
  signal sig_tank1rom10s_0_G : STD_LOGIC; 
  signal sig_tank1rom10s_2_XORF_17676 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYINIT_17675 : STD_LOGIC; 
  signal sig_tank1rom10s_2_F : STD_LOGIC; 
  signal sig_tank1rom10s_2_XORG_17664 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_2_Q : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYSELF_17662 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYMUXFAST_17661 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYAND_17660 : STD_LOGIC; 
  signal sig_tank1rom10s_2_FASTCARRY_17659 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYMUXG2_17658 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYMUXF2_17657 : STD_LOGIC; 
  signal sig_tank1rom10s_2_LOGIC_ZERO_17656 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYSELG_17647 : STD_LOGIC; 
  signal sig_tank1rom10s_2_G : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_XORF_17715 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_17714 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT_17713 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_F : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_XORG_17702 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_4_Q : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_17700 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXFAST_17699 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYAND_17698 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_FASTCARRY_17697 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXG2_17696 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF2_17695 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ONE_17694 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG_17685 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_XORF_17753 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYINIT_17752 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_XORG_17741 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_6_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYSELF_17739 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYMUXFAST_17738 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYAND_17737 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_FASTCARRY_17736 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYMUXG2_17735 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYMUXF2_17734 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_LOGIC_ONE_17733 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYSELG_17724 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_XORF_17784 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_LOGIC_ONE_17783 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_CYINIT_17782 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_CYSELF_17773 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_XORG_17770 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_8_Q : STD_LOGIC; 
  signal nes_Result_0_XORF_17820 : STD_LOGIC; 
  signal nes_Result_0_LOGIC_ONE_17819 : STD_LOGIC; 
  signal nes_Result_0_CYINIT_17818 : STD_LOGIC; 
  signal nes_Result_0_CYSELF_17809 : STD_LOGIC; 
  signal nes_Result_0_BXINV_17807 : STD_LOGIC; 
  signal nes_Result_0_XORG_17805 : STD_LOGIC; 
  signal nes_Result_0_CYMUXG_17804 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_0_Q : STD_LOGIC; 
  signal nes_Result_0_LOGIC_ZERO_17802 : STD_LOGIC; 
  signal nes_Result_0_CYSELG_17793 : STD_LOGIC; 
  signal nes_Result_0_G : STD_LOGIC; 
  signal nes_Result_2_XORF_17858 : STD_LOGIC; 
  signal nes_Result_2_CYINIT_17857 : STD_LOGIC; 
  signal nes_Result_2_F : STD_LOGIC; 
  signal nes_Result_2_XORG_17846 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_2_Q : STD_LOGIC; 
  signal nes_Result_2_CYSELF_17844 : STD_LOGIC; 
  signal nes_Result_2_CYMUXFAST_17843 : STD_LOGIC; 
  signal nes_Result_2_CYAND_17842 : STD_LOGIC; 
  signal nes_Result_2_FASTCARRY_17841 : STD_LOGIC; 
  signal nes_Result_2_CYMUXG2_17840 : STD_LOGIC; 
  signal nes_Result_2_CYMUXF2_17839 : STD_LOGIC; 
  signal nes_Result_2_LOGIC_ZERO_17838 : STD_LOGIC; 
  signal nes_Result_2_CYSELG_17829 : STD_LOGIC; 
  signal nes_Result_2_G : STD_LOGIC; 
  signal nes_Result_4_XORF_17896 : STD_LOGIC; 
  signal nes_Result_4_CYINIT_17895 : STD_LOGIC; 
  signal nes_Result_4_F : STD_LOGIC; 
  signal nes_Result_4_XORG_17884 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_4_Q : STD_LOGIC; 
  signal nes_Result_4_CYSELF_17882 : STD_LOGIC; 
  signal nes_Result_4_CYMUXFAST_17881 : STD_LOGIC; 
  signal nes_Result_4_CYAND_17880 : STD_LOGIC; 
  signal nes_Result_4_FASTCARRY_17879 : STD_LOGIC; 
  signal nes_Result_4_CYMUXG2_17878 : STD_LOGIC; 
  signal nes_Result_4_CYMUXF2_17877 : STD_LOGIC; 
  signal nes_Result_4_LOGIC_ZERO_17876 : STD_LOGIC; 
  signal nes_Result_4_CYSELG_17867 : STD_LOGIC; 
  signal nes_Result_4_G : STD_LOGIC; 
  signal nes_Result_6_XORF_17934 : STD_LOGIC; 
  signal nes_Result_6_CYINIT_17933 : STD_LOGIC; 
  signal nes_Result_6_F : STD_LOGIC; 
  signal nes_Result_6_XORG_17922 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_6_Q : STD_LOGIC; 
  signal nes_Result_6_CYSELF_17920 : STD_LOGIC; 
  signal nes_Result_6_CYMUXFAST_17919 : STD_LOGIC; 
  signal nes_Result_6_CYAND_17918 : STD_LOGIC; 
  signal nes_Result_6_FASTCARRY_17917 : STD_LOGIC; 
  signal nes_Result_6_CYMUXG2_17916 : STD_LOGIC; 
  signal nes_Result_6_CYMUXF2_17915 : STD_LOGIC; 
  signal nes_Result_6_LOGIC_ZERO_17914 : STD_LOGIC; 
  signal nes_Result_6_CYSELG_17905 : STD_LOGIC; 
  signal nes_Result_6_G : STD_LOGIC; 
  signal nes_Result_8_XORF_17965 : STD_LOGIC; 
  signal nes_Result_8_LOGIC_ZERO_17964 : STD_LOGIC; 
  signal nes_Result_8_CYINIT_17963 : STD_LOGIC; 
  signal nes_Result_8_CYSELF_17954 : STD_LOGIC; 
  signal nes_Result_8_F : STD_LOGIC; 
  signal nes_Result_8_XORG_17951 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_8_Q : STD_LOGIC; 
  signal nes_counter_reg_9_rt_17948 : STD_LOGIC; 
  signal U3_Q_0_DXMUX_18014 : STD_LOGIC; 
  signal U3_Q_0_XORF_18012 : STD_LOGIC; 
  signal U3_Q_0_LOGIC_ONE_18011 : STD_LOGIC; 
  signal U3_Q_0_CYINIT_18010 : STD_LOGIC; 
  signal U3_Q_0_CYSELF_18001 : STD_LOGIC; 
  signal U3_Q_0_BXINV_17999 : STD_LOGIC; 
  signal U3_Q_0_DYMUX_17992 : STD_LOGIC; 
  signal U3_Q_0_XORG_17990 : STD_LOGIC; 
  signal U3_Q_0_CYMUXG_17989 : STD_LOGIC; 
  signal U3_Q_0_LOGIC_ZERO_17987 : STD_LOGIC; 
  signal U3_Q_0_CYSELG_17978 : STD_LOGIC; 
  signal U3_Q_0_G : STD_LOGIC; 
  signal U3_Q_0_SRINV_17976 : STD_LOGIC; 
  signal U3_Q_0_CLKINV_17975 : STD_LOGIC; 
  signal U3_Q_2_DXMUX_18070 : STD_LOGIC; 
  signal U3_Q_2_XORF_18068 : STD_LOGIC; 
  signal U3_Q_2_CYINIT_18067 : STD_LOGIC; 
  signal U3_Q_2_F : STD_LOGIC; 
  signal U3_Q_2_DYMUX_18051 : STD_LOGIC; 
  signal U3_Q_2_XORG_18049 : STD_LOGIC; 
  signal U3_Q_2_CYSELF_18047 : STD_LOGIC; 
  signal U3_Q_2_CYMUXFAST_18046 : STD_LOGIC; 
  signal U3_Q_2_CYAND_18045 : STD_LOGIC; 
  signal U3_Q_2_FASTCARRY_18044 : STD_LOGIC; 
  signal U3_Q_2_CYMUXG2_18043 : STD_LOGIC; 
  signal U3_Q_2_CYMUXF2_18042 : STD_LOGIC; 
  signal U3_Q_2_LOGIC_ZERO_18041 : STD_LOGIC; 
  signal U3_Q_2_CYSELG_18032 : STD_LOGIC; 
  signal U3_Q_2_G : STD_LOGIC; 
  signal U3_Q_2_SRINV_18030 : STD_LOGIC; 
  signal U3_Q_2_CLKINV_18029 : STD_LOGIC; 
  signal U3_Q_4_DXMUX_18126 : STD_LOGIC; 
  signal U3_Q_4_XORF_18124 : STD_LOGIC; 
  signal U3_Q_4_CYINIT_18123 : STD_LOGIC; 
  signal U3_Q_4_F : STD_LOGIC; 
  signal U3_Q_4_DYMUX_18107 : STD_LOGIC; 
  signal U3_Q_4_XORG_18105 : STD_LOGIC; 
  signal U3_Q_4_CYSELF_18103 : STD_LOGIC; 
  signal U3_Q_4_CYMUXFAST_18102 : STD_LOGIC; 
  signal U3_Q_4_CYAND_18101 : STD_LOGIC; 
  signal U3_Q_4_FASTCARRY_18100 : STD_LOGIC; 
  signal U3_Q_4_CYMUXG2_18099 : STD_LOGIC; 
  signal U3_Q_4_CYMUXF2_18098 : STD_LOGIC; 
  signal U3_Q_4_LOGIC_ZERO_18097 : STD_LOGIC; 
  signal U3_Q_4_CYSELG_18088 : STD_LOGIC; 
  signal U3_Q_4_G : STD_LOGIC; 
  signal U3_Q_4_SRINV_18086 : STD_LOGIC; 
  signal U3_Q_4_CLKINV_18085 : STD_LOGIC; 
  signal U3_Q_6_DXMUX_18182 : STD_LOGIC; 
  signal U3_Q_6_XORF_18180 : STD_LOGIC; 
  signal U3_Q_6_CYINIT_18179 : STD_LOGIC; 
  signal U3_Q_6_F : STD_LOGIC; 
  signal U3_Q_6_DYMUX_18163 : STD_LOGIC; 
  signal U3_Q_6_XORG_18161 : STD_LOGIC; 
  signal U3_Q_6_CYSELF_18159 : STD_LOGIC; 
  signal U3_Q_6_CYMUXFAST_18158 : STD_LOGIC; 
  signal U3_Q_6_CYAND_18157 : STD_LOGIC; 
  signal U3_Q_6_FASTCARRY_18156 : STD_LOGIC; 
  signal U3_Q_6_CYMUXG2_18155 : STD_LOGIC; 
  signal U3_Q_6_CYMUXF2_18154 : STD_LOGIC; 
  signal U3_Q_6_LOGIC_ZERO_18153 : STD_LOGIC; 
  signal U3_Q_6_CYSELG_18144 : STD_LOGIC; 
  signal U3_Q_6_G : STD_LOGIC; 
  signal U3_Q_6_SRINV_18142 : STD_LOGIC; 
  signal U3_Q_6_CLKINV_18141 : STD_LOGIC; 
  signal U3_Q_8_DXMUX_18238 : STD_LOGIC; 
  signal U3_Q_8_XORF_18236 : STD_LOGIC; 
  signal U3_Q_8_CYINIT_18235 : STD_LOGIC; 
  signal U3_Q_8_F : STD_LOGIC; 
  signal U3_Q_8_DYMUX_18219 : STD_LOGIC; 
  signal U3_Q_8_XORG_18217 : STD_LOGIC; 
  signal U3_Q_8_CYSELF_18215 : STD_LOGIC; 
  signal U3_Q_8_CYMUXFAST_18214 : STD_LOGIC; 
  signal U3_Q_8_CYAND_18213 : STD_LOGIC; 
  signal U3_Q_8_FASTCARRY_18212 : STD_LOGIC; 
  signal U3_Q_8_CYMUXG2_18211 : STD_LOGIC; 
  signal U3_Q_8_CYMUXF2_18210 : STD_LOGIC; 
  signal U3_Q_8_LOGIC_ZERO_18209 : STD_LOGIC; 
  signal U3_Q_8_CYSELG_18200 : STD_LOGIC; 
  signal U3_Q_8_G : STD_LOGIC; 
  signal U3_Q_8_SRINV_18198 : STD_LOGIC; 
  signal U3_Q_8_CLKINV_18197 : STD_LOGIC; 
  signal U3_Q_10_DXMUX_18294 : STD_LOGIC; 
  signal U3_Q_10_XORF_18292 : STD_LOGIC; 
  signal U3_Q_10_CYINIT_18291 : STD_LOGIC; 
  signal U3_Q_10_F : STD_LOGIC; 
  signal U3_Q_10_DYMUX_18275 : STD_LOGIC; 
  signal U3_Q_10_XORG_18273 : STD_LOGIC; 
  signal U3_Q_10_CYSELF_18271 : STD_LOGIC; 
  signal U3_Q_10_CYMUXFAST_18270 : STD_LOGIC; 
  signal U3_Q_10_CYAND_18269 : STD_LOGIC; 
  signal U3_Q_10_FASTCARRY_18268 : STD_LOGIC; 
  signal U3_Q_10_CYMUXG2_18267 : STD_LOGIC; 
  signal U3_Q_10_CYMUXF2_18266 : STD_LOGIC; 
  signal U3_Q_10_LOGIC_ZERO_18265 : STD_LOGIC; 
  signal U3_Q_10_CYSELG_18256 : STD_LOGIC; 
  signal U3_Q_10_G : STD_LOGIC; 
  signal U3_Q_10_SRINV_18254 : STD_LOGIC; 
  signal U3_Q_10_CLKINV_18253 : STD_LOGIC; 
  signal U3_Q_12_DXMUX_18350 : STD_LOGIC; 
  signal U3_Q_12_XORF_18348 : STD_LOGIC; 
  signal U3_Q_12_CYINIT_18347 : STD_LOGIC; 
  signal U3_Q_12_F : STD_LOGIC; 
  signal U3_Q_12_DYMUX_18331 : STD_LOGIC; 
  signal U3_Q_12_XORG_18329 : STD_LOGIC; 
  signal U3_Q_12_CYSELF_18327 : STD_LOGIC; 
  signal U3_Q_12_CYMUXFAST_18326 : STD_LOGIC; 
  signal U3_Q_12_CYAND_18325 : STD_LOGIC; 
  signal U3_Q_12_FASTCARRY_18324 : STD_LOGIC; 
  signal U3_Q_12_CYMUXG2_18323 : STD_LOGIC; 
  signal U3_Q_12_CYMUXF2_18322 : STD_LOGIC; 
  signal U3_Q_12_LOGIC_ZERO_18321 : STD_LOGIC; 
  signal U3_Q_12_CYSELG_18312 : STD_LOGIC; 
  signal U3_Q_12_G : STD_LOGIC; 
  signal U3_Q_12_SRINV_18310 : STD_LOGIC; 
  signal U3_Q_12_CLKINV_18309 : STD_LOGIC; 
  signal U3_Q_14_DXMUX_18406 : STD_LOGIC; 
  signal U3_Q_14_XORF_18404 : STD_LOGIC; 
  signal U3_Q_14_CYINIT_18403 : STD_LOGIC; 
  signal U3_Q_14_F : STD_LOGIC; 
  signal U3_Q_14_DYMUX_18387 : STD_LOGIC; 
  signal U3_Q_14_XORG_18385 : STD_LOGIC; 
  signal U3_Q_14_CYSELF_18383 : STD_LOGIC; 
  signal U3_Q_14_CYMUXFAST_18382 : STD_LOGIC; 
  signal U3_Q_14_CYAND_18381 : STD_LOGIC; 
  signal U3_Q_14_FASTCARRY_18380 : STD_LOGIC; 
  signal U3_Q_14_CYMUXG2_18379 : STD_LOGIC; 
  signal U3_Q_14_CYMUXF2_18378 : STD_LOGIC; 
  signal U3_Q_14_LOGIC_ZERO_18377 : STD_LOGIC; 
  signal U3_Q_14_CYSELG_18368 : STD_LOGIC; 
  signal U3_Q_14_G : STD_LOGIC; 
  signal U3_Q_14_SRINV_18366 : STD_LOGIC; 
  signal U3_Q_14_CLKINV_18365 : STD_LOGIC; 
  signal U3_Q_16_DXMUX_18462 : STD_LOGIC; 
  signal U3_Q_16_XORF_18460 : STD_LOGIC; 
  signal U3_Q_16_CYINIT_18459 : STD_LOGIC; 
  signal U3_Q_16_F : STD_LOGIC; 
  signal U3_Q_16_DYMUX_18443 : STD_LOGIC; 
  signal U3_Q_16_XORG_18441 : STD_LOGIC; 
  signal U3_Q_16_CYSELF_18439 : STD_LOGIC; 
  signal U3_Q_16_CYMUXFAST_18438 : STD_LOGIC; 
  signal U3_Q_16_CYAND_18437 : STD_LOGIC; 
  signal U3_Q_16_FASTCARRY_18436 : STD_LOGIC; 
  signal U3_Q_16_CYMUXG2_18435 : STD_LOGIC; 
  signal U3_Q_16_CYMUXF2_18434 : STD_LOGIC; 
  signal U3_Q_16_LOGIC_ZERO_18433 : STD_LOGIC; 
  signal U3_Q_16_CYSELG_18424 : STD_LOGIC; 
  signal U3_Q_16_G : STD_LOGIC; 
  signal U3_Q_16_SRINV_18422 : STD_LOGIC; 
  signal U3_Q_16_CLKINV_18421 : STD_LOGIC; 
  signal U3_q_181_DXMUX_18518 : STD_LOGIC; 
  signal U3_q_181_XORF_18516 : STD_LOGIC; 
  signal U3_q_181_CYINIT_18515 : STD_LOGIC; 
  signal U3_q_181_F : STD_LOGIC; 
  signal U3_q_181_DYMUX_18499 : STD_LOGIC; 
  signal U3_q_181_XORG_18497 : STD_LOGIC; 
  signal U3_q_181_CYSELF_18495 : STD_LOGIC; 
  signal U3_q_181_CYMUXFAST_18494 : STD_LOGIC; 
  signal U3_q_181_CYAND_18493 : STD_LOGIC; 
  signal U3_q_181_FASTCARRY_18492 : STD_LOGIC; 
  signal U3_q_181_CYMUXG2_18491 : STD_LOGIC; 
  signal U3_q_181_CYMUXF2_18490 : STD_LOGIC; 
  signal U3_q_181_LOGIC_ZERO_18489 : STD_LOGIC; 
  signal U3_q_181_CYSELG_18480 : STD_LOGIC; 
  signal U3_q_181_G : STD_LOGIC; 
  signal U3_q_181_SRINV_18478 : STD_LOGIC; 
  signal U3_q_181_CLKINV_18477 : STD_LOGIC; 
  signal U3_q_201_DXMUX_18544 : STD_LOGIC; 
  signal U3_q_201_XORF_18542 : STD_LOGIC; 
  signal U3_q_201_CYINIT_18541 : STD_LOGIC; 
  signal U3_q_201_rt_18539 : STD_LOGIC; 
  signal U3_q_201_CLKINV_18530 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_F5MUX_18580 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_18578 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_BXINV_18573 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_F6MUX_18572 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_18570 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_BYINV_18565 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_F5MUX_18610 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_71_18608 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_BXINV_18602 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_F6MUX_18601 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_18599 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_BYINV_18593 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_F5MUX_18640 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_73_18638 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_BXINV_18632 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_F6MUX_18631 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_83_18629 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_BYINV_18623 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_F5MUX_18670 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_84_18668 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_BXINV_18662 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_F6MUX_18661 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_91_18659 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_BYINV_18653 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_F5MUX_18700 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_72_18698 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_BXINV_18693 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_F6MUX_18692 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_81_18690 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_BYINV_18684 : STD_LOGIC; 
  signal U3_M2a_mux0000_F5MUX_18731 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_82_18729 : STD_LOGIC; 
  signal U3_M2a_mux0000_BXINV_18723 : STD_LOGIC; 
  signal U3_M2a_mux0000_F6MUX_18721 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_9_18719 : STD_LOGIC; 
  signal U3_M2a_mux0000_BYINV_18713 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_F5MUX_18761 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_85_18759 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_BXINV_18753 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_F6MUX_18752 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_92_18750 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_BYINV_18744 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_f5_F5MUX_18785 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_93_18783 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_f5_BXINV_18777 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_10_18775 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_F5MUX_18815 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_18813 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_BXINV_18807 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_F6MUX_18806 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_18804 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_BYINV_18798 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_F5MUX_18845 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_71_18843 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_BXINV_18837 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_F6MUX_18836 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_18834 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_BYINV_18828 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_F5MUX_18875 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_73_18873 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_BXINV_18867 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_F6MUX_18866 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_83_18864 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_BYINV_18858 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_F5MUX_18905 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_84_18903 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_BXINV_18897 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_F6MUX_18896 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_91_18894 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_BYINV_18888 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_F5MUX_18935 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_72_18933 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_BXINV_18927 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_F6MUX_18926 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_81_18924 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_BYINV_18918 : STD_LOGIC; 
  signal U3_M2_mux0000_F5MUX_18966 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_82_18964 : STD_LOGIC; 
  signal U3_M2_mux0000_BXINV_18958 : STD_LOGIC; 
  signal U3_M2_mux0000_F6MUX_18956 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_9_18954 : STD_LOGIC; 
  signal U3_M2_mux0000_BYINV_18948 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_F5MUX_18996 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_85_18994 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_BXINV_18988 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_F6MUX_18987 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_92_18985 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_BYINV_18979 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_f5_F5MUX_19020 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_93_19018 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_f5_BXINV_19012 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_10_19010 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_F5MUX_19050 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_19048 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_BXINV_19042 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_F6MUX_19041 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_19039 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_BYINV_19033 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_F5MUX_19080 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_71_19078 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_BXINV_19072 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_F6MUX_19071 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_19069 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_BYINV_19063 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_F5MUX_19110 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_73_19108 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_BXINV_19102 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_F6MUX_19101 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_83_19099 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_BYINV_19094 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_F5MUX_19140 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_84_19138 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_BXINV_19132 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_F6MUX_19131 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_91_19129 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_BYINV_19123 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_F5MUX_19170 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_72_19168 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_BXINV_19162 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_F6MUX_19161 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_81_19159 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_BYINV_19153 : STD_LOGIC; 
  signal U3_M1_mux0000_F5MUX_19201 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_82_19199 : STD_LOGIC; 
  signal U3_M1_mux0000_BXINV_19193 : STD_LOGIC; 
  signal U3_M1_mux0000_F6MUX_19191 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_9_19189 : STD_LOGIC; 
  signal U3_M1_mux0000_BYINV_19183 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_F5MUX_19231 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_85_19229 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_BXINV_19223 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_F6MUX_19222 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_92_19220 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_BYINV_19214 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_f5_F5MUX_19255 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_93_19253 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_f5_BXINV_19247 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_10_19245 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_F5MUX_19285 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_19283 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_BXINV_19278 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_F6MUX_19277 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_19275 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_BYINV_19269 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_F5MUX_19315 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_71_19313 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_BXINV_19307 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_F6MUX_19306 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_19304 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_BYINV_19298 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_F5MUX_19345 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_73_19343 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_BXINV_19337 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_F6MUX_19336 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_83_19334 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_BYINV_19328 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_F5MUX_19375 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_84_19373 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_BXINV_19367 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_F6MUX_19366 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_91_19364 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_BYINV_19358 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_F5MUX_19405 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_72_19403 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_BXINV_19397 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_F6MUX_19396 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_81_19394 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_BYINV_19388 : STD_LOGIC; 
  signal U3_M1a_mux0000_F5MUX_19436 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_82_19434 : STD_LOGIC; 
  signal U3_M1a_mux0000_BXINV_19428 : STD_LOGIC; 
  signal U3_M1a_mux0000_F6MUX_19426 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_9_19424 : STD_LOGIC; 
  signal U3_M1a_mux0000_BYINV_19418 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_F5MUX_19466 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_85_19464 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_BXINV_19458 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_F6MUX_19457 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_92_19455 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_BYINV_19449 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_f5_F5MUX_19490 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_93_19488 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_f5_BXINV_19482 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_10_19480 : STD_LOGIC; 
  signal U3_tank110sM_mux0000_F5MUX_19521 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_4_19519 : STD_LOGIC; 
  signal U3_tank110sM_mux0000_BXINV_19513 : STD_LOGIC; 
  signal U3_tank110sM_mux0000_F6MUX_19511 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_5_19509 : STD_LOGIC; 
  signal U3_tank110sM_mux0000_BYINV_19503 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_4_f5_F5MUX_19545 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_51_19543 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_4_f5_BXINV_19537 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_6_19535 : STD_LOGIC; 
  signal U3_tank21sM_mux0000_F5MUX_19576 : STD_LOGIC; 
  signal U3_Mmux_tank21sM_mux0000_4_19574 : STD_LOGIC; 
  signal U3_tank21sM_mux0000_BXINV_19568 : STD_LOGIC; 
  signal U3_tank21sM_mux0000_F6MUX_19566 : STD_LOGIC; 
  signal U3_Mmux_tank21sM_mux0000_5_19564 : STD_LOGIC; 
  signal U3_tank21sM_mux0000_BYINV_19558 : STD_LOGIC; 
  signal U3_Mmux_tank21sM_mux0000_4_f5_F5MUX_19600 : STD_LOGIC; 
  signal U3_Mmux_tank21sM_mux0000_51_19598 : STD_LOGIC; 
  signal U3_Mmux_tank21sM_mux0000_4_f5_BXINV_19592 : STD_LOGIC; 
  signal U3_Mmux_tank21sM_mux0000_6_19590 : STD_LOGIC; 
  signal U3_tank210sM_mux0000_F5MUX_19631 : STD_LOGIC; 
  signal U3_Mmux_tank210sM_mux0000_4_19629 : STD_LOGIC; 
  signal U3_tank210sM_mux0000_BXINV_19623 : STD_LOGIC; 
  signal U3_tank210sM_mux0000_F6MUX_19621 : STD_LOGIC; 
  signal U3_Mmux_tank210sM_mux0000_5_19619 : STD_LOGIC; 
  signal U3_tank210sM_mux0000_BYINV_19613 : STD_LOGIC; 
  signal U3_Mmux_tank210sM_mux0000_4_f5_F5MUX_19655 : STD_LOGIC; 
  signal U3_Mmux_tank210sM_mux0000_51_19653 : STD_LOGIC; 
  signal U3_Mmux_tank210sM_mux0000_4_f5_BXINV_19647 : STD_LOGIC; 
  signal U3_Mmux_tank210sM_mux0000_6_19645 : STD_LOGIC; 
  signal U3_tank11sM_mux0000_F5MUX_19686 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_4_19684 : STD_LOGIC; 
  signal U3_tank11sM_mux0000_BXINV_19678 : STD_LOGIC; 
  signal U3_tank11sM_mux0000_F6MUX_19676 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_5_19674 : STD_LOGIC; 
  signal U3_tank11sM_mux0000_BYINV_19668 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_4_f5_F5MUX_19710 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_51_19708 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_4_f5_BXINV_19702 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_6_19700 : STD_LOGIC; 
  signal M2a_3_F5MUX_19731 : STD_LOGIC; 
  signal M2a_3_BXINV_19730 : STD_LOGIC; 
  signal M2a_3_F6MUX_19728 : STD_LOGIC; 
  signal M2a_3_1_19726 : STD_LOGIC; 
  signal M2a_3_BYINV_19721 : STD_LOGIC; 
  signal M2a_3_f5_F5MUX_19755 : STD_LOGIC; 
  signal M2a_3_2_19753 : STD_LOGIC; 
  signal M2a_3_f5_BXINV_19748 : STD_LOGIC; 
  signal M2a_3_3_19746 : STD_LOGIC; 
  signal dp_O : STD_LOGIC; 
  signal ja1_INBUF : STD_LOGIC; 
  signal ja2_O : STD_LOGIC; 
  signal ja3_O : STD_LOGIC; 
  signal a_to_g_0_O : STD_LOGIC; 
  signal a_to_g_1_O : STD_LOGIC; 
  signal a_to_g_2_O : STD_LOGIC; 
  signal a_to_g_3_O : STD_LOGIC; 
  signal a_to_g_4_O : STD_LOGIC; 
  signal a_to_g_5_O : STD_LOGIC; 
  signal a_to_g_6_O : STD_LOGIC; 
  signal mclk_INBUF : STD_LOGIC; 
  signal blue_0_O : STD_LOGIC; 
  signal blue_1_O : STD_LOGIC; 
  signal an_0_O : STD_LOGIC; 
  signal an_1_O : STD_LOGIC; 
  signal an_2_O : STD_LOGIC; 
  signal an_3_O : STD_LOGIC; 
  signal ld_0_O : STD_LOGIC; 
  signal ld_1_O : STD_LOGIC; 
  signal ld_2_O : STD_LOGIC; 
  signal ld_3_O : STD_LOGIC; 
  signal ld_4_O : STD_LOGIC; 
  signal ld_5_O : STD_LOGIC; 
  signal ld_6_O : STD_LOGIC; 
  signal ld_7_O : STD_LOGIC; 
  signal sw_0_INBUF : STD_LOGIC; 
  signal sw_1_INBUF : STD_LOGIC; 
  signal sw_2_INBUF : STD_LOGIC; 
  signal sw_3_INBUF : STD_LOGIC; 
  signal sw_4_INBUF : STD_LOGIC; 
  signal sw_5_INBUF : STD_LOGIC; 
  signal sw_6_INBUF : STD_LOGIC; 
  signal sw_7_INBUF : STD_LOGIC; 
  signal hsync_O : STD_LOGIC; 
  signal vsync_O : STD_LOGIC; 
  signal btn_0_INBUF : STD_LOGIC; 
  signal btn_1_INBUF : STD_LOGIC; 
  signal btn_2_INBUF : STD_LOGIC; 
  signal btn_3_INBUF : STD_LOGIC; 
  signal red_0_O : STD_LOGIC; 
  signal red_1_O : STD_LOGIC; 
  signal red_2_O : STD_LOGIC; 
  signal green_0_O : STD_LOGIC; 
  signal green_1_O : STD_LOGIC; 
  signal green_2_O : STD_LOGIC; 
  signal U1_q_17_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_17_BUFG_I0_INV : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal U3_q_20_BUFG_S_INVNOT : STD_LOGIC; 
  signal U3_q_20_BUFG_I0_INV : STD_LOGIC; 
  signal U1_q_0_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_0_BUFG_I0_INV : STD_LOGIC; 
  signal U3_q_18_BUFG_S_INVNOT : STD_LOGIC; 
  signal U3_q_18_BUFG_I0_INV : STD_LOGIC; 
  signal U3_q_19_BUFG_S_INVNOT : STD_LOGIC; 
  signal U3_q_19_BUFG_I0_INV : STD_LOGIC; 
  signal tank1font10s_B10_DIA3 : STD_LOGIC; 
  signal tank1font10s_B10_DIA2 : STD_LOGIC; 
  signal tank1font10s_B10_DIA1 : STD_LOGIC; 
  signal tank1font10s_B10_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal tank1font10s_B6_DIA3 : STD_LOGIC; 
  signal tank1font10s_B6_DIA2 : STD_LOGIC; 
  signal tank1font10s_B6_DIA1 : STD_LOGIC; 
  signal tank1font10s_B6_DIA0 : STD_LOGIC; 
  signal tank2font10s_B10_DIA3 : STD_LOGIC; 
  signal tank2font10s_B10_DIA2 : STD_LOGIC; 
  signal tank2font10s_B10_DIA1 : STD_LOGIC; 
  signal tank2font10s_B10_DIA0 : STD_LOGIC; 
  signal tank1font1s_B10_DIA3 : STD_LOGIC; 
  signal tank1font1s_B10_DIA2 : STD_LOGIC; 
  signal tank1font1s_B10_DIA1 : STD_LOGIC; 
  signal tank1font1s_B10_DIA0 : STD_LOGIC; 
  signal tank2font10s_B6_DIA3 : STD_LOGIC; 
  signal tank2font10s_B6_DIA2 : STD_LOGIC; 
  signal tank2font10s_B6_DIA1 : STD_LOGIC; 
  signal tank2font10s_B6_DIA0 : STD_LOGIC; 
  signal tank1font1s_B6_DIA3 : STD_LOGIC; 
  signal tank1font1s_B6_DIA2 : STD_LOGIC; 
  signal tank1font1s_B6_DIA1 : STD_LOGIC; 
  signal tank1font1s_B6_DIA0 : STD_LOGIC; 
  signal tank2font1s_B10_DIA3 : STD_LOGIC; 
  signal tank2font1s_B10_DIA2 : STD_LOGIC; 
  signal tank2font1s_B10_DIA1 : STD_LOGIC; 
  signal tank2font1s_B10_DIA0 : STD_LOGIC; 
  signal tank2font1s_B6_DIA3 : STD_LOGIC; 
  signal tank2font1s_B6_DIA2 : STD_LOGIC; 
  signal tank2font1s_B6_DIA1 : STD_LOGIC; 
  signal tank2font1s_B6_DIA0 : STD_LOGIC; 
  signal x7_digit_1_F5MUX_20661 : STD_LOGIC; 
  signal x7_Mmux_digit_31_20659 : STD_LOGIC; 
  signal x7_digit_1_BXINV_20653 : STD_LOGIC; 
  signal x7_Mmux_digit_41_20651 : STD_LOGIC; 
  signal x7_digit_2_F5MUX_20686 : STD_LOGIC; 
  signal N527 : STD_LOGIC; 
  signal x7_digit_2_BXINV_20678 : STD_LOGIC; 
  signal N526 : STD_LOGIC; 
  signal x7_digit_3_F5MUX_20711 : STD_LOGIC; 
  signal N529 : STD_LOGIC; 
  signal x7_digit_3_BXINV_20704 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal U3_spriteonB4_and00009_F5MUX_20736 : STD_LOGIC; 
  signal U3_spriteonB4_and000091_20734 : STD_LOGIC; 
  signal U3_spriteonB4_and00009_BXINV_20729 : STD_LOGIC; 
  signal U3_spriteonB4_and00009_G : STD_LOGIC; 
  signal selector_red_1_11_F5MUX_20761 : STD_LOGIC; 
  signal selector_red_1_111_20759 : STD_LOGIC; 
  signal selector_red_1_11_BXINV_20753 : STD_LOGIC; 
  signal selector_red_1_112_20751 : STD_LOGIC; 
  signal N76_F5MUX_20786 : STD_LOGIC; 
  signal M1_4_SW1 : STD_LOGIC; 
  signal N76_BXINV_20779 : STD_LOGIC; 
  signal M1_4_SW11_20777 : STD_LOGIC; 
  signal N464_F5MUX_20813 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_SW0 : STD_LOGIC; 
  signal N464_BXINV_20806 : STD_LOGIC; 
  signal N444 : STD_LOGIC; 
  signal N320_F5MUX_20838 : STD_LOGIC; 
  signal N617 : STD_LOGIC; 
  signal N320_BXINV_20829 : STD_LOGIC; 
  signal N616 : STD_LOGIC; 
  signal N378_F5MUX_20863 : STD_LOGIC; 
  signal N587 : STD_LOGIC; 
  signal N378_BXINV_20856 : STD_LOGIC; 
  signal N586 : STD_LOGIC; 
  signal N236_F5MUX_20888 : STD_LOGIC; 
  signal N647 : STD_LOGIC; 
  signal N236_BXINV_20881 : STD_LOGIC; 
  signal N646 : STD_LOGIC; 
  signal N322_F5MUX_20913 : STD_LOGIC; 
  signal N663 : STD_LOGIC; 
  signal N322_BXINV_20906 : STD_LOGIC; 
  signal N662 : STD_LOGIC; 
  signal N326_F5MUX_20938 : STD_LOGIC; 
  signal N525 : STD_LOGIC; 
  signal N326_BXINV_20930 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal M1a_26_F5MUX_20963 : STD_LOGIC; 
  signal N559 : STD_LOGIC; 
  signal M1a_26_BXINV_20956 : STD_LOGIC; 
  signal N558 : STD_LOGIC; 
  signal M1a_27_F5MUX_20988 : STD_LOGIC; 
  signal N635 : STD_LOGIC; 
  signal M1a_27_BXINV_20981 : STD_LOGIC; 
  signal N634 : STD_LOGIC; 
  signal N316_F5MUX_21013 : STD_LOGIC; 
  signal N591 : STD_LOGIC; 
  signal N316_BXINV_21006 : STD_LOGIC; 
  signal N590 : STD_LOGIC; 
  signal N246_F5MUX_21038 : STD_LOGIC; 
  signal N625 : STD_LOGIC; 
  signal N246_BXINV_21029 : STD_LOGIC; 
  signal N624 : STD_LOGIC; 
  signal N376_F5MUX_21063 : STD_LOGIC; 
  signal N651 : STD_LOGIC; 
  signal N376_BXINV_21056 : STD_LOGIC; 
  signal N650 : STD_LOGIC; 
  signal N318_F5MUX_21088 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal N318_BXINV_21080 : STD_LOGIC; 
  signal N642 : STD_LOGIC; 
  signal M1a_11_F5MUX_21113 : STD_LOGIC; 
  signal N675 : STD_LOGIC; 
  signal M1a_11_BXINV_21105 : STD_LOGIC; 
  signal N674 : STD_LOGIC; 
  signal blue_1_OBUF_F5MUX_21138 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal blue_1_OBUF_BXINV_21131 : STD_LOGIC; 
  signal N490 : STD_LOGIC; 
  signal M2a_22_F5MUX_21163 : STD_LOGIC; 
  signal N597 : STD_LOGIC; 
  signal M2a_22_BXINV_21156 : STD_LOGIC; 
  signal N596 : STD_LOGIC; 
  signal M1a_8_F5MUX_21188 : STD_LOGIC; 
  signal M1a_8_1 : STD_LOGIC; 
  signal M1a_8_BXINVNOT : STD_LOGIC; 
  signal M1a_8_11_21179 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000_F5MUX_21213 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000235 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000_BXINV_21206 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt00002351_21204 : STD_LOGIC; 
  signal M1_5_F5MUX_21238 : STD_LOGIC; 
  signal N599 : STD_LOGIC; 
  signal M1_5_BXINV_21231 : STD_LOGIC; 
  signal N598 : STD_LOGIC; 
  signal M1_8_F5MUX_21263 : STD_LOGIC; 
  signal N547 : STD_LOGIC; 
  signal M1_8_BXINV_21256 : STD_LOGIC; 
  signal N546 : STD_LOGIC; 
  signal U3_font4_2_F5MUX_21288 : STD_LOGIC; 
  signal U3_font4_2_1_21286 : STD_LOGIC; 
  signal U3_font4_2_BXINV_21281 : STD_LOGIC; 
  signal U3_font4_2_2_21279 : STD_LOGIC; 
  signal U3_Madd_tank2ascii1s_add0000_cy_4_F5MUX_21313 : STD_LOGIC; 
  signal U3_Madd_tank2ascii1s_add0000_cy_4_F : STD_LOGIC; 
  signal U3_Madd_tank2ascii1s_add0000_cy_4_BXINV_21302 : STD_LOGIC; 
  signal U3_font4_4_Q : STD_LOGIC; 
  signal N350_F5MUX_21338 : STD_LOGIC; 
  signal N667 : STD_LOGIC; 
  signal N350_BXINV_21331 : STD_LOGIC; 
  signal N666 : STD_LOGIC; 
  signal N314_F5MUX_21363 : STD_LOGIC; 
  signal N645 : STD_LOGIC; 
  signal N314_BXINV_21355 : STD_LOGIC; 
  signal N644 : STD_LOGIC; 
  signal U3_RMht1_5_DXMUX_21394 : STD_LOGIC; 
  signal U3_RMht1_5_F5MUX_21392 : STD_LOGIC; 
  signal N499 : STD_LOGIC; 
  signal U3_RMht1_5_BXINV_21384 : STD_LOGIC; 
  signal N498 : STD_LOGIC; 
  signal U3_RMht1_5_CLKINV_21377 : STD_LOGIC; 
  signal U3_RMht1_5_CEINV_21376 : STD_LOGIC; 
  signal U3_RMht2_5_DXMUX_21428 : STD_LOGIC; 
  signal U3_RMht2_5_F5MUX_21426 : STD_LOGIC; 
  signal N497 : STD_LOGIC; 
  signal U3_RMht2_5_BXINV_21418 : STD_LOGIC; 
  signal N496 : STD_LOGIC; 
  signal U3_RMht2_5_CLKINV_21411 : STD_LOGIC; 
  signal U3_RMht2_5_CEINV_21410 : STD_LOGIC; 
  signal M1_31_25_F5MUX_21456 : STD_LOGIC; 
  signal M1_31_251_21454 : STD_LOGIC; 
  signal M1_31_25_BXINV_21448 : STD_LOGIC; 
  signal M1_31_252_21446 : STD_LOGIC; 
  signal N272_F5MUX_21481 : STD_LOGIC; 
  signal N545 : STD_LOGIC; 
  signal N272_BXINVNOT : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal M1_25_54_F5MUX_21506 : STD_LOGIC; 
  signal M1_25_541_21504 : STD_LOGIC; 
  signal M1_25_54_BXINV_21498 : STD_LOGIC; 
  signal M1_25_542_21496 : STD_LOGIC; 
  signal U3_font2_2_F5MUX_21531 : STD_LOGIC; 
  signal N489 : STD_LOGIC; 
  signal U3_font2_2_BXINV_21524 : STD_LOGIC; 
  signal N488 : STD_LOGIC; 
  signal M2_10_23_F5MUX_21556 : STD_LOGIC; 
  signal M2_10_231_21554 : STD_LOGIC; 
  signal M2_10_23_BXINV_21549 : STD_LOGIC; 
  signal M2_10_232_21547 : STD_LOGIC; 
  signal M1_27_45_F5MUX_21581 : STD_LOGIC; 
  signal M1_27_451_21579 : STD_LOGIC; 
  signal M1_27_45_BXINV_21574 : STD_LOGIC; 
  signal M1_27_452_21572 : STD_LOGIC; 
  signal M1_28_33_F5MUX_21606 : STD_LOGIC; 
  signal M1_28_331_21604 : STD_LOGIC; 
  signal M1_28_33_BXINV_21599 : STD_LOGIC; 
  signal M1_28_332_21597 : STD_LOGIC; 
  signal M1_24_F5MUX_21631 : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal M1_24_BXINV_21624 : STD_LOGIC; 
  signal N656 : STD_LOGIC; 
  signal M1_25_F5MUX_21656 : STD_LOGIC; 
  signal N631 : STD_LOGIC; 
  signal M1_25_BXINV_21649 : STD_LOGIC; 
  signal N630 : STD_LOGIC; 
  signal M1_29_26_F5MUX_21681 : STD_LOGIC; 
  signal M1_29_261_21679 : STD_LOGIC; 
  signal M1_29_26_BXINV_21672 : STD_LOGIC; 
  signal M1_29_262_21670 : STD_LOGIC; 
  signal M1_26_F5MUX_21706 : STD_LOGIC; 
  signal N629 : STD_LOGIC; 
  signal M1_26_BXINV_21699 : STD_LOGIC; 
  signal N628 : STD_LOGIC; 
  signal M1_27_119_F5MUX_21731 : STD_LOGIC; 
  signal N553 : STD_LOGIC; 
  signal M1_27_119_BXINV_21724 : STD_LOGIC; 
  signal N552 : STD_LOGIC; 
  signal M1_27_F5MUX_21756 : STD_LOGIC; 
  signal N633 : STD_LOGIC; 
  signal M1_27_BXINV_21749 : STD_LOGIC; 
  signal N632 : STD_LOGIC; 
  signal M1_29_F5MUX_21781 : STD_LOGIC; 
  signal N569 : STD_LOGIC; 
  signal M1_29_BXINV_21774 : STD_LOGIC; 
  signal N568 : STD_LOGIC; 
  signal U3_RMcnt_2_DXMUX_21817 : STD_LOGIC; 
  signal U3_RMcnt_2_F5MUX_21815 : STD_LOGIC; 
  signal U3_RMht1_2_rt_21813 : STD_LOGIC; 
  signal U3_RMcnt_2_BXINV_21805 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_2_1 : STD_LOGIC; 
  signal U3_RMcnt_2_CLKINV_21795 : STD_LOGIC; 
  signal U3_RMcnt_2_CEINV_21794 : STD_LOGIC; 
  signal M1_10_F5MUX_21852 : STD_LOGIC; 
  signal M1_10_1_21850 : STD_LOGIC; 
  signal M1_10_BXINV_21845 : STD_LOGIC; 
  signal M1_10_2 : STD_LOGIC; 
  signal U3_RMcnt_4_DXMUX_21888 : STD_LOGIC; 
  signal U3_RMcnt_4_F5MUX_21886 : STD_LOGIC; 
  signal U3_RMht1_4_rt_21884 : STD_LOGIC; 
  signal U3_RMcnt_4_BXINV_21876 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_4_1 : STD_LOGIC; 
  signal U3_RMcnt_4_CLKINV_21866 : STD_LOGIC; 
  signal U3_RMcnt_4_CEINV_21865 : STD_LOGIC; 
  signal M2_22_F5MUX_21921 : STD_LOGIC; 
  signal M2_22_1_21919 : STD_LOGIC; 
  signal M2_22_BXINV_21914 : STD_LOGIC; 
  signal M2_22_2_21912 : STD_LOGIC; 
  signal U3_font1_0_F5MUX_21946 : STD_LOGIC; 
  signal U3_font1_0_1 : STD_LOGIC; 
  signal U3_font1_0_BXINV_21939 : STD_LOGIC; 
  signal U3_font1_0_G : STD_LOGIC; 
  signal U3_font2_0_F5MUX_21971 : STD_LOGIC; 
  signal U3_font2_0_1 : STD_LOGIC; 
  signal U3_font2_0_BXINV_21964 : STD_LOGIC; 
  signal U3_RMht1_0_rt_21962 : STD_LOGIC; 
  signal blue_0_OBUF_F5MUX_21996 : STD_LOGIC; 
  signal N493 : STD_LOGIC; 
  signal blue_0_OBUF_BXINV_21988 : STD_LOGIC; 
  signal N492 : STD_LOGIC; 
  signal M2_5_103_F5MUX_22021 : STD_LOGIC; 
  signal M2_5_1031_22019 : STD_LOGIC; 
  signal M2_5_103_BXINV_22014 : STD_LOGIC; 
  signal M2_5_1032_22012 : STD_LOGIC; 
  signal M2_5_160_F5MUX_22046 : STD_LOGIC; 
  signal M2_5_1601_22044 : STD_LOGIC; 
  signal M2_5_160_BXINV_22039 : STD_LOGIC; 
  signal M2_5_1602_22037 : STD_LOGIC; 
  signal N406_F5MUX_22071 : STD_LOGIC; 
  signal N593 : STD_LOGIC; 
  signal N406_BXINV_22064 : STD_LOGIC; 
  signal N592 : STD_LOGIC; 
  signal N412_F5MUX_22096 : STD_LOGIC; 
  signal N575 : STD_LOGIC; 
  signal N412_BXINV_22089 : STD_LOGIC; 
  signal N574 : STD_LOGIC; 
  signal N250_F5MUX_22121 : STD_LOGIC; 
  signal N661 : STD_LOGIC; 
  signal N250_BXINV_22114 : STD_LOGIC; 
  signal N660 : STD_LOGIC; 
  signal N248_F5MUX_22146 : STD_LOGIC; 
  signal M1a_12_bdd0_rt_22144 : STD_LOGIC; 
  signal N248_BXINV_22136 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_82_SW0 : STD_LOGIC; 
  signal M1_11_F5MUX_22171 : STD_LOGIC; 
  signal N641 : STD_LOGIC; 
  signal M1_11_BXINV_22164 : STD_LOGIC; 
  signal N640 : STD_LOGIC; 
  signal M1_20_F5MUX_22196 : STD_LOGIC; 
  signal N671 : STD_LOGIC; 
  signal M1_20_BXINV_22189 : STD_LOGIC; 
  signal N670 : STD_LOGIC; 
  signal M1_18_F5MUX_22221 : STD_LOGIC; 
  signal N601 : STD_LOGIC; 
  signal M1_18_BXINV_22214 : STD_LOGIC; 
  signal N600 : STD_LOGIC; 
  signal M2_11_F5MUX_22246 : STD_LOGIC; 
  signal N561 : STD_LOGIC; 
  signal M2_11_BXINV_22239 : STD_LOGIC; 
  signal N560 : STD_LOGIC; 
  signal M1_2_F5MUX_22271 : STD_LOGIC; 
  signal N673 : STD_LOGIC; 
  signal M1_2_BXINV_22264 : STD_LOGIC; 
  signal N672 : STD_LOGIC; 
  signal M2_23_F5MUX_22296 : STD_LOGIC; 
  signal N505 : STD_LOGIC; 
  signal M2_23_BXINV_22289 : STD_LOGIC; 
  signal N504 : STD_LOGIC; 
  signal M2_28_F5MUX_22321 : STD_LOGIC; 
  signal N585 : STD_LOGIC; 
  signal M2_28_BXINV_22314 : STD_LOGIC; 
  signal N584 : STD_LOGIC; 
  signal M2a_4_76_F5MUX_22346 : STD_LOGIC; 
  signal M2a_4_761_rt_22344 : STD_LOGIC; 
  signal M2a_4_76_BXINV_22336 : STD_LOGIC; 
  signal M2a_4_762_22334 : STD_LOGIC; 
  signal M2a_8_F5MUX_22371 : STD_LOGIC; 
  signal M2a_8_94 : STD_LOGIC; 
  signal M2a_8_BXINV_22364 : STD_LOGIC; 
  signal M2a_8_941_22362 : STD_LOGIC; 
  signal M1a_1_F5MUX_22396 : STD_LOGIC; 
  signal N595 : STD_LOGIC; 
  signal M1a_1_BXINV_22389 : STD_LOGIC; 
  signal N594 : STD_LOGIC; 
  signal M1a_2_F5MUX_22421 : STD_LOGIC; 
  signal N637 : STD_LOGIC; 
  signal M1a_2_BXINV_22414 : STD_LOGIC; 
  signal N636 : STD_LOGIC; 
  signal M2a_9_F5MUX_22446 : STD_LOGIC; 
  signal M2a_9_67 : STD_LOGIC; 
  signal M2a_9_BXINV_22439 : STD_LOGIC; 
  signal M2a_9_671_22437 : STD_LOGIC; 
  signal N185_F5MUX_22471 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal N185_BXINV_22462 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal N420_F5MUX_22496 : STD_LOGIC; 
  signal N563 : STD_LOGIC; 
  signal N420_BXINV_22488 : STD_LOGIC; 
  signal N562 : STD_LOGIC; 
  signal U2_vidon_and000026_F5MUX_22521 : STD_LOGIC; 
  signal U2_vidon_and0000261_22519 : STD_LOGIC; 
  signal U2_vidon_and000026_BXINV_22514 : STD_LOGIC; 
  signal U2_vidon_and000026_G : STD_LOGIC; 
  signal U2_vidon_and000018_F5MUX_22546 : STD_LOGIC; 
  signal U2_vidon_and000018_F : STD_LOGIC; 
  signal U2_vidon_and000018_BXINV_22535 : STD_LOGIC; 
  signal U2_vidon_and0000181_22533 : STD_LOGIC; 
  signal U2_vidon_and000065_F5MUX_22571 : STD_LOGIC; 
  signal U2_vidon_and0000651_22569 : STD_LOGIC; 
  signal U2_vidon_and000065_BXINV_22564 : STD_LOGIC; 
  signal U2_vidon_and000065_G : STD_LOGIC; 
  signal M1a_10_F5MUX_22596 : STD_LOGIC; 
  signal N579 : STD_LOGIC; 
  signal M1a_10_BXINV_22589 : STD_LOGIC; 
  signal N578 : STD_LOGIC; 
  signal M1a_21_25_F5MUX_22621 : STD_LOGIC; 
  signal N519 : STD_LOGIC; 
  signal M1a_21_25_BXINV_22613 : STD_LOGIC; 
  signal N518 : STD_LOGIC; 
  signal M1a_22_F5MUX_22646 : STD_LOGIC; 
  signal N557 : STD_LOGIC; 
  signal M1a_22_BXINV_22639 : STD_LOGIC; 
  signal N556 : STD_LOGIC; 
  signal M1a_23_F5MUX_22671 : STD_LOGIC; 
  signal N501 : STD_LOGIC; 
  signal M1a_23_BXINV_22664 : STD_LOGIC; 
  signal N500 : STD_LOGIC; 
  signal M1a_24_38_F5MUX_22696 : STD_LOGIC; 
  signal N577 : STD_LOGIC; 
  signal M1a_24_38_BXINV_22689 : STD_LOGIC; 
  signal N576 : STD_LOGIC; 
  signal M1a_24_F5MUX_22721 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal M1a_24_BXINV_22714 : STD_LOGIC; 
  signal N540 : STD_LOGIC; 
  signal M1a_19_F5MUX_22746 : STD_LOGIC; 
  signal N507 : STD_LOGIC; 
  signal M1a_19_BXINV_22739 : STD_LOGIC; 
  signal N506 : STD_LOGIC; 
  signal M2a_10_28_F5MUX_22771 : STD_LOGIC; 
  signal N517 : STD_LOGIC; 
  signal M2a_10_28_BXINV_22763 : STD_LOGIC; 
  signal N516 : STD_LOGIC; 
  signal M2a_20_F5MUX_22796 : STD_LOGIC; 
  signal N571 : STD_LOGIC; 
  signal M2a_20_BXINV_22788 : STD_LOGIC; 
  signal N570 : STD_LOGIC; 
  signal M1_28_129_F5MUX_22821 : STD_LOGIC; 
  signal M1_28_1291_22819 : STD_LOGIC; 
  signal M1_28_129_BXINVNOT : STD_LOGIC; 
  signal M1_28_1292_22812 : STD_LOGIC; 
  signal M2a_12_F5MUX_22846 : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal M2a_12_BXINV_22839 : STD_LOGIC; 
  signal N664 : STD_LOGIC; 
  signal M2a_21_F5MUX_22871 : STD_LOGIC; 
  signal N619 : STD_LOGIC; 
  signal M2a_21_BXINV_22864 : STD_LOGIC; 
  signal N618 : STD_LOGIC; 
  signal M2a_13_F5MUX_22896 : STD_LOGIC; 
  signal N567 : STD_LOGIC; 
  signal M2a_13_BXINV_22889 : STD_LOGIC; 
  signal N566 : STD_LOGIC; 
  signal M2a_15_F5MUX_22921 : STD_LOGIC; 
  signal N583 : STD_LOGIC; 
  signal M2a_15_BXINV_22914 : STD_LOGIC; 
  signal N582 : STD_LOGIC; 
  signal M2a_16_F5MUX_22946 : STD_LOGIC; 
  signal N565 : STD_LOGIC; 
  signal M2a_16_BXINV_22939 : STD_LOGIC; 
  signal N564 : STD_LOGIC; 
  signal M2a_26_F5MUX_22971 : STD_LOGIC; 
  signal N535 : STD_LOGIC; 
  signal M2a_26_BXINV_22964 : STD_LOGIC; 
  signal N534 : STD_LOGIC; 
  signal M2a_28_F5MUX_22996 : STD_LOGIC; 
  signal N603 : STD_LOGIC; 
  signal M2a_28_BXINV_22989 : STD_LOGIC; 
  signal N602 : STD_LOGIC; 
  signal M2a_29_59_F5MUX_23021 : STD_LOGIC; 
  signal N669 : STD_LOGIC; 
  signal M2a_29_59_BXINV_23014 : STD_LOGIC; 
  signal N668 : STD_LOGIC; 
  signal M2a_5_F5MUX_23046 : STD_LOGIC; 
  signal N555 : STD_LOGIC; 
  signal M2a_5_BXINV_23039 : STD_LOGIC; 
  signal N554 : STD_LOGIC; 
  signal N298_F5MUX_23071 : STD_LOGIC; 
  signal selector_red_0_34_SW0 : STD_LOGIC; 
  signal N298_BXINV_23064 : STD_LOGIC; 
  signal selector_red_0_34_SW01_23062 : STD_LOGIC; 
  signal M1a_3_F5MUX_23096 : STD_LOGIC; 
  signal M1a_3_1_23094 : STD_LOGIC; 
  signal M1a_3_BXINV_23089 : STD_LOGIC; 
  signal M1a_3_2_23087 : STD_LOGIC; 
  signal N256_F5MUX_23121 : STD_LOGIC; 
  signal N256_F : STD_LOGIC; 
  signal N256_BXINV_23110 : STD_LOGIC; 
  signal M1a_28_63_SW0 : STD_LOGIC; 
  signal M1a_25_F5MUX_23146 : STD_LOGIC; 
  signal M1a_25_36 : STD_LOGIC; 
  signal M1a_25_BXINV_23139 : STD_LOGIC; 
  signal N272_rt_23137 : STD_LOGIC; 
  signal M1_21_F5MUX_23171 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal M1_21_BXINV_23164 : STD_LOGIC; 
  signal N648 : STD_LOGIC; 
  signal M1_30_51_F5MUX_23196 : STD_LOGIC; 
  signal N551 : STD_LOGIC; 
  signal M1_30_51_BXINV_23188 : STD_LOGIC; 
  signal N550 : STD_LOGIC; 
  signal M1_22_F5MUX_23221 : STD_LOGIC; 
  signal N655 : STD_LOGIC; 
  signal M1_22_BXINV_23214 : STD_LOGIC; 
  signal N654 : STD_LOGIC; 
  signal M1_23_F5MUX_23246 : STD_LOGIC; 
  signal N543 : STD_LOGIC; 
  signal M1_23_BXINV_23239 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal M1_19_F5MUX_23271 : STD_LOGIC; 
  signal N639 : STD_LOGIC; 
  signal M1_19_BXINV_23264 : STD_LOGIC; 
  signal N638 : STD_LOGIC; 
  signal M2_12_F5MUX_23296 : STD_LOGIC; 
  signal N623 : STD_LOGIC; 
  signal M2_12_BXINV_23289 : STD_LOGIC; 
  signal N622 : STD_LOGIC; 
  signal M2_13_F5MUX_23321 : STD_LOGIC; 
  signal N621 : STD_LOGIC; 
  signal M2_13_BXINV_23314 : STD_LOGIC; 
  signal N620 : STD_LOGIC; 
  signal M2_30_F5MUX_23346 : STD_LOGIC; 
  signal N511 : STD_LOGIC; 
  signal M2_30_BXINV_23339 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal M2_2_F5MUX_23371 : STD_LOGIC; 
  signal N503 : STD_LOGIC; 
  signal M2_2_BXINV_23364 : STD_LOGIC; 
  signal N502 : STD_LOGIC; 
  signal M2_3_F5MUX_23396 : STD_LOGIC; 
  signal N521 : STD_LOGIC; 
  signal M2_3_BXINV_23389 : STD_LOGIC; 
  signal N520 : STD_LOGIC; 
  signal M2_4_122_F5MUX_23421 : STD_LOGIC; 
  signal N509 : STD_LOGIC; 
  signal M2_4_122_BXINV_23414 : STD_LOGIC; 
  signal N508 : STD_LOGIC; 
  signal M2_4_F5MUX_23446 : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal M2_4_BXINV_23439 : STD_LOGIC; 
  signal N486 : STD_LOGIC; 
  signal M2_8_F5MUX_23471 : STD_LOGIC; 
  signal N581 : STD_LOGIC; 
  signal M2_8_BXINV_23464 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal M1_3_F5MUX_23496 : STD_LOGIC; 
  signal M1_3_1_23494 : STD_LOGIC; 
  signal M1_3_BXINV_23489 : STD_LOGIC; 
  signal M1_3_2_23487 : STD_LOGIC; 
  signal U3_RMcnt2_2_DXMUX_23532 : STD_LOGIC; 
  signal U3_RMcnt2_2_F5MUX_23530 : STD_LOGIC; 
  signal U3_RMht2_2_rt_23528 : STD_LOGIC; 
  signal U3_RMcnt2_2_BXINV_23520 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_2_1 : STD_LOGIC; 
  signal U3_RMcnt2_2_CLKINV_23510 : STD_LOGIC; 
  signal U3_RMcnt2_2_CEINV_23509 : STD_LOGIC; 
  signal M1_9_F5MUX_23565 : STD_LOGIC; 
  signal M1_9_1_23563 : STD_LOGIC; 
  signal M1_9_BXINV_23558 : STD_LOGIC; 
  signal M1_9_2 : STD_LOGIC; 
  signal U3_RMcnt2_4_FFX_RST : STD_LOGIC; 
  signal U3_RMcnt2_4_DXMUX_23601 : STD_LOGIC; 
  signal U3_RMcnt2_4_F5MUX_23599 : STD_LOGIC; 
  signal U3_RMht2_4_rt_23597 : STD_LOGIC; 
  signal U3_RMcnt2_4_BXINV_23589 : STD_LOGIC; 
  signal U3_RMcnt2_4_REVUSED_23588 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_4_1 : STD_LOGIC; 
  signal U3_RMcnt2_4_CLKINV_23579 : STD_LOGIC; 
  signal U3_RMcnt2_4_CEINV_23578 : STD_LOGIC; 
  signal U3_tank1Angle10s_and0000128_F5MUX_23634 : STD_LOGIC; 
  signal U3_tank1Angle10s_and00001281_23632 : STD_LOGIC; 
  signal U3_tank1Angle10s_and0000128_BXINV_23627 : STD_LOGIC; 
  signal U3_tank1Angle10s_and0000128_G : STD_LOGIC; 
  signal M2_5_bdd2_F5MUX_23659 : STD_LOGIC; 
  signal M2_5_31 : STD_LOGIC; 
  signal M2_5_bdd2_BXINV_23651 : STD_LOGIC; 
  signal M2_5_311_23649 : STD_LOGIC; 
  signal U3_spriteonB4_and000019_F5MUX_23684 : STD_LOGIC; 
  signal U2_vcs_8_rt : STD_LOGIC; 
  signal U3_spriteonB4_and000019_BXINV_23674 : STD_LOGIC; 
  signal U3_spriteonB4_and0000191_23672 : STD_LOGIC; 
  signal M2_5_45_F5MUX_23709 : STD_LOGIC; 
  signal M2_5_451_23707 : STD_LOGIC; 
  signal M2_5_45_BXINVNOT : STD_LOGIC; 
  signal M2_5_452_23699 : STD_LOGIC; 
  signal N408_F5MUX_23734 : STD_LOGIC; 
  signal N589 : STD_LOGIC; 
  signal N408_BXINV_23727 : STD_LOGIC; 
  signal N588 : STD_LOGIC; 
  signal N410_F5MUX_23759 : STD_LOGIC; 
  signal N573 : STD_LOGIC; 
  signal N410_BXINV_23752 : STD_LOGIC; 
  signal N572 : STD_LOGIC; 
  signal N330_F5MUX_23784 : STD_LOGIC; 
  signal M2a_5_64_SW0 : STD_LOGIC; 
  signal N330_BXINV_23777 : STD_LOGIC; 
  signal sig_tank1rom10s_2_rt_23775 : STD_LOGIC; 
  signal x7_digit_0_F5MUX_23809 : STD_LOGIC; 
  signal x7_Mmux_digit_3_23807 : STD_LOGIC; 
  signal x7_digit_0_BXINV_23802 : STD_LOGIC; 
  signal x7_Mmux_digit_4_23800 : STD_LOGIC; 
  signal title_spriteon_and000087_F5MUX_23834 : STD_LOGIC; 
  signal title_spriteon_and0000871_23832 : STD_LOGIC; 
  signal title_spriteon_and000087_BXINV_23827 : STD_LOGIC; 
  signal title_spriteon_and000087_G : STD_LOGIC; 
  signal N49_F5MUX_23859 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_5_SW0 : STD_LOGIC; 
  signal N49_BXINV_23852 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_5_SW01_23850 : STD_LOGIC; 
  signal M1a_9_F5MUX_23884 : STD_LOGIC; 
  signal N611 : STD_LOGIC; 
  signal M1a_9_BXINV_23877 : STD_LOGIC; 
  signal N610 : STD_LOGIC; 
  signal M2a_7_53_F5MUX_23909 : STD_LOGIC; 
  signal N533 : STD_LOGIC; 
  signal M2a_7_53_BXINV_23902 : STD_LOGIC; 
  signal N532 : STD_LOGIC; 
  signal M2a_8_29_F5MUX_23934 : STD_LOGIC; 
  signal N607 : STD_LOGIC; 
  signal M2a_8_29_BXINV_23927 : STD_LOGIC; 
  signal N606 : STD_LOGIC; 
  signal M2a_9_33_F5MUX_23959 : STD_LOGIC; 
  signal N609 : STD_LOGIC; 
  signal M2a_9_33_BXINV_23952 : STD_LOGIC; 
  signal N608 : STD_LOGIC; 
  signal M1_26_bdd0_F5MUX_23984 : STD_LOGIC; 
  signal N549 : STD_LOGIC; 
  signal M1_26_bdd0_BXINV_23976 : STD_LOGIC; 
  signal N548 : STD_LOGIC; 
  signal M1_1_F5MUX_24009 : STD_LOGIC; 
  signal N653 : STD_LOGIC; 
  signal M1_1_BXINV_24002 : STD_LOGIC; 
  signal N652 : STD_LOGIC; 
  signal M2_0_27_F5MUX_24034 : STD_LOGIC; 
  signal N523 : STD_LOGIC; 
  signal M2_0_27_BXINVNOT : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_le00002_F5MUX_24059 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_le00001 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_le00002_BXINV_24052 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_le00002_G : STD_LOGIC; 
  signal M2_1_63_F5MUX_24084 : STD_LOGIC; 
  signal N531 : STD_LOGIC; 
  signal M2_1_63_BXINV_24077 : STD_LOGIC; 
  signal N530 : STD_LOGIC; 
  signal M2_29_F5MUX_24109 : STD_LOGIC; 
  signal N659 : STD_LOGIC; 
  signal M2_29_BXINV_24102 : STD_LOGIC; 
  signal N658 : STD_LOGIC; 
  signal M2_2_70_F5MUX_24134 : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal M2_2_70_BXINVNOT : STD_LOGIC; 
  signal N494 : STD_LOGIC; 
  signal M2_8_53_F5MUX_24159 : STD_LOGIC; 
  signal N537 : STD_LOGIC; 
  signal M2_8_53_BXINV_24152 : STD_LOGIC; 
  signal N536 : STD_LOGIC; 
  signal U3_N25_F5MUX_24184 : STD_LOGIC; 
  signal U3_red_0_328 : STD_LOGIC; 
  signal U3_N25_BXINV_24177 : STD_LOGIC; 
  signal U3_N25_G : STD_LOGIC; 
  signal M2_9_31_F5MUX_24209 : STD_LOGIC; 
  signal N605 : STD_LOGIC; 
  signal M2_9_31_BXINV_24202 : STD_LOGIC; 
  signal N604 : STD_LOGIC; 
  signal M2_9_69_F5MUX_24234 : STD_LOGIC; 
  signal N513 : STD_LOGIC; 
  signal M2_9_69_BXINV_24227 : STD_LOGIC; 
  signal N512 : STD_LOGIC; 
  signal U3_destroy2_mux001719_F5MUX_24259 : STD_LOGIC; 
  signal U3_destroy2_mux001719_F : STD_LOGIC; 
  signal U3_destroy2_mux001719_BXINV_24248 : STD_LOGIC; 
  signal U3_destroy2_mux0017191_24246 : STD_LOGIC; 
  signal N276_F5MUX_24284 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal N276_BXINV_24277 : STD_LOGIC; 
  signal N538 : STD_LOGIC; 
  signal M1a_20_F5MUX_24309 : STD_LOGIC; 
  signal N615 : STD_LOGIC; 
  signal M1a_20_BXINV_24302 : STD_LOGIC; 
  signal N614 : STD_LOGIC; 
  signal M1a_18_F5MUX_24334 : STD_LOGIC; 
  signal N613 : STD_LOGIC; 
  signal M1a_18_BXINV_24327 : STD_LOGIC; 
  signal N612 : STD_LOGIC; 
  signal N338_F5MUX_24359 : STD_LOGIC; 
  signal N515 : STD_LOGIC; 
  signal N338_BXINV_24351 : STD_LOGIC; 
  signal N514 : STD_LOGIC; 
  signal M2a_14_F5MUX_24384 : STD_LOGIC; 
  signal N627 : STD_LOGIC; 
  signal M2a_14_BXINV_24377 : STD_LOGIC; 
  signal N626 : STD_LOGIC; 
  signal N51_F5MUX_24409 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_5_SW0 : STD_LOGIC; 
  signal N51_BXINV_24402 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_5_SW01_24400 : STD_LOGIC; 
  signal U3_RMht1_not0001_F5MUX_24434 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal U3_RMht1_not0001_BXINV_24426 : STD_LOGIC; 
  signal N206 : STD_LOGIC; 
  signal U3_C1_not000127_24457 : STD_LOGIC; 
  signal U3_C1_not00014_O_pack_1 : STD_LOGIC; 
  signal U3_C1_not0001 : STD_LOGIC; 
  signal U3_C1_not000183_O_pack_1 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal U3_RMcnt_and000112_O_pack_1 : STD_LOGIC; 
  signal nes_counter_reg_not0001 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal U3_RMht2_not0001 : STD_LOGIC; 
  signal U3_RMht2_not000124_O_pack_1 : STD_LOGIC; 
  signal U3_rise2_and0000_24577 : STD_LOGIC; 
  signal U3_rise2_and0000_SW0_O_pack_1 : STD_LOGIC; 
  signal nes_N11 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000112_pack_1 : STD_LOGIC; 
  signal U3_rise_and0000_24625 : STD_LOGIC; 
  signal U3_rise_and0000_SW0_O_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_and0001 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0000115_O_pack_1 : STD_LOGIC; 
  signal U3_C2_not000164_24673 : STD_LOGIC; 
  signal U3_C2_not000150_O_pack_1 : STD_LOGIC; 
  signal U3_C2_not0001 : STD_LOGIC; 
  signal U3_C2_not000123_O_pack_1 : STD_LOGIC; 
  signal U3_destroy1_DXMUX_24726 : STD_LOGIC; 
  signal U3_destroy1_mux0015 : STD_LOGIC; 
  signal U3_destroy1_mux001562_O_pack_1 : STD_LOGIC; 
  signal U3_destroy1_CLKINVNOT : STD_LOGIC; 
  signal U2_hcs_cmp_eq00005_24751 : STD_LOGIC; 
  signal U2_N3_pack_1 : STD_LOGIC; 
  signal U2_vcs_9_DXMUX_24784 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_9 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal U2_vcs_9_CLKINV_24766 : STD_LOGIC; 
  signal U2_vcs_9_CEINV_24765 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal U3_RMht2_not000137_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal U3_C2_not00016_24837 : STD_LOGIC; 
  signal U3_C2_not00011_O_pack_1 : STD_LOGIC; 
  signal N450 : STD_LOGIC; 
  signal U3_RMht1_not00011165_SW0_O_pack_1 : STD_LOGIC; 
  signal U3_RMht1_3_DXMUX_24892 : STD_LOGIC; 
  signal U3_Result_3_1_24889 : STD_LOGIC; 
  signal U3_Result_3_1_SW0_O_pack_2 : STD_LOGIC; 
  signal U3_RMht1_3_CLKINV_24875 : STD_LOGIC; 
  signal U3_RMht1_3_CEINV_24874 : STD_LOGIC; 
  signal U3_RMcnt2_and0001 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0001115_O_pack_1 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal U3_RMcnt2_and000112_O_pack_1 : STD_LOGIC; 
  signal U3_N14 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000132_pack_1 : STD_LOGIC; 
  signal U2_vsenable_DXMUX_24997 : STD_LOGIC; 
  signal U2_hcs_cmp_eq0000 : STD_LOGIC; 
  signal U2_hcs_cmp_eq000010_pack_1 : STD_LOGIC; 
  signal U2_vsenable_CLKINV_24980 : STD_LOGIC; 
  signal U2_vsenable_CEINVNOT : STD_LOGIC; 
  signal U3_N13 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000032_pack_1 : STD_LOGIC; 
  signal nes_up_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_N0_pack_1 : STD_LOGIC; 
  signal who_delay1_DXMUX_25077 : STD_LOGIC; 
  signal who_delay1_FXMUX_25076 : STD_LOGIC; 
  signal sig_gameA : STD_LOGIC; 
  signal who_delay1_DYMUX_25063 : STD_LOGIC; 
  signal who_delay1_SRINV_25061 : STD_LOGIC; 
  signal who_delay1_CLKINV_25060 : STD_LOGIC; 
  signal x7_an_1_mux000110_25114 : STD_LOGIC; 
  signal U3_RMht1_2_DYMUX_25105 : STD_LOGIC; 
  signal U3_Result_2_1 : STD_LOGIC; 
  signal U3_RMht1_2_CLKINV_25097 : STD_LOGIC; 
  signal U3_RMht1_2_CEINV_25096 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal U3_RMht2_2_DYMUX_25138 : STD_LOGIC; 
  signal U3_Result_2_2 : STD_LOGIC; 
  signal U3_RMht2_2_CLKINV_25130 : STD_LOGIC; 
  signal U3_RMht2_2_CEINV_25129 : STD_LOGIC; 
  signal nes_counter_reg_1_DXMUX_25188 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_1 : STD_LOGIC; 
  signal nes_counter_reg_1_DYMUX_25173 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_0 : STD_LOGIC; 
  signal nes_counter_reg_1_SRINV_25165 : STD_LOGIC; 
  signal nes_counter_reg_1_CLKINV_25164 : STD_LOGIC; 
  signal nes_counter_reg_1_CEINV_25163 : STD_LOGIC; 
  signal nes_counter_reg_3_DXMUX_25234 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_3 : STD_LOGIC; 
  signal nes_counter_reg_3_DYMUX_25219 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_2 : STD_LOGIC; 
  signal nes_counter_reg_3_SRINV_25211 : STD_LOGIC; 
  signal nes_counter_reg_3_CLKINV_25210 : STD_LOGIC; 
  signal nes_counter_reg_3_CEINV_25209 : STD_LOGIC; 
  signal nes_counter_reg_5_FFY_RST : STD_LOGIC; 
  signal nes_counter_reg_5_FFX_RST : STD_LOGIC; 
  signal nes_counter_reg_5_DXMUX_25280 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_5 : STD_LOGIC; 
  signal nes_counter_reg_5_DYMUX_25265 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_4 : STD_LOGIC; 
  signal nes_counter_reg_5_SRINV_25257 : STD_LOGIC; 
  signal nes_counter_reg_5_CLKINV_25256 : STD_LOGIC; 
  signal nes_counter_reg_5_CEINV_25255 : STD_LOGIC; 
  signal nes_counter_reg_7_DXMUX_25326 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_7 : STD_LOGIC; 
  signal nes_counter_reg_7_DYMUX_25311 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_6 : STD_LOGIC; 
  signal nes_counter_reg_7_SRINV_25303 : STD_LOGIC; 
  signal nes_counter_reg_7_CLKINV_25302 : STD_LOGIC; 
  signal nes_counter_reg_7_CEINV_25301 : STD_LOGIC; 
  signal nes_counter_reg_9_DXMUX_25372 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_9 : STD_LOGIC; 
  signal nes_counter_reg_9_DYMUX_25357 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_8 : STD_LOGIC; 
  signal nes_counter_reg_9_SRINV_25349 : STD_LOGIC; 
  signal nes_counter_reg_9_CLKINV_25348 : STD_LOGIC; 
  signal nes_counter_reg_9_CEINV_25347 : STD_LOGIC; 
  signal U3_RMcnt_0_and0000_pack_3 : STD_LOGIC; 
  signal U3_RMcnt_0_DYMUX_25405 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_0_Q : STD_LOGIC; 
  signal U3_RMcnt_0_CLKINV_25395 : STD_LOGIC; 
  signal U3_RMcnt_0_CEINV_25394 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000065_25463 : STD_LOGIC; 
  signal U3_RMcnt_3_DYMUX_25448 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_3_Q : STD_LOGIC; 
  signal U3_RMcnt_3_CLKINV_25438 : STD_LOGIC; 
  signal U3_RMcnt_3_CEINV_25437 : STD_LOGIC; 
  signal U3_RMcnt_5_FFY_RST : STD_LOGIC; 
  signal U3_RMcnt_5_REVUSED_25490 : STD_LOGIC; 
  signal U3_RMcnt_5_DYMUX_25489 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_5_Q_25486 : STD_LOGIC; 
  signal U3_RMcnt_5_CLKINV_25479 : STD_LOGIC; 
  signal U3_RMcnt_5_CEINV_25478 : STD_LOGIC; 
  signal U3_destroy2_mux001727_25536 : STD_LOGIC; 
  signal U3_tank1HP_2_DYMUX_25528 : STD_LOGIC; 
  signal U3_tank1HP_mux0005_0_Q_25525 : STD_LOGIC; 
  signal U3_tank1HP_2_CLKINVNOT : STD_LOGIC; 
  signal N296 : STD_LOGIC; 
  signal U3_tank2HP_0_DYMUX_25558 : STD_LOGIC; 
  signal U3_tank2HP_mux0007_2_Q_25555 : STD_LOGIC; 
  signal U3_tank2HP_0_CLKINVNOT : STD_LOGIC; 
  signal U3_RMcnt2_0_and0000_pack_3 : STD_LOGIC; 
  signal U3_RMcnt2_0_DYMUX_25594 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_0_Q : STD_LOGIC; 
  signal U3_RMcnt2_0_CLKINV_25584 : STD_LOGIC; 
  signal U3_RMcnt2_0_CEINV_25583 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000165_25652 : STD_LOGIC; 
  signal U3_RMcnt2_3_DYMUX_25637 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_3_Q : STD_LOGIC; 
  signal U3_RMcnt2_3_CLKINV_25627 : STD_LOGIC; 
  signal U3_RMcnt2_3_CEINV_25626 : STD_LOGIC; 
  signal U3_RMcnt2_5_DYMUX_25678 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_5_Q_25675 : STD_LOGIC; 
  signal U3_RMcnt2_5_CLKINV_25668 : STD_LOGIC; 
  signal U3_RMcnt2_5_CEINV_25667 : STD_LOGIC; 
  signal U3_Mhorz_or0000 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_DYMUX_25718 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_In : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_CLKINV_25709 : STD_LOGIC; 
  signal U3_CM1_0_FFY_RST : STD_LOGIC; 
  signal U3_CM1_0_and0000_pack_4 : STD_LOGIC; 
  signal U3_CM1_0_REVUSED_25758 : STD_LOGIC; 
  signal U3_CM1_0_DYMUX_25757 : STD_LOGIC; 
  signal U3_CM1_0_CLKINV_25747 : STD_LOGIC; 
  signal U3_CM1_0_CEINV_25746 : STD_LOGIC; 
  signal U3_CM1_1_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_1_DYMUX_25800 : STD_LOGIC; 
  signal U3_CM1_1_CLKINV_25789 : STD_LOGIC; 
  signal U3_CM1_1_CEINV_25788 : STD_LOGIC; 
  signal U3_CM1_2_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_2_DYMUX_25843 : STD_LOGIC; 
  signal U3_CM1_2_CLKINV_25832 : STD_LOGIC; 
  signal U3_CM1_2_CEINV_25831 : STD_LOGIC; 
  signal U3_CM1_3_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_3_DYMUX_25886 : STD_LOGIC; 
  signal U3_CM1_3_CLKINV_25875 : STD_LOGIC; 
  signal U3_CM1_3_CEINV_25874 : STD_LOGIC; 
  signal U3_CM2_0_and0000_pack_4 : STD_LOGIC; 
  signal U3_CM2_0_DYMUX_25929 : STD_LOGIC; 
  signal U3_CM2_0_CLKINV_25919 : STD_LOGIC; 
  signal U3_CM2_0_CEINV_25918 : STD_LOGIC; 
  signal U3_CM1_4_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_4_DYMUX_25972 : STD_LOGIC; 
  signal U3_CM1_4_CLKINV_25961 : STD_LOGIC; 
  signal U3_CM1_4_CEINV_25960 : STD_LOGIC; 
  signal U3_CM1_4_FFY_SET : STD_LOGIC; 
  signal U3_CM1_4_FFY_RSTAND_25980 : STD_LOGIC; 
  signal U3_CM2_1_FFY_RST : STD_LOGIC; 
  signal U3_CM2_1_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_1_REVUSED_26016 : STD_LOGIC; 
  signal U3_CM2_1_DYMUX_26015 : STD_LOGIC; 
  signal U3_CM2_1_CLKINV_26004 : STD_LOGIC; 
  signal U3_CM2_1_CEINV_26003 : STD_LOGIC; 
  signal U3_CM1_5_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_5_DYMUX_26058 : STD_LOGIC; 
  signal U3_CM1_5_CLKINV_26047 : STD_LOGIC; 
  signal U3_CM1_5_CEINV_26046 : STD_LOGIC; 
  signal U3_CM2_2_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_2_DYMUX_26101 : STD_LOGIC; 
  signal U3_CM2_2_CLKINV_26090 : STD_LOGIC; 
  signal U3_CM2_2_CEINV_26089 : STD_LOGIC; 
  signal U3_CM1_6_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_6_DYMUX_26144 : STD_LOGIC; 
  signal U3_CM1_6_CLKINV_26133 : STD_LOGIC; 
  signal U3_CM1_6_CEINV_26132 : STD_LOGIC; 
  signal U3_CM2_3_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_3_DYMUX_26187 : STD_LOGIC; 
  signal U3_CM2_3_CLKINV_26176 : STD_LOGIC; 
  signal U3_CM2_3_CEINV_26175 : STD_LOGIC; 
  signal U3_CM1_7_FFY_RST : STD_LOGIC; 
  signal U3_CM1_7_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_7_REVUSED_26231 : STD_LOGIC; 
  signal U3_CM1_7_DYMUX_26230 : STD_LOGIC; 
  signal U3_CM1_7_CLKINV_26219 : STD_LOGIC; 
  signal U3_CM1_7_CEINV_26218 : STD_LOGIC; 
  signal U3_CM2_4_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_4_DYMUX_26273 : STD_LOGIC; 
  signal U3_CM2_4_CLKINV_26262 : STD_LOGIC; 
  signal U3_CM2_4_CEINV_26261 : STD_LOGIC; 
  signal U3_CM1_8_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_8_DYMUX_26316 : STD_LOGIC; 
  signal U3_CM1_8_CLKINV_26305 : STD_LOGIC; 
  signal U3_CM1_8_CEINV_26304 : STD_LOGIC; 
  signal U3_CM2_5_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_5_DYMUX_26359 : STD_LOGIC; 
  signal U3_CM2_5_CLKINV_26348 : STD_LOGIC; 
  signal U3_CM2_5_CEINV_26347 : STD_LOGIC; 
  signal U3_CM1_9_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_9_DYMUX_26402 : STD_LOGIC; 
  signal U3_CM1_9_CLKINV_26391 : STD_LOGIC; 
  signal U3_CM1_9_CEINV_26390 : STD_LOGIC; 
  signal U3_CM2_6_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_6_DYMUX_26445 : STD_LOGIC; 
  signal U3_CM2_6_CLKINV_26434 : STD_LOGIC; 
  signal U3_CM2_6_CEINV_26433 : STD_LOGIC; 
  signal U3_CM2_7_FFY_RST : STD_LOGIC; 
  signal U3_CM2_7_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_7_REVUSED_26489 : STD_LOGIC; 
  signal U3_CM2_7_DYMUX_26488 : STD_LOGIC; 
  signal U3_CM2_7_CLKINV_26477 : STD_LOGIC; 
  signal U3_CM2_7_CEINV_26476 : STD_LOGIC; 
  signal U3_CM2_8_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_8_DYMUX_26531 : STD_LOGIC; 
  signal U3_CM2_8_CLKINV_26520 : STD_LOGIC; 
  signal U3_CM2_8_CEINV_26519 : STD_LOGIC; 
  signal U3_CM2_9_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_9_DYMUX_26574 : STD_LOGIC; 
  signal U3_CM2_9_CLKINV_26563 : STD_LOGIC; 
  signal U3_CM2_9_CEINV_26562 : STD_LOGIC; 
  signal U3_RM1_1_DXMUX_26630 : STD_LOGIC; 
  signal U3_RM1_1_DYMUX_26614 : STD_LOGIC; 
  signal U3_RM1_1_SRINV_26604 : STD_LOGIC; 
  signal U3_RM1_1_CLKINV_26603 : STD_LOGIC; 
  signal U3_RM1_1_CEINV_26602 : STD_LOGIC; 
  signal U3_RM1_3_DXMUX_26674 : STD_LOGIC; 
  signal U3_RM1_3_DYMUX_26658 : STD_LOGIC; 
  signal U3_RM1_3_SRINV_26648 : STD_LOGIC; 
  signal U3_RM1_3_CLKINV_26647 : STD_LOGIC; 
  signal U3_RM1_3_CEINV_26646 : STD_LOGIC; 
  signal U3_RM2_1_DXMUX_26719 : STD_LOGIC; 
  signal U3_RM2_1_DYMUX_26703 : STD_LOGIC; 
  signal U3_RM2_1_SRINV_26693 : STD_LOGIC; 
  signal U3_RM2_1_CLKINV_26692 : STD_LOGIC; 
  signal U3_RM2_1_CEINV_26691 : STD_LOGIC; 
  signal U3_RM1_5_DXMUX_26763 : STD_LOGIC; 
  signal U3_RM1_5_DYMUX_26747 : STD_LOGIC; 
  signal U3_RM1_5_SRINV_26737 : STD_LOGIC; 
  signal U3_RM1_5_CLKINV_26736 : STD_LOGIC; 
  signal U3_RM1_5_CEINV_26735 : STD_LOGIC; 
  signal U3_RM2_3_DXMUX_26808 : STD_LOGIC; 
  signal U3_RM2_3_DYMUX_26792 : STD_LOGIC; 
  signal U3_RM2_3_SRINV_26782 : STD_LOGIC; 
  signal U3_RM2_3_CLKINV_26781 : STD_LOGIC; 
  signal U3_RM2_3_CEINV_26780 : STD_LOGIC; 
  signal U3_RM1_7_DXMUX_26853 : STD_LOGIC; 
  signal U3_RM1_7_DYMUX_26837 : STD_LOGIC; 
  signal U3_RM1_7_SRINV_26827 : STD_LOGIC; 
  signal U3_RM1_7_CLKINV_26826 : STD_LOGIC; 
  signal U3_RM1_7_CEINV_26825 : STD_LOGIC; 
  signal U3_RM2_5_DXMUX_26897 : STD_LOGIC; 
  signal U3_RM2_5_DYMUX_26881 : STD_LOGIC; 
  signal U3_RM2_5_SRINV_26871 : STD_LOGIC; 
  signal U3_RM2_5_CLKINV_26870 : STD_LOGIC; 
  signal U3_RM2_5_CEINV_26869 : STD_LOGIC; 
  signal U3_RM1_9_DXMUX_26942 : STD_LOGIC; 
  signal U3_RM1_9_DYMUX_26926 : STD_LOGIC; 
  signal U3_RM1_9_SRINV_26916 : STD_LOGIC; 
  signal U3_RM1_9_CLKINV_26915 : STD_LOGIC; 
  signal U3_RM1_9_CEINV_26914 : STD_LOGIC; 
  signal U3_RM2_7_DXMUX_26987 : STD_LOGIC; 
  signal U3_RM2_7_DYMUX_26971 : STD_LOGIC; 
  signal U3_RM2_7_SRINV_26961 : STD_LOGIC; 
  signal U3_RM2_7_CLKINV_26960 : STD_LOGIC; 
  signal U3_RM2_7_CEINV_26959 : STD_LOGIC; 
  signal U3_RM2_9_DXMUX_27031 : STD_LOGIC; 
  signal U3_RM2_9_DYMUX_27015 : STD_LOGIC; 
  signal U3_RM2_9_SRINV_27005 : STD_LOGIC; 
  signal U3_RM2_9_CLKINV_27004 : STD_LOGIC; 
  signal U3_RM2_9_CEINV_27003 : STD_LOGIC; 
  signal U2_hcs_1_DXMUX_27074 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_1 : STD_LOGIC; 
  signal U2_hcs_1_DYMUX_27059 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_0 : STD_LOGIC; 
  signal U2_hcs_1_SRINV_27050 : STD_LOGIC; 
  signal U2_hcs_1_CLKINV_27049 : STD_LOGIC; 
  signal U2_hcs_3_DXMUX_27116 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_3 : STD_LOGIC; 
  signal U2_hcs_3_DYMUX_27101 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_2 : STD_LOGIC; 
  signal U2_hcs_3_SRINV_27092 : STD_LOGIC; 
  signal U2_hcs_3_CLKINV_27091 : STD_LOGIC; 
  signal U2_hcs_5_DXMUX_27158 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_5 : STD_LOGIC; 
  signal U2_hcs_5_DYMUX_27143 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_4 : STD_LOGIC; 
  signal U2_hcs_5_SRINV_27134 : STD_LOGIC; 
  signal U2_hcs_5_CLKINV_27133 : STD_LOGIC; 
  signal U2_hcs_7_DXMUX_27200 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_7 : STD_LOGIC; 
  signal U2_hcs_7_DYMUX_27185 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_6 : STD_LOGIC; 
  signal U2_hcs_7_SRINV_27176 : STD_LOGIC; 
  signal U2_hcs_7_CLKINV_27175 : STD_LOGIC; 
  signal U2_hcs_9_FFY_RST : STD_LOGIC; 
  signal U2_hcs_9_FFX_RST : STD_LOGIC; 
  signal U2_hcs_9_DXMUX_27242 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_9 : STD_LOGIC; 
  signal U2_hcs_9_DYMUX_27227 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_8 : STD_LOGIC; 
  signal U2_hcs_9_SRINV_27218 : STD_LOGIC; 
  signal U2_hcs_9_CLKINV_27217 : STD_LOGIC; 
  signal U2_vcs_1_DXMUX_27287 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_1 : STD_LOGIC; 
  signal U2_vcs_1_DYMUX_27270 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_0 : STD_LOGIC; 
  signal U2_vcs_1_SRINV_27260 : STD_LOGIC; 
  signal U2_vcs_1_CLKINV_27259 : STD_LOGIC; 
  signal U2_vcs_1_CEINV_27258 : STD_LOGIC; 
  signal U2_vcs_3_DXMUX_27333 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_3 : STD_LOGIC; 
  signal U2_vcs_3_DYMUX_27316 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_2 : STD_LOGIC; 
  signal U2_vcs_3_SRINV_27306 : STD_LOGIC; 
  signal U2_vcs_3_CLKINV_27305 : STD_LOGIC; 
  signal U2_vcs_3_CEINV_27304 : STD_LOGIC; 
  signal U2_vcs_5_DXMUX_27379 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_5 : STD_LOGIC; 
  signal U2_vcs_5_DYMUX_27362 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_4 : STD_LOGIC; 
  signal U2_vcs_5_SRINV_27352 : STD_LOGIC; 
  signal U2_vcs_5_CLKINV_27351 : STD_LOGIC; 
  signal U2_vcs_5_CEINV_27350 : STD_LOGIC; 
  signal U2_vcs_7_DXMUX_27425 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_7 : STD_LOGIC; 
  signal U2_vcs_7_DYMUX_27408 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_6 : STD_LOGIC; 
  signal U2_vcs_7_SRINV_27398 : STD_LOGIC; 
  signal U2_vcs_7_CLKINV_27397 : STD_LOGIC; 
  signal U2_vcs_7_CEINV_27396 : STD_LOGIC; 
  signal U2_vcs_8_FFY_RST : STD_LOGIC; 
  signal U2_vcs_8_DYMUX_27451 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_8 : STD_LOGIC; 
  signal U2_vcs_8_CLKINV_27440 : STD_LOGIC; 
  signal U2_vcs_8_CEINV_27439 : STD_LOGIC; 
  signal nes_scalar_reg_1_FFY_RST : STD_LOGIC; 
  signal nes_scalar_reg_1_DXMUX_27494 : STD_LOGIC; 
  signal nes_scalar_reg_1_DYMUX_27478 : STD_LOGIC; 
  signal nes_scalar_reg_1_SRINV_27468 : STD_LOGIC; 
  signal nes_scalar_reg_1_CLKINV_27467 : STD_LOGIC; 
  signal nes_scalar_reg_3_DXMUX_27536 : STD_LOGIC; 
  signal nes_scalar_reg_3_DYMUX_27520 : STD_LOGIC; 
  signal nes_scalar_reg_3_SRINV_27510 : STD_LOGIC; 
  signal nes_scalar_reg_3_CLKINV_27509 : STD_LOGIC; 
  signal nes_scalar_reg_5_DXMUX_27578 : STD_LOGIC; 
  signal nes_scalar_reg_5_DYMUX_27562 : STD_LOGIC; 
  signal nes_scalar_reg_5_SRINV_27552 : STD_LOGIC; 
  signal nes_scalar_reg_5_CLKINV_27551 : STD_LOGIC; 
  signal nes_scalar_reg_7_DXMUX_27620 : STD_LOGIC; 
  signal nes_scalar_reg_7_DYMUX_27604 : STD_LOGIC; 
  signal nes_scalar_reg_7_SRINV_27594 : STD_LOGIC; 
  signal nes_scalar_reg_7_CLKINV_27593 : STD_LOGIC; 
  signal nes_scalar_reg_9_DXMUX_27662 : STD_LOGIC; 
  signal nes_scalar_reg_9_DYMUX_27646 : STD_LOGIC; 
  signal nes_scalar_reg_9_SRINV_27636 : STD_LOGIC; 
  signal nes_scalar_reg_9_CLKINV_27635 : STD_LOGIC; 
  signal U3_CM1_0_and0001 : STD_LOGIC; 
  signal U3_CM1_9_and0001 : STD_LOGIC; 
  signal U3_CM1_1_and0001 : STD_LOGIC; 
  signal U3_CM2_5_and0001 : STD_LOGIC; 
  signal nes_a_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_left_reg_cmp_eq0000 : STD_LOGIC; 
  signal selector_blue_0_53_27762 : STD_LOGIC; 
  signal N434_pack_1 : STD_LOGIC; 
  signal U3_C1_not000110_27851 : STD_LOGIC; 
  signal selector_blue_1_46_27882 : STD_LOGIC; 
  signal N448_pack_1 : STD_LOGIC; 
  signal U3_C1_not000147_27898 : STD_LOGIC; 
  signal U3_RM1_and0000 : STD_LOGIC; 
  signal ld_0_OBUF_pack_1 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal ld_1_OBUF_pack_1 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_FFX_RST : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_DXMUX_27994 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_In : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_DYMUX_27980 : STD_LOGIC; 
  signal ld_2_OBUF_pack_3 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_BYINV_27971 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_SRINV_27970 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_CLKINV_27969 : STD_LOGIC; 
  signal ld_3_OBUF_28010 : STD_LOGIC; 
  signal ld_4_OBUF_28022 : STD_LOGIC; 
  signal ld_5_OBUF_28034 : STD_LOGIC; 
  signal U3_RMht1_not000110_28058 : STD_LOGIC; 
  signal ld_6_OBUF_pack_1 : STD_LOGIC; 
  signal U3_leftBTN_inv1_inv1 : STD_LOGIC; 
  signal ld_7_OBUF_28075 : STD_LOGIC; 
  signal nes_b_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_right_reg_cmp_eq0000 : STD_LOGIC; 
  signal U3_N90 : STD_LOGIC; 
  signal U3_blue_and0001156_pack_1 : STD_LOGIC; 
  signal U3_RMcnt2_1_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_1_and0000 : STD_LOGIC; 
  signal U3_B_mux001618_28178 : STD_LOGIC; 
  signal U3_B_mux001612_pack_1 : STD_LOGIC; 
  signal U3_B_mux001685_28202 : STD_LOGIC; 
  signal U3_B_mux001662_pack_1 : STD_LOGIC; 
  signal M2_0_bdd6 : STD_LOGIC; 
  signal N158_pack_1 : STD_LOGIC; 
  signal M2_0_bdd13 : STD_LOGIC; 
  signal N149_pack_1 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal U3_N1 : STD_LOGIC; 
  signal N372 : STD_LOGIC; 
  signal U3_RMcnt_3_and0001 : STD_LOGIC; 
  signal U3_RMcnt_3_and0000 : STD_LOGIC; 
  signal selector_blue_1_17_28346 : STD_LOGIC; 
  signal N352 : STD_LOGIC; 
  signal U3_destroy1_mux001527_28370 : STD_LOGIC; 
  signal N304_pack_1 : STD_LOGIC; 
  signal U3_spriteonB2_and00005_28394 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000212_28387 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal sig_gameDown_pack_1 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal N366 : STD_LOGIC; 
  signal U3_spriteonB5_and000012_pack_1 : STD_LOGIC; 
  signal ja2_OBUF_28490 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000125_pack_1 : STD_LOGIC; 
  signal U3_spriteonB5 : STD_LOGIC; 
  signal U3_spriteonB5_and000039_pack_1 : STD_LOGIC; 
  signal U3_CM2_and0000 : STD_LOGIC; 
  signal U3_CM1_and0000 : STD_LOGIC; 
  signal U3_CM1_2_and0001 : STD_LOGIC; 
  signal U3_CM2_6_and0001 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal U3_B_mux0016128_pack_1 : STD_LOGIC; 
  signal who_delay3_FFY_RST : STD_LOGIC; 
  signal who_delay3_DYMUX_28596 : STD_LOGIC; 
  signal who_delay3_CLKINV_28593 : STD_LOGIC; 
  signal N153 : STD_LOGIC; 
  signal U3_N0_pack_1 : STD_LOGIC; 
  signal U3_N15 : STD_LOGIC; 
  signal U3_green_2_17_pack_1 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000112_28672 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000041_28665 : STD_LOGIC; 
  signal U3_spriteonB1_and0000113 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000017_28687 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000117_28720 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000063_pack_1 : STD_LOGIC; 
  signal U3_C2_not000113_28735 : STD_LOGIC; 
  signal N438 : STD_LOGIC; 
  signal U3_N82 : STD_LOGIC; 
  signal N224_pack_1 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal x7_an_2_mux000117_28796 : STD_LOGIC; 
  signal title_spriteon_and0000124_28876 : STD_LOGIC; 
  signal title_spriteon_and0000119_pack_1 : STD_LOGIC; 
  signal selector_green_0_103_28900 : STD_LOGIC; 
  signal title_spriteon_pack_1 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal title_spriteon_and0000169_pack_1 : STD_LOGIC; 
  signal title_spriteon_and0000205_28948 : STD_LOGIC; 
  signal title_spriteon_and0000178_pack_1 : STD_LOGIC; 
  signal U3_RMcnt2_2_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_2_and0000 : STD_LOGIC; 
  signal N214 : STD_LOGIC; 
  signal N360 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_DXMUX_29027 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_In : STD_LOGIC; 
  signal who_present_state_FSM_N0_pack_2 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_CLKINV_29009 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000128_29047 : STD_LOGIC; 
  signal U3_spriteonB3 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le00002_pack_1 : STD_LOGIC; 
  signal ja3_OBUF_29102 : STD_LOGIC; 
  signal N284_pack_1 : STD_LOGIC; 
  signal N294 : STD_LOGIC; 
  signal N440_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_4_and0001 : STD_LOGIC; 
  signal U3_RMcnt_4_and0000 : STD_LOGIC; 
  signal U3_tank2Angle10s : STD_LOGIC; 
  signal U3_tank2Angle1s : STD_LOGIC; 
  signal nes_sel_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_down_reg_cmp_eq0000 : STD_LOGIC; 
  signal U3_CM1_3_and0001 : STD_LOGIC; 
  signal U3_CM2_7_and0001 : STD_LOGIC; 
  signal a_to_g_6_OBUF_29246 : STD_LOGIC; 
  signal a_to_g_0_OBUF_29239 : STD_LOGIC; 
  signal a_to_g_3_OBUF_29270 : STD_LOGIC; 
  signal a_to_g_2_OBUF_29263 : STD_LOGIC; 
  signal a_to_g_5_OBUF_29294 : STD_LOGIC; 
  signal a_to_g_4_OBUF_29287 : STD_LOGIC; 
  signal U2_vidon_and000039_29318 : STD_LOGIC; 
  signal U2_vidon_and00000_pack_1 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000121_29342 : STD_LOGIC; 
  signal U2_vidon_and00006_29335 : STD_LOGIC; 
  signal U3_C1_not0001105_29366 : STD_LOGIC; 
  signal sig_gameRight_pack_1 : STD_LOGIC; 
  signal N370 : STD_LOGIC; 
  signal U3_N50 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal M2a_1_Q_29438 : STD_LOGIC; 
  signal N147_pack_1 : STD_LOGIC; 
  signal U3_RMcnt2_3_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_3_and0000 : STD_LOGIC; 
  signal U3_Madd_spriteon2f_add0004_cy_7_pack_1 : STD_LOGIC; 
  signal U3_destroy1_mux00154_29510 : STD_LOGIC; 
  signal U3_B_and0000_pack_1 : STD_LOGIC; 
  signal U3_green_1_116_29534 : STD_LOGIC; 
  signal N436_pack_1 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_8_bdd0_pack_1 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal U3_N80_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_0_and0001 : STD_LOGIC; 
  signal U3_RMcnt_5_and0000 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N382 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal U3_RMcnt_5_and0001 : STD_LOGIC; 
  signal sig_tank2_pack_1 : STD_LOGIC; 
  signal U3_RMcnt2_5_and0001 : STD_LOGIC; 
  signal sig_tank1_pack_1 : STD_LOGIC; 
  signal nes_a_reg_DYMUX_29736 : STD_LOGIC; 
  signal nes_a_reg_CLKINV_29734 : STD_LOGIC; 
  signal nes_a_reg_CEINV_29733 : STD_LOGIC; 
  signal nes_b_reg_DYMUX_29748 : STD_LOGIC; 
  signal nes_b_reg_CLKINV_29746 : STD_LOGIC; 
  signal nes_b_reg_CEINV_29745 : STD_LOGIC; 
  signal M1_23_22_29774 : STD_LOGIC; 
  signal M1_22_bdd4_pack_3 : STD_LOGIC; 
  signal U3_CM1_4_and0001 : STD_LOGIC; 
  signal U3_CM2_8_and0001 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal nes_nes_clk31_29815 : STD_LOGIC; 
  signal U3_RMht1_0_DXMUX_29861 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0000113_29858 : STD_LOGIC; 
  signal U3_RMht1_0_DYMUX_29848 : STD_LOGIC; 
  signal U3_Result_1_1 : STD_LOGIC; 
  signal U3_RMht1_0_CLKINV_29840 : STD_LOGIC; 
  signal U3_RMht1_0_CEINV_29839 : STD_LOGIC; 
  signal U3_RMht2_0_DXMUX_29902 : STD_LOGIC; 
  signal U3_RMcnt2_0_and0001 : STD_LOGIC; 
  signal U3_RMht2_0_DYMUX_29889 : STD_LOGIC; 
  signal U3_Result_1_2 : STD_LOGIC; 
  signal U3_RMht2_0_CLKINV_29881 : STD_LOGIC; 
  signal U3_RMht2_0_CEINV_29880 : STD_LOGIC; 
  signal an_2_OBUF_29928 : STD_LOGIC; 
  signal N324_pack_1 : STD_LOGIC; 
  signal title_spriteon_and000038_29952 : STD_LOGIC; 
  signal U3_spriteonB1_and00004_29944 : STD_LOGIC; 
  signal U3_Msub_font4_sub0002_cy_3_pack_1 : STD_LOGIC; 
  signal nes_sel_reg_DYMUX_29986 : STD_LOGIC; 
  signal nes_sel_reg_CLKINV_29984 : STD_LOGIC; 
  signal nes_sel_reg_CEINV_29983 : STD_LOGIC; 
  signal U3_RMcnt2_4_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_4_and0000 : STD_LOGIC; 
  signal U3_N89 : STD_LOGIC; 
  signal U3_spriteonB1_and0000115_pack_1 : STD_LOGIC; 
  signal M1_4_Q_30060 : STD_LOGIC; 
  signal N72_pack_1 : STD_LOGIC; 
  signal N268 : STD_LOGIC; 
  signal U3_green_1_138_pack_1 : STD_LOGIC; 
  signal N362 : STD_LOGIC; 
  signal U3_green_2_112_30101 : STD_LOGIC; 
  signal U3_Mhorz_not0001_30132 : STD_LOGIC; 
  signal U3_N37 : STD_LOGIC; 
  signal U3_CM1_5_and0001 : STD_LOGIC; 
  signal U3_RM2_and0000 : STD_LOGIC; 
  signal N286 : STD_LOGIC; 
  signal N422_pack_1 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal U3_CM1_6_and0001 : STD_LOGIC; 
  signal U3_CM2_9_and0001 : STD_LOGIC; 
  signal M2_2_111_30240 : STD_LOGIC; 
  signal M2_3_5_30233 : STD_LOGIC; 
  signal title_green_cmp_lt0000 : STD_LOGIC; 
  signal N288_pack_1 : STD_LOGIC; 
  signal a_to_g_1_OBUF_30276 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal U3_spriteonGrnd_and0000103_30312 : STD_LOGIC; 
  signal N364_pack_1 : STD_LOGIC; 
  signal U2_vidon_and0000117_30336 : STD_LOGIC; 
  signal U2_vidon_and000080_pack_1 : STD_LOGIC; 
  signal U3_tank1Angle10s : STD_LOGIC; 
  signal U3_tank1Angle10s_and000017_pack_1 : STD_LOGIC; 
  signal nes_right_reg_DYMUX_30370 : STD_LOGIC; 
  signal nes_right_reg_CLKINV_30368 : STD_LOGIC; 
  signal nes_right_reg_CEINV_30367 : STD_LOGIC; 
  signal U3_CM1_7_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_5_and0000 : STD_LOGIC; 
  signal M2_0_bdd18 : STD_LOGIC; 
  signal N466 : STD_LOGIC; 
  signal U3_spriteonM1 : STD_LOGIC; 
  signal U3_destroy2_DXMUX_30461 : STD_LOGIC; 
  signal U3_destroy2_mux0017 : STD_LOGIC; 
  signal U3_destroy2_mux001766_pack_2 : STD_LOGIC; 
  signal U3_destroy2_CLKINVNOT : STD_LOGIC; 
  signal U3_CM1_8_and0001 : STD_LOGIC; 
  signal U3_CM2_0_and0001 : STD_LOGIC; 
  signal an_3_OBUF_30510 : STD_LOGIC; 
  signal sig_tank1_angle_calc_4_pack_1 : STD_LOGIC; 
  signal U3_N29 : STD_LOGIC; 
  signal U3_blue_and0000_pack_1 : STD_LOGIC; 
  signal U3_blue_and0001 : STD_LOGIC; 
  signal N300 : STD_LOGIC; 
  signal U3_blue_and0002_pack_1 : STD_LOGIC; 
  signal U3_C1_not00015_30594 : STD_LOGIC; 
  signal U3_B_mux0016124_30618 : STD_LOGIC; 
  signal U3_blue_and0003_pack_1 : STD_LOGIC; 
  signal U3_blue_and0004 : STD_LOGIC; 
  signal U3_spriteonM2_pack_1 : STD_LOGIC; 
  signal U3_B_DXMUX_30673 : STD_LOGIC; 
  signal U3_B_mux0016 : STD_LOGIC; 
  signal U3_B_mux00167_pack_2 : STD_LOGIC; 
  signal U3_B_CLKINV_30658 : STD_LOGIC; 
  signal U3_B_CEINV_30657 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_5_Q : STD_LOGIC; 
  signal M1_23_30_30783 : STD_LOGIC; 
  signal N332 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_bdd0_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_and0000_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_1_DYMUX_30834 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_1_Q : STD_LOGIC; 
  signal U3_RMcnt_1_CLKINV_30824 : STD_LOGIC; 
  signal U3_RMcnt_1_CEINV_30823 : STD_LOGIC; 
  signal M1a_14_bdd0 : STD_LOGIC; 
  signal M1_25_bdd1 : STD_LOGIC; 
  signal M1a_22_bdd0 : STD_LOGIC; 
  signal M1a_21_Q : STD_LOGIC; 
  signal M1_27_13 : STD_LOGIC; 
  signal M1_21_bdd5_pack_1 : STD_LOGIC; 
  signal M1a_26_33_30946 : STD_LOGIC; 
  signal M1a_24_bdd1 : STD_LOGIC; 
  signal U3_tank1Angle1s_and000010_30970 : STD_LOGIC; 
  signal title_spriteon_and000035_30963 : STD_LOGIC; 
  signal title_green_cmp_lt0000225_30994 : STD_LOGIC; 
  signal title_spriteon_and000019_30987 : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal title_spriteon_and000052_pack_1 : STD_LOGIC; 
  signal hsync_OBUF_31042 : STD_LOGIC; 
  signal title_spriteon_and000059_31034 : STD_LOGIC; 
  signal N354 : STD_LOGIC; 
  signal M1a_26_55_pack_1 : STD_LOGIC; 
  signal M1_23_bdd6 : STD_LOGIC; 
  signal M1a_27_52_31082 : STD_LOGIC; 
  signal M2a_29_2_31114 : STD_LOGIC; 
  signal M1a_28_Q : STD_LOGIC; 
  signal M1a_29_Q : STD_LOGIC; 
  signal M1a_29_32_pack_1 : STD_LOGIC; 
  signal M2a_11_Q : STD_LOGIC; 
  signal M2a_11_25_pack_2 : STD_LOGIC; 
  signal M2a_11_37_31174 : STD_LOGIC; 
  signal M2a_30_19_31186 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal M1a_4_bdd0 : STD_LOGIC; 
  signal M1a_12_bdd1 : STD_LOGIC; 
  signal M2a_24_Q : STD_LOGIC; 
  signal U3_RMht2_3_DXMUX_31277 : STD_LOGIC; 
  signal U3_Result_3_2_31274 : STD_LOGIC; 
  signal N22_pack_2 : STD_LOGIC; 
  signal U3_RMht2_3_CLKINV_31260 : STD_LOGIC; 
  signal U3_RMht2_3_CEINV_31259 : STD_LOGIC; 
  signal M2a_5_125_31303 : STD_LOGIC; 
  signal M2a_5_101_pack_1 : STD_LOGIC; 
  signal M2a_4_194_31315 : STD_LOGIC; 
  signal U3_CM2_2_and0001 : STD_LOGIC; 
  signal U3_CM2_1_and0001 : STD_LOGIC; 
  signal U3_font3_cmp_lt0001 : STD_LOGIC; 
  signal U3_font4_5_Q : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal U3_RMht1_4_DXMUX_31418 : STD_LOGIC; 
  signal U3_Result_4_1_31415 : STD_LOGIC; 
  signal N30_pack_2 : STD_LOGIC; 
  signal U3_RMht1_4_CLKINV_31403 : STD_LOGIC; 
  signal U3_RMht1_4_CEINV_31402 : STD_LOGIC; 
  signal U3_RMht2_4_DXMUX_31451 : STD_LOGIC; 
  signal U3_Result_4_2_31448 : STD_LOGIC; 
  signal N27_pack_2 : STD_LOGIC; 
  signal U3_RMht2_4_CLKINV_31436 : STD_LOGIC; 
  signal U3_RMht2_4_CEINV_31435 : STD_LOGIC; 
  signal M2a_6_Q : STD_LOGIC; 
  signal N458_pack_1 : STD_LOGIC; 
  signal N396 : STD_LOGIC; 
  signal nes_start_reg_DYMUX_31499 : STD_LOGIC; 
  signal nes_start_reg_CLKINV_31497 : STD_LOGIC; 
  signal nes_start_reg_CEINV_31496 : STD_LOGIC; 
  signal M1_22_bdd0 : STD_LOGIC; 
  signal N392 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal sig_gameB_pack_1 : STD_LOGIC; 
  signal red_0_OBUF_31573 : STD_LOGIC; 
  signal selector_red_0_34_pack_1 : STD_LOGIC; 
  signal red_2_OBUF_31597 : STD_LOGIC; 
  signal selector_red_2_20_pack_1 : STD_LOGIC; 
  signal selector_green_2_93_31621 : STD_LOGIC; 
  signal selector_red_0_77_31614 : STD_LOGIC; 
  signal red_1_OBUF_31645 : STD_LOGIC; 
  signal selector_red_1_47_pack_1 : STD_LOGIC; 
  signal selector_green_1_64_31669 : STD_LOGIC; 
  signal selector_red_2_63_31662 : STD_LOGIC; 
  signal nes_left_reg_DYMUX_31679 : STD_LOGIC; 
  signal nes_left_reg_CLKINV_31677 : STD_LOGIC; 
  signal nes_left_reg_CEINV_31676 : STD_LOGIC; 
  signal nes_down_reg_DYMUX_31691 : STD_LOGIC; 
  signal nes_down_reg_CLKINV_31689 : STD_LOGIC; 
  signal nes_down_reg_CEINV_31688 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal U3_Result_5_136_31710 : STD_LOGIC; 
  signal U3_font3_cmp_lt0000 : STD_LOGIC; 
  signal U3_Result_5_236_31734 : STD_LOGIC; 
  signal N456 : STD_LOGIC; 
  signal N53_pack_1 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000010_31777 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000021_31789 : STD_LOGIC; 
  signal M1_29_77_31813 : STD_LOGIC; 
  signal M1_21_bdd8_pack_3 : STD_LOGIC; 
  signal M1_22_27_31837 : STD_LOGIC; 
  signal M1_22_bdd7 : STD_LOGIC; 
  signal M1_23_bdd0 : STD_LOGIC; 
  signal M1a_23_15_31873 : STD_LOGIC; 
  signal M1_23_bdd1_pack_1 : STD_LOGIC; 
  signal M1a_30_37_31897 : STD_LOGIC; 
  signal M1_22_bdd12_pack_1 : STD_LOGIC; 
  signal M1_29_bdd5 : STD_LOGIC; 
  signal M1_24_bdd0 : STD_LOGIC; 
  signal M1a_23_4_31945 : STD_LOGIC; 
  signal M1_31_62_31938 : STD_LOGIC; 
  signal M1_22_bdd9 : STD_LOGIC; 
  signal N160_pack_1 : STD_LOGIC; 
  signal M2_10_bdd0 : STD_LOGIC; 
  signal M1_0_Q : STD_LOGIC; 
  signal M1_0_bdd2_pack_1 : STD_LOGIC; 
  signal N452 : STD_LOGIC; 
  signal M1_26_25_32022 : STD_LOGIC; 
  signal M2_10_bdd5 : STD_LOGIC; 
  signal M2_11_bdd0 : STD_LOGIC; 
  signal M1_26_58_32077 : STD_LOGIC; 
  signal M1_27_bdd0 : STD_LOGIC; 
  signal M1a_29_58_32101 : STD_LOGIC; 
  signal M1_27_bdd4_pack_1 : STD_LOGIC; 
  signal M2_10_Q : STD_LOGIC; 
  signal M2_10_8_pack_1 : STD_LOGIC; 
  signal M2_3_bdd7 : STD_LOGIC; 
  signal M2_10_bdd14 : STD_LOGIC; 
  signal M1_28_12_32161 : STD_LOGIC; 
  signal M2_20_Q : STD_LOGIC; 
  signal M2_20_12_pack_2 : STD_LOGIC; 
  signal M1_28_bdd1 : STD_LOGIC; 
  signal M1_10_bdd7 : STD_LOGIC; 
  signal M2_12_bdd5 : STD_LOGIC; 
  signal M2_9_Q : STD_LOGIC; 
  signal M2_21_bdd0_pack_1 : STD_LOGIC; 
  signal M2_12_44 : STD_LOGIC; 
  signal M1_14_bdd1 : STD_LOGIC; 
  signal M1_28_Q : STD_LOGIC; 
  signal M1_28_71_pack_1 : STD_LOGIC; 
  signal M1_29_69_32305 : STD_LOGIC; 
  signal M2_1_bdd1 : STD_LOGIC; 
  signal M2_0_bdd20_pack_1 : STD_LOGIC; 
  signal M1_4_bdd0 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0001113_32353 : STD_LOGIC; 
  signal M2_1_Q : STD_LOGIC; 
  signal M2_1_101_pack_1 : STD_LOGIC; 
  signal M2_18_bdd0 : STD_LOGIC; 
  signal M2_4_133_32401 : STD_LOGIC; 
  signal M2_5_Q : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal U3_tank1HP_0_DXMUX_32454 : STD_LOGIC; 
  signal U3_tank1HP_mux0005_2_Q_32451 : STD_LOGIC; 
  signal N9_pack_2 : STD_LOGIC; 
  signal U3_tank1HP_0_CLKINVNOT : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal U3_spriteonB1_and000017_32479 : STD_LOGIC; 
  signal U3_B_mux001617_32503 : STD_LOGIC; 
  signal U3_spriteonB1_pack_1 : STD_LOGIC; 
  signal nes_up_reg_DYMUX_32513 : STD_LOGIC; 
  signal nes_up_reg_CLKINV_32511 : STD_LOGIC; 
  signal nes_up_reg_CEINV_32510 : STD_LOGIC; 
  signal U3_tank1Angle1s : STD_LOGIC; 
  signal U3_tank1Angle1s_and000018_pack_1 : STD_LOGIC; 
  signal selector_green_2_21_32563 : STD_LOGIC; 
  signal U3_N281_pack_1 : STD_LOGIC; 
  signal M2_21_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_8_bdd0_pack_1 : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal green_1_OBUF_32635 : STD_LOGIC; 
  signal selector_green_1_21_pack_1 : STD_LOGIC; 
  signal green_0_OBUF_32659 : STD_LOGIC; 
  signal selector_green_0_58_pack_1 : STD_LOGIC; 
  signal selector_green_0_98_32671 : STD_LOGIC; 
  signal green_2_OBUF_32695 : STD_LOGIC; 
  signal selector_green_2_38_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_1_and0000 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal M2a_2_46_32743 : STD_LOGIC; 
  signal rom1_addr_1_pack_1 : STD_LOGIC; 
  signal M2_7_43_32767 : STD_LOGIC; 
  signal rom1_addr_2_pack_2 : STD_LOGIC; 
  signal M2_4_36_32791 : STD_LOGIC; 
  signal M2a_4_761_pack_2 : STD_LOGIC; 
  signal M1_31_Q : STD_LOGIC; 
  signal rom1_addr_4_pack_1 : STD_LOGIC; 
  signal vsync_OBUF_32839 : STD_LOGIC; 
  signal U2_N2_pack_1 : STD_LOGIC; 
  signal U3_N191 : STD_LOGIC; 
  signal N55_pack_1 : STD_LOGIC; 
  signal M1a_23_0_32887 : STD_LOGIC; 
  signal N358 : STD_LOGIC; 
  signal U3_font3_cmp_lt0002_pack_2 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000020_32935 : STD_LOGIC; 
  signal U3_spriteonGrnd_and00005_pack_1 : STD_LOGIC; 
  signal M2a_10_Q : STD_LOGIC; 
  signal M1a_12_bdd0_pack_1 : STD_LOGIC; 
  signal bounce_delay1_1_DXMUX_32979 : STD_LOGIC; 
  signal bounce_delay1_1_DYMUX_32971 : STD_LOGIC; 
  signal bounce_delay1_1_SRINV_32969 : STD_LOGIC; 
  signal bounce_delay1_1_CLKINV_32968 : STD_LOGIC; 
  signal bounce_delay1_3_DXMUX_33003 : STD_LOGIC; 
  signal bounce_delay1_3_DYMUX_32995 : STD_LOGIC; 
  signal bounce_delay1_3_SRINV_32993 : STD_LOGIC; 
  signal bounce_delay1_3_CLKINV_32992 : STD_LOGIC; 
  signal bounce_delay1_5_DXMUX_33027 : STD_LOGIC; 
  signal bounce_delay1_5_DYMUX_33019 : STD_LOGIC; 
  signal bounce_delay1_5_SRINV_33017 : STD_LOGIC; 
  signal bounce_delay1_5_CLKINV_33016 : STD_LOGIC; 
  signal bounce_delay2_1_DXMUX_33051 : STD_LOGIC; 
  signal bounce_delay2_1_DYMUX_33043 : STD_LOGIC; 
  signal bounce_delay2_1_SRINV_33041 : STD_LOGIC; 
  signal bounce_delay2_1_CLKINV_33040 : STD_LOGIC; 
  signal bounce_delay1_7_DXMUX_33075 : STD_LOGIC; 
  signal bounce_delay1_7_DYMUX_33067 : STD_LOGIC; 
  signal bounce_delay1_7_SRINV_33065 : STD_LOGIC; 
  signal bounce_delay1_7_CLKINV_33064 : STD_LOGIC; 
  signal bounce_delay2_3_DXMUX_33099 : STD_LOGIC; 
  signal bounce_delay2_3_DYMUX_33091 : STD_LOGIC; 
  signal bounce_delay2_3_SRINV_33089 : STD_LOGIC; 
  signal bounce_delay2_3_CLKINV_33088 : STD_LOGIC; 
  signal bounce_delay2_5_FFY_RST : STD_LOGIC; 
  signal bounce_delay2_5_DXMUX_33123 : STD_LOGIC; 
  signal bounce_delay2_5_DYMUX_33115 : STD_LOGIC; 
  signal bounce_delay2_5_SRINV_33113 : STD_LOGIC; 
  signal bounce_delay2_5_CLKINV_33112 : STD_LOGIC; 
  signal bounce_delay3_1_DXMUX_33147 : STD_LOGIC; 
  signal bounce_delay3_1_DYMUX_33139 : STD_LOGIC; 
  signal bounce_delay3_1_SRINV_33137 : STD_LOGIC; 
  signal bounce_delay3_1_CLKINV_33136 : STD_LOGIC; 
  signal bounce_delay2_7_DXMUX_33171 : STD_LOGIC; 
  signal bounce_delay2_7_DYMUX_33163 : STD_LOGIC; 
  signal bounce_delay2_7_SRINV_33161 : STD_LOGIC; 
  signal bounce_delay2_7_CLKINV_33160 : STD_LOGIC; 
  signal bounce_delay3_3_DXMUX_33195 : STD_LOGIC; 
  signal bounce_delay3_3_DYMUX_33187 : STD_LOGIC; 
  signal bounce_delay3_3_SRINV_33185 : STD_LOGIC; 
  signal bounce_delay3_3_CLKINV_33184 : STD_LOGIC; 
  signal U2_vidon_and0000105_33223 : STD_LOGIC; 
  signal U3_spriteonB2 : STD_LOGIC; 
  signal bounce_delay3_5_DXMUX_33243 : STD_LOGIC; 
  signal bounce_delay3_5_DYMUX_33235 : STD_LOGIC; 
  signal bounce_delay3_5_SRINV_33233 : STD_LOGIC; 
  signal bounce_delay3_5_CLKINV_33232 : STD_LOGIC; 
  signal bounce_delay3_7_DXMUX_33267 : STD_LOGIC; 
  signal bounce_delay3_7_DYMUX_33259 : STD_LOGIC; 
  signal bounce_delay3_7_SRINV_33257 : STD_LOGIC; 
  signal bounce_delay3_7_CLKINV_33256 : STD_LOGIC; 
  signal M2a_2_Q : STD_LOGIC; 
  signal M2a_2_18_pack_1 : STD_LOGIC; 
  signal M2a_4_Q : STD_LOGIC; 
  signal M2a_4_20_pack_1 : STD_LOGIC; 
  signal M2a_4_36_33331 : STD_LOGIC; 
  signal M2a_4_114_33355 : STD_LOGIC; 
  signal M2a_4_58_pack_1 : STD_LOGIC; 
  signal M2a_6_51_33379 : STD_LOGIC; 
  signal M2a_6_32_pack_1 : STD_LOGIC; 
  signal M2_3_94_33403 : STD_LOGIC; 
  signal M2a_6_bdd1 : STD_LOGIC; 
  signal U3_CM2_4_and0001 : STD_LOGIC; 
  signal U3_CM2_3_and0001 : STD_LOGIC; 
  signal U3_tank2HP_2_DXMUX_33480 : STD_LOGIC; 
  signal U3_tank2HP_mux0007_0_Q_33477 : STD_LOGIC; 
  signal N302_pack_2 : STD_LOGIC; 
  signal U3_tank2HP_2_CLKINVNOT : STD_LOGIC; 
  signal M2_6_108_33505 : STD_LOGIC; 
  signal N356_pack_1 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal M1_30_Q : STD_LOGIC; 
  signal M1_25_2_pack_1 : STD_LOGIC; 
  signal sig_tank1_angle_calc_5_Q : STD_LOGIC; 
  signal U3_Madd_tank1ascii1s_add0000_cy_5_bdd2_pack_1 : STD_LOGIC; 
  signal M1_3_bdd3 : STD_LOGIC; 
  signal M2_0_bdd9 : STD_LOGIC; 
  signal M2_0_bdd4 : STD_LOGIC; 
  signal M2_0_Q : STD_LOGIC; 
  signal M2_0_bdd2_pack_1 : STD_LOGIC; 
  signal M2_4_bdd10 : STD_LOGIC; 
  signal M2_2_bdd5 : STD_LOGIC; 
  signal U3_RMcnt2_and0000_pack_1 : STD_LOGIC; 
  signal U3_RMcnt2_1_DYMUX_33676 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_1_Q : STD_LOGIC; 
  signal U3_RMcnt2_1_CLKINV_33666 : STD_LOGIC; 
  signal U3_RMcnt2_1_CEINV_33665 : STD_LOGIC; 
  signal M2_6_171_33716 : STD_LOGIC; 
  signal M2_4_bdd0_pack_1 : STD_LOGIC; 
  signal M2_3_24_33740 : STD_LOGIC; 
  signal M2_3_19_pack_1 : STD_LOGIC; 
  signal M2_4_46_33764 : STD_LOGIC; 
  signal M2_4_bdd2_pack_1 : STD_LOGIC; 
  signal M2_6_bdd1 : STD_LOGIC; 
  signal M2_6_Q : STD_LOGIC; 
  signal M2_6_17_pack_1 : STD_LOGIC; 
  signal M2_7_75_33824 : STD_LOGIC; 
  signal M2_7_bdd0_pack_1 : STD_LOGIC; 
  signal M2_7_Q : STD_LOGIC; 
  signal N282_pack_1 : STD_LOGIC; 
  signal U3_Mhorz_DYMUX_33860 : STD_LOGIC; 
  signal U3_Mhorz_BYINV_33859 : STD_LOGIC; 
  signal U3_Mhorz_SRINV_33858 : STD_LOGIC; 
  signal U3_Mhorz_CLKINV_33857 : STD_LOGIC; 
  signal U3_Mhorz_CEINV_33856 : STD_LOGIC; 
  signal N414 : STD_LOGIC; 
  signal M2a_7_Q : STD_LOGIC; 
  signal N340_pack_1 : STD_LOGIC; 
  signal U3_blue_and0001138_33924 : STD_LOGIC; 
  signal N208_pack_2 : STD_LOGIC; 
  signal U3_tank1Angle10s_and00000_33936 : STD_LOGIC; 
  signal U3_N87 : STD_LOGIC; 
  signal vidon_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_2_and0000 : STD_LOGIC; 
  signal U3_RMcnt_1_and0001 : STD_LOGIC; 
  signal U3_C2_5_DYMUX_33994 : STD_LOGIC; 
  signal U3_C2_5_CLKINV_33992 : STD_LOGIC; 
  signal U3_C2_5_CEINV_33991 : STD_LOGIC; 
  signal an_1_OBUF_34020 : STD_LOGIC; 
  signal sig_tank1_angle_calc_2_pack_1 : STD_LOGIC; 
  signal U3_N33 : STD_LOGIC; 
  signal N01_pack_1 : STD_LOGIC; 
  signal M2a_4_9_34056 : STD_LOGIC; 
  signal U3_rise2_DYMUX_34068 : STD_LOGIC; 
  signal U3_rise2_BYINV_34067 : STD_LOGIC; 
  signal U3_rise2_CLKINV_34065 : STD_LOGIC; 
  signal U3_rise2_CEINV_34064 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le000018_pack_1 : STD_LOGIC; 
  signal U3_destroy1_mux001541_34120 : STD_LOGIC; 
  signal U3_spriteonGrnd_pack_1 : STD_LOGIC; 
  signal nes_start_reg_cmp_eq0000 : STD_LOGIC; 
  signal U3_rise_DYMUX_34144 : STD_LOGIC; 
  signal U3_rise_BYINV_34143 : STD_LOGIC; 
  signal U3_rise_SRINV_34142 : STD_LOGIC; 
  signal U3_rise_CLKINV_34141 : STD_LOGIC; 
  signal U3_rise_CEINV_34140 : STD_LOGIC; 
  signal an_0_OBUF_34160 : STD_LOGIC; 
  signal U3_RMcnt_2_and0001 : STD_LOGIC; 
  signal U3_RMht1_not0001127_34196 : STD_LOGIC; 
  signal U3_RMht1_not0001_bdd1_pack_1 : STD_LOGIC; 
  signal U3_spriteonB4 : STD_LOGIC; 
  signal U3_spriteonB4_and000050_pack_1 : STD_LOGIC; 
  signal M1_30_104_34244 : STD_LOGIC; 
  signal N400_pack_2 : STD_LOGIC; 
  signal U3_q_201_FFX_RSTAND_18549 : STD_LOGIC; 
  signal U3_RMcnt_2_FFX_SET : STD_LOGIC; 
  signal U3_RMcnt_2_FFX_RSTAND_21824 : STD_LOGIC; 
  signal U3_RMcnt_4_FFX_SET : STD_LOGIC; 
  signal U3_RMcnt_4_FFX_RSTAND_21895 : STD_LOGIC; 
  signal U3_RMcnt2_2_FFX_SET : STD_LOGIC; 
  signal U3_RMcnt2_2_FFX_RSTAND_23539 : STD_LOGIC; 
  signal U2_vcs_9_FFX_RSTAND_24790 : STD_LOGIC; 
  signal U3_RMcnt_0_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt_0_FFY_RSTAND_25413 : STD_LOGIC; 
  signal U3_RMcnt_3_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt_3_FFY_RSTAND_25456 : STD_LOGIC; 
  signal U3_RMcnt2_0_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt2_0_FFY_RSTAND_25602 : STD_LOGIC; 
  signal U3_RMcnt2_3_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt2_3_FFY_RSTAND_25645 : STD_LOGIC; 
  signal U3_RMcnt2_5_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt2_5_FFY_RSTAND_25686 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_FFY_RSTAND_25723 : STD_LOGIC; 
  signal U3_CM1_1_FFY_SET : STD_LOGIC; 
  signal U3_CM1_1_FFY_RSTAND_25808 : STD_LOGIC; 
  signal U3_CM1_2_FFY_SET : STD_LOGIC; 
  signal U3_CM1_2_FFY_RSTAND_25851 : STD_LOGIC; 
  signal U3_CM1_3_FFY_SET : STD_LOGIC; 
  signal U3_CM1_3_FFY_RSTAND_25894 : STD_LOGIC; 
  signal U3_CM2_0_FFY_SET : STD_LOGIC; 
  signal U3_CM2_0_FFY_RSTAND_25937 : STD_LOGIC; 
  signal U3_CM1_5_FFY_SET : STD_LOGIC; 
  signal U3_CM1_5_FFY_RSTAND_26066 : STD_LOGIC; 
  signal U3_CM2_2_FFY_SET : STD_LOGIC; 
  signal U3_CM2_2_FFY_RSTAND_26109 : STD_LOGIC; 
  signal U3_CM1_6_FFY_SET : STD_LOGIC; 
  signal U3_CM1_6_FFY_RSTAND_26152 : STD_LOGIC; 
  signal U3_CM2_3_FFY_SET : STD_LOGIC; 
  signal U3_CM2_3_FFY_RSTAND_26195 : STD_LOGIC; 
  signal U3_CM2_4_FFY_SET : STD_LOGIC; 
  signal U3_CM2_4_FFY_RSTAND_26281 : STD_LOGIC; 
  signal U3_CM1_8_FFY_SET : STD_LOGIC; 
  signal U3_CM1_8_FFY_RSTAND_26324 : STD_LOGIC; 
  signal U3_CM2_5_FFY_SET : STD_LOGIC; 
  signal U3_CM2_5_FFY_RSTAND_26367 : STD_LOGIC; 
  signal U3_CM1_9_FFY_SET : STD_LOGIC; 
  signal U3_CM1_9_FFY_RSTAND_26410 : STD_LOGIC; 
  signal U3_CM2_6_FFY_SET : STD_LOGIC; 
  signal U3_CM2_6_FFY_RSTAND_26453 : STD_LOGIC; 
  signal U3_CM2_8_FFY_SET : STD_LOGIC; 
  signal U3_CM2_8_FFY_RSTAND_26539 : STD_LOGIC; 
  signal U3_CM2_9_FFY_SET : STD_LOGIC; 
  signal U3_CM2_9_FFY_RSTAND_26582 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_FFX_SET : STD_LOGIC; 
  signal U3_RMcnt_1_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt_1_FFY_RSTAND_30842 : STD_LOGIC; 
  signal U3_RMcnt2_1_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt2_1_FFY_RSTAND_33684 : STD_LOGIC; 
  signal U3_rise2_FFY_SET : STD_LOGIC; 
  signal dp_OUTPUT_OFF_O1INV_19763 : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_11_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_10_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_8_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_7_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_6_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_5_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font10s_B6_ADDR_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_11_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_10_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_9_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_8_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_7_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_6_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_5_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_4_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_tank1font1s_B10_ADDR_0_Q : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_M2a_3_F5MUX_IB_UNCONNECTED : STD_LOGIC; 
  signal NlwInverterSignal_U3_destroy1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_tank1HP_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_destroy2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_tank2HP_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_B_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_tank1HP_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_tank2HP_2_CLK : STD_LOGIC; 
  signal U2_hcs : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_C1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_C2 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Madd_spriteon2f_add0004_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal U3_q : STD_LOGIC_VECTOR ( 20 downto 18 ); 
  signal U2_vcs : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM1_addsub0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM1_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_rom_pix1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Msub_rom_pix1_Madd_cy : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U3_CM2_sub0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U3_Msub_CM2_sub0000_cy : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U3_CM2 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_CM2_sub0000_0 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_CM1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_CM1_add0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U2_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RMht1 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal sig_tank1rom1s : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal U3_tank1rom10s_sub0000 : STD_LOGIC_VECTOR ( 9 downto 6 ); 
  signal U3_Msub_ypix1_Madd_lut : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal U3_Msub_tank1rom10s_sub0001_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal U3_spriteonM2_addsub0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM2_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal x7_clkdiv : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal U3_rom_pix2 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Msub_rom_pix2_Madd_cy : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U3_RM2 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RMcnt2 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U3_RM2_share0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U1_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal U3_CM1_add0000_1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_font1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal sig_tank1rom10s : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal sig_tank2rom10s : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal U3_RMht2 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal sig_tank2rom1s : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal U3_Madd_tank2ascii1s_add0000_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal U3_spriteonM1_addsub0003 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RM1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_scalar_reg : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_scalar_next_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM2_addsub0003 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RMcnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U3_RM1_share0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_counter_reg : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcount_q_cy : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal sig_tank110sM : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal sig_tank21sM : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal sig_tank210sM : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal sig_tank11sM : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal x7_digit : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U3_Msub_font4_sub0002_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal bounce_delay3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal bounce_delay2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal bounce_delay1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U3_Mcompar_spriteon1_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteon2f_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcount_C1_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcount_C2_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteon2_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Msub_rom_pix1_Madd_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Msub_CM2_sub0000_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal U3_CM2_Msub_sub0000_lut : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U3_CM1_Madd_add0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U2_Mcount_vcs_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Madd_tank1rom1s_lut : STD_LOGIC_VECTOR ( 10 downto 4 ); 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal x7_Mcount_clkdiv_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Msub_rom_pix2_Madd_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_spriteon2f_add0004 : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal U3_Maddsub_RM2_share0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U1_Mcount_q_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon1_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Madd_tank2rom1s_lut : STD_LOGIC_VECTOR ( 10 downto 4 ); 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Madd_spriteonM1_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Mcompar_spriteon2_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_Madd_scalar_next_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Madd_spriteonM2_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U2_Mcount_hcs_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Maddsub_RM1_share0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Msub_tank1rom10s_sub0000_lut : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal nes_Mcount_counter_reg_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcount_q_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_RMcnt_Maddsub_addsub0000_lut : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U3_RMcnt2_Maddsub_addsub0000_lut : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U3_CM1_Q_mux0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_CM2_Q_mux0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RM1_mux0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RM2_mux0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_scalar_next : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM1_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal U3_spriteonM2_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal U3_Madd_spriteon1_addsub0001_lut : STD_LOGIC_VECTOR ( 7 downto 6 ); 
  signal U3_Madd_spriteon1_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal U3_spriteon1_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal U3_Madd_spriteon2_addsub0000_lut : STD_LOGIC_VECTOR ( 9 downto 6 ); 
  signal U3_tank1rom10s_sub0001 : STD_LOGIC_VECTOR ( 10 downto 4 ); 
  signal U3_spriteon2_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal sig_tank2_angle_calc : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal NlwBufferSignal_tank1font10s_B10_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_tank2font10s_B10_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_tank2font10s_B6_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_tank1font1s_B6_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_tank2font1s_B10_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_tank2font1s_B6_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
begin
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F_10404,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT_10405,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF_10396,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV_10394,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT_10405
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F_10404
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF_10396
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV_10394
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G_10391,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG_10383,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG_10393
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G_10391
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG_10383
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_10436,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_10436,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_10427,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2_10422
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_10436
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_10427
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG_10393,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY_10424
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_10413,
      I1 => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_10427,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND_10425
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2_10423,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY_10424,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND_10425,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST_10426
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G_10421,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2_10422,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_10413,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2_10423
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G_10421
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_10413
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_10467,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_10467,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_10458,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2_10453
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_10467
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_10458
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST_10426,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY_10455
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_10445,
      I1 => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_10458,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND_10456
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2_10454,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY_10455,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND_10456,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST_10457
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G_10452,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2_10453,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_10445,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2_10454
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G_10452
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_10445
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_10498,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_10498,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_10491,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2_10486
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_10498
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_10491
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST_10457,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY_10488
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_10477,
      I1 => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_10491,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND_10489
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2_10487,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY_10488,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND_10489,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST_10490
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G_10485,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2_10486,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_10477,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2_10487
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G_10485
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_10477
    );
  U3_spriteon1_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => U3_spriteon1_cmp_ge0000_CY0F_10529,
      IB => U3_spriteon1_cmp_ge0000_CY0F_10529,
      SEL => U3_spriteon1_cmp_ge0000_CYSELF_10521,
      O => U3_spriteon1_cmp_ge0000_CYMUXF2_10516
    );
  U3_spriteon1_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_spriteon1_cmp_ge0000_CY0F_10529
    );
  U3_spriteon1_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(8),
      O => U3_spriteon1_cmp_ge0000_CYSELF_10521
    );
  U3_spriteon1_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon1_cmp_ge0000_CYMUXFAST_10520,
      O => U3_spriteon1_cmp_ge0000
    );
  U3_spriteon1_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST_10490,
      O => U3_spriteon1_cmp_ge0000_FASTCARRY_10518
    );
  U3_spriteon1_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      I0 => U3_spriteon1_cmp_ge0000_CYSELG_10509,
      I1 => U3_spriteon1_cmp_ge0000_CYSELF_10521,
      O => U3_spriteon1_cmp_ge0000_CYAND_10519
    );
  U3_spriteon1_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => U3_spriteon1_cmp_ge0000_CYMUXG2_10517,
      IB => U3_spriteon1_cmp_ge0000_FASTCARRY_10518,
      SEL => U3_spriteon1_cmp_ge0000_CYAND_10519,
      O => U3_spriteon1_cmp_ge0000_CYMUXFAST_10520
    );
  U3_spriteon1_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => U3_spriteon1_cmp_ge0000_CY0G_10515,
      IB => U3_spriteon1_cmp_ge0000_CYMUXF2_10516,
      SEL => U3_spriteon1_cmp_ge0000_CYSELG_10509,
      O => U3_spriteon1_cmp_ge0000_CYMUXG2_10517
    );
  U3_spriteon1_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_spriteon1_cmp_ge0000_CY0G_10515
    );
  U3_spriteon1_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(9),
      O => U3_spriteon1_cmp_ge0000_CYSELG_10509
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U3_C1(8),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X3Y46"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U3_C2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(0)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F_10558,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT_10559,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF_10550,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy(0)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV_10548,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT_10559
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(0),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F_10558
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(0),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF_10550
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV_10548
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X3Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G_10545,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy(0),
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG_10537,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG_10547
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(1),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G_10545
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(1),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG_10537
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X3Y46"
    )
    port map (
      ADR0 => U3_C2(1),
      ADR1 => VCC,
      ADR2 => U2_hcs(1),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(1)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_10590,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_10590,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_10581,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2_10576
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(2),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_10590
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(2),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_10581
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG_10547,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY_10578
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_10567,
      I1 => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_10581,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND_10579
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2_10577,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY_10578,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND_10579,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST_10580
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G_10575,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2_10576,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_10567,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2_10577
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(3),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G_10575
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(3),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_10567
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X3Y47"
    )
    port map (
      ADR0 => U3_C2(3),
      ADR1 => VCC,
      ADR2 => U2_hcs(3),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(3)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_10621,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_10621,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_10613,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2_10608
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_add0004_4_0,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_10621
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(4),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_10613
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST_10580,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY_10610
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_10601,
      I1 => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_10613,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND_10611
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2_10609,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY_10610,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND_10611,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST_10612
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G_10607,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2_10608,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_10601,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2_10609
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000_5_0,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G_10607
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(5),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_10601
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_10654,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_10654,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_10646,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2_10641
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(6),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_10654
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(6),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_10646
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST_10612,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY_10643
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_10632,
      I1 => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_10646,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND_10644
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2_10642,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY_10643,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND_10644,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST_10645
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G_10640,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2_10641,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_10632,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2_10642
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000_7_0,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G_10640
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(7),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_10632
    );
  U3_spriteon2f_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y50"
    )
    port map (
      IA => U3_spriteon2f_cmp_le0000_CY0F_10687,
      IB => U3_spriteon2f_cmp_le0000_CY0F_10687,
      SEL => U3_spriteon2f_cmp_le0000_CYSELF_10679,
      O => U3_spriteon2f_cmp_le0000_CYMUXF2_10674
    );
  U3_spriteon2f_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(8),
      O => U3_spriteon2f_cmp_le0000_CY0F_10687
    );
  U3_spriteon2f_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(8),
      O => U3_spriteon2f_cmp_le0000_CYSELF_10679
    );
  U3_spriteon2f_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_cmp_le0000_CYMUXFAST_10678,
      O => U3_spriteon2f_cmp_le0000
    );
  U3_spriteon2f_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST_10645,
      O => U3_spriteon2f_cmp_le0000_FASTCARRY_10676
    );
  U3_spriteon2f_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y50"
    )
    port map (
      I0 => U3_spriteon2f_cmp_le0000_CYSELG_10665,
      I1 => U3_spriteon2f_cmp_le0000_CYSELF_10679,
      O => U3_spriteon2f_cmp_le0000_CYAND_10677
    );
  U3_spriteon2f_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y50"
    )
    port map (
      IA => U3_spriteon2f_cmp_le0000_CYMUXG2_10675,
      IB => U3_spriteon2f_cmp_le0000_FASTCARRY_10676,
      SEL => U3_spriteon2f_cmp_le0000_CYAND_10677,
      O => U3_spriteon2f_cmp_le0000_CYMUXFAST_10678
    );
  U3_spriteon2f_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y50"
    )
    port map (
      IA => U3_spriteon2f_cmp_le0000_CY0G_10673,
      IB => U3_spriteon2f_cmp_le0000_CYMUXF2_10674,
      SEL => U3_spriteon2f_cmp_le0000_CYSELG_10665,
      O => U3_spriteon2f_cmp_le0000_CYMUXG2_10675
    );
  U3_spriteon2f_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000_9_0,
      O => U3_spriteon2f_cmp_le0000_CY0G_10673
    );
  U3_spriteon2f_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(9),
      O => U3_spriteon2f_cmp_le0000_CYSELG_10665
    );
  U3_C1_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_0_XORF_10731,
      O => U3_C1_0_DXMUX_10733
    );
  U3_C1_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => U3_C1_0_CYINIT_10730,
      I1 => U3_Mcount_C1_lut(0),
      O => U3_C1_0_XORF_10731
    );
  U3_C1_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U3_C1_0_CY0F_10729,
      IB => U3_C1_0_CYINIT_10730,
      SEL => U3_C1_0_CYSELF_10722,
      O => U3_Mcount_C1_cy_0_Q
    );
  U3_C1_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_leftBTN_inv1_inv1_0,
      O => U3_C1_0_CYINIT_10730
    );
  U3_C1_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(0),
      O => U3_C1_0_CY0F_10729
    );
  U3_C1_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(0),
      O => U3_C1_0_CYSELF_10722
    );
  U3_C1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_0_XORG_10713,
      O => U3_C1_0_DYMUX_10715
    );
  U3_C1_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => U3_Mcount_C1_cy_0_Q,
      I1 => U3_Mcount_C1_lut(1),
      O => U3_C1_0_XORG_10713
    );
  U3_C1_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_0_CYMUXG_10712,
      O => U3_Mcount_C1_cy_1_Q
    );
  U3_C1_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U3_C1_0_CY0G_10710,
      IB => U3_Mcount_C1_cy_0_Q,
      SEL => U3_C1_0_CYSELG_10703,
      O => U3_C1_0_CYMUXG_10712
    );
  U3_C1_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(1),
      O => U3_C1_0_CY0G_10710
    );
  U3_C1_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(1),
      O => U3_C1_0_CYSELG_10703
    );
  U3_C1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_0_CLKINV_10701
    );
  U3_C1_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_0_CEINV_10700
    );
  U3_C1_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_2_XORF_10784,
      O => U3_C1_2_DXMUX_10786
    );
  U3_C1_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => U3_C1_2_CYINIT_10783,
      I1 => U3_Mcount_C1_lut(2),
      O => U3_C1_2_XORF_10784
    );
  U3_C1_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_C1_2_CY0F_10782,
      IB => U3_C1_2_CYINIT_10783,
      SEL => U3_C1_2_CYSELF_10766,
      O => U3_Mcount_C1_cy_2_Q
    );
  U3_C1_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_C1_2_CY0F_10782,
      IB => U3_C1_2_CY0F_10782,
      SEL => U3_C1_2_CYSELF_10766,
      O => U3_C1_2_CYMUXF2_10761
    );
  U3_C1_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_1_Q,
      O => U3_C1_2_CYINIT_10783
    );
  U3_C1_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(2),
      O => U3_C1_2_CY0F_10782
    );
  U3_C1_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(2),
      O => U3_C1_2_CYSELF_10766
    );
  U3_C1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_2_XORG_10768,
      O => U3_C1_2_DYMUX_10770
    );
  U3_C1_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => U3_Mcount_C1_cy_2_Q,
      I1 => U3_Mcount_C1_lut(3),
      O => U3_C1_2_XORG_10768
    );
  U3_C1_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_2_CYMUXFAST_10765,
      O => U3_Mcount_C1_cy_3_Q
    );
  U3_C1_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_1_Q,
      O => U3_C1_2_FASTCARRY_10763
    );
  U3_C1_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => U3_C1_2_CYSELG_10753,
      I1 => U3_C1_2_CYSELF_10766,
      O => U3_C1_2_CYAND_10764
    );
  U3_C1_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_C1_2_CYMUXG2_10762,
      IB => U3_C1_2_FASTCARRY_10763,
      SEL => U3_C1_2_CYAND_10764,
      O => U3_C1_2_CYMUXFAST_10765
    );
  U3_C1_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_C1_2_CY0G_10760,
      IB => U3_C1_2_CYMUXF2_10761,
      SEL => U3_C1_2_CYSELG_10753,
      O => U3_C1_2_CYMUXG2_10762
    );
  U3_C1_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(3),
      O => U3_C1_2_CY0G_10760
    );
  U3_C1_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(3),
      O => U3_C1_2_CYSELG_10753
    );
  U3_C1_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_2_CLKINV_10751
    );
  U3_C1_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_2_CEINV_10750
    );
  U3_C1_2 : X_FF
    generic map(
      LOC => "SLICE_X27Y46",
      INIT => '1'
    )
    port map (
      I => U3_C1_2_DXMUX_10786,
      CE => U3_C1_2_CEINV_10750,
      CLK => U3_C1_2_CLKINV_10751,
      SET => GND,
      RST => GND,
      O => U3_C1(2)
    );
  U3_C1_5 : X_FF
    generic map(
      LOC => "SLICE_X27Y47",
      INIT => '0'
    )
    port map (
      I => U3_C1_4_DYMUX_10823,
      CE => U3_C1_4_CEINV_10803,
      CLK => U3_C1_4_CLKINV_10804,
      SET => GND,
      RST => GND,
      O => U3_C1(5)
    );
  U3_Mcount_C1_lut_4_Q : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X27Y47"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_C1(4),
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C1_lut(4)
    );
  U3_C1_4 : X_FF
    generic map(
      LOC => "SLICE_X27Y47",
      INIT => '1'
    )
    port map (
      I => U3_C1_4_DXMUX_10839,
      CE => U3_C1_4_CEINV_10803,
      CLK => U3_C1_4_CLKINV_10804,
      SET => GND,
      RST => GND,
      O => U3_C1(4)
    );
  U3_C1_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_4_XORF_10837,
      O => U3_C1_4_DXMUX_10839
    );
  U3_C1_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => U3_C1_4_CYINIT_10836,
      I1 => U3_Mcount_C1_lut(4),
      O => U3_C1_4_XORF_10837
    );
  U3_C1_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_C1_4_CY0F_10835,
      IB => U3_C1_4_CYINIT_10836,
      SEL => U3_C1_4_CYSELF_10819,
      O => U3_Mcount_C1_cy_4_Q
    );
  U3_C1_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_C1_4_CY0F_10835,
      IB => U3_C1_4_CY0F_10835,
      SEL => U3_C1_4_CYSELF_10819,
      O => U3_C1_4_CYMUXF2_10814
    );
  U3_C1_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_3_Q,
      O => U3_C1_4_CYINIT_10836
    );
  U3_C1_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(4),
      O => U3_C1_4_CY0F_10835
    );
  U3_C1_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(4),
      O => U3_C1_4_CYSELF_10819
    );
  U3_C1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_4_XORG_10821,
      O => U3_C1_4_DYMUX_10823
    );
  U3_C1_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => U3_Mcount_C1_cy_4_Q,
      I1 => U3_Mcount_C1_lut(5),
      O => U3_C1_4_XORG_10821
    );
  U3_C1_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_4_CYMUXFAST_10818,
      O => U3_Mcount_C1_cy_5_Q
    );
  U3_C1_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_3_Q,
      O => U3_C1_4_FASTCARRY_10816
    );
  U3_C1_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => U3_C1_4_CYSELG_10806,
      I1 => U3_C1_4_CYSELF_10819,
      O => U3_C1_4_CYAND_10817
    );
  U3_C1_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_C1_4_CYMUXG2_10815,
      IB => U3_C1_4_FASTCARRY_10816,
      SEL => U3_C1_4_CYAND_10817,
      O => U3_C1_4_CYMUXFAST_10818
    );
  U3_C1_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_C1_4_CY0G_10813,
      IB => U3_C1_4_CYMUXF2_10814,
      SEL => U3_C1_4_CYSELG_10806,
      O => U3_C1_4_CYMUXG2_10815
    );
  U3_C1_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(5),
      O => U3_C1_4_CY0G_10813
    );
  U3_C1_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(5),
      O => U3_C1_4_CYSELG_10806
    );
  U3_C1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_4_CLKINV_10804
    );
  U3_C1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_4_CEINV_10803
    );
  U3_Mcount_C1_lut_5_Q : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X27Y47"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C1_lut(5)
    );
  U3_C1_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_6_XORF_10890,
      O => U3_C1_6_DXMUX_10892
    );
  U3_C1_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      I0 => U3_C1_6_CYINIT_10889,
      I1 => U3_Mcount_C1_lut(6),
      O => U3_C1_6_XORF_10890
    );
  U3_C1_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => U3_C1_6_CY0F_10888,
      IB => U3_C1_6_CYINIT_10889,
      SEL => U3_C1_6_CYSELF_10872,
      O => U3_Mcount_C1_cy_6_Q
    );
  U3_C1_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => U3_C1_6_CY0F_10888,
      IB => U3_C1_6_CY0F_10888,
      SEL => U3_C1_6_CYSELF_10872,
      O => U3_C1_6_CYMUXF2_10867
    );
  U3_C1_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_5_Q,
      O => U3_C1_6_CYINIT_10889
    );
  U3_C1_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(6),
      O => U3_C1_6_CY0F_10888
    );
  U3_C1_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(6),
      O => U3_C1_6_CYSELF_10872
    );
  U3_C1_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_6_XORG_10874,
      O => U3_C1_6_DYMUX_10876
    );
  U3_C1_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      I0 => U3_Mcount_C1_cy_6_Q,
      I1 => U3_Mcount_C1_lut(7),
      O => U3_C1_6_XORG_10874
    );
  U3_C1_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_5_Q,
      O => U3_C1_6_FASTCARRY_10869
    );
  U3_C1_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      I0 => U3_C1_6_CYSELG_10859,
      I1 => U3_C1_6_CYSELF_10872,
      O => U3_C1_6_CYAND_10870
    );
  U3_C1_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => U3_C1_6_CYMUXG2_10868,
      IB => U3_C1_6_FASTCARRY_10869,
      SEL => U3_C1_6_CYAND_10870,
      O => U3_C1_6_CYMUXFAST_10871
    );
  U3_C1_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => U3_C1_6_CY0G_10866,
      IB => U3_C1_6_CYMUXF2_10867,
      SEL => U3_C1_6_CYSELG_10859,
      O => U3_C1_6_CYMUXG2_10868
    );
  U3_C1_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(7),
      O => U3_C1_6_CY0G_10866
    );
  U3_C1_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(7),
      O => U3_C1_6_CYSELG_10859
    );
  U3_C1_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_6_CLKINV_10857
    );
  U3_C1_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_6_CEINV_10856
    );
  U3_C1_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_8_XORF_10935,
      O => U3_C1_8_DXMUX_10937
    );
  U3_C1_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      I0 => U3_C1_8_CYINIT_10934,
      I1 => U3_Mcount_C1_lut(8),
      O => U3_C1_8_XORF_10935
    );
  U3_C1_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      IA => U3_C1_8_CY0F_10933,
      IB => U3_C1_8_CYINIT_10934,
      SEL => U3_C1_8_CYSELF_10926,
      O => U3_Mcount_C1_cy_8_Q
    );
  U3_C1_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_6_CYMUXFAST_10871,
      O => U3_C1_8_CYINIT_10934
    );
  U3_C1_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(8),
      O => U3_C1_8_CY0F_10933
    );
  U3_C1_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(8),
      O => U3_C1_8_CYSELF_10926
    );
  U3_C1_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_8_XORG_10918,
      O => U3_C1_8_DYMUX_10920
    );
  U3_C1_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      I0 => U3_Mcount_C1_cy_8_Q,
      I1 => U3_Mcount_C1_lut(9),
      O => U3_C1_8_XORG_10918
    );
  U3_C1_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_8_CLKINV_10909
    );
  U3_C1_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_8_CEINV_10908
    );
  U3_C2_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_0_XORF_10985,
      O => U3_C2_0_DXMUX_10987
    );
  U3_C2_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y45"
    )
    port map (
      I0 => U3_C2_0_CYINIT_10984,
      I1 => U3_Mcount_C2_lut(0),
      O => U3_C2_0_XORF_10985
    );
  U3_C2_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y45"
    )
    port map (
      IA => U3_C2_0_CY0F_10983,
      IB => U3_C2_0_CYINIT_10984,
      SEL => U3_C2_0_CYSELF_10976,
      O => U3_Mcount_C2_cy_0_Q
    );
  U3_C2_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_leftBTN_inv1_inv1_0,
      O => U3_C2_0_CYINIT_10984
    );
  U3_C2_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(0),
      O => U3_C2_0_CY0F_10983
    );
  U3_C2_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(0),
      O => U3_C2_0_CYSELF_10976
    );
  U3_C2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_0_XORG_10967,
      O => U3_C2_0_DYMUX_10969
    );
  U3_C2_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y45"
    )
    port map (
      I0 => U3_Mcount_C2_cy_0_Q,
      I1 => U3_Mcount_C2_lut(1),
      O => U3_C2_0_XORG_10967
    );
  U3_C2_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_0_CYMUXG_10966,
      O => U3_Mcount_C2_cy_1_Q
    );
  U3_C2_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X15Y45"
    )
    port map (
      IA => U3_C2_0_CY0G_10964,
      IB => U3_Mcount_C2_cy_0_Q,
      SEL => U3_C2_0_CYSELG_10957,
      O => U3_C2_0_CYMUXG_10966
    );
  U3_C2_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(1),
      O => U3_C2_0_CY0G_10964
    );
  U3_C2_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(1),
      O => U3_C2_0_CYSELG_10957
    );
  U3_C2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_0_CLKINV_10955
    );
  U3_C2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_0_CEINV_10954
    );
  U3_C2_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y46",
      INIT => '0'
    )
    port map (
      I => U3_C2_2_DYMUX_11024,
      CE => U3_C2_2_CEINV_11004,
      CLK => U3_C2_2_CLKINV_11005,
      SET => GND,
      RST => GND,
      O => U3_C2(3)
    );
  U3_Mcount_C2_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X15Y46"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_C2(2),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(2)
    );
  U3_C2_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y46",
      INIT => '1'
    )
    port map (
      I => U3_C2_2_DXMUX_11040,
      CE => U3_C2_2_CEINV_11004,
      CLK => U3_C2_2_CLKINV_11005,
      SET => GND,
      RST => GND,
      O => U3_C2(2)
    );
  U3_C2_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_2_XORF_11038,
      O => U3_C2_2_DXMUX_11040
    );
  U3_C2_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y46"
    )
    port map (
      I0 => U3_C2_2_CYINIT_11037,
      I1 => U3_Mcount_C2_lut(2),
      O => U3_C2_2_XORF_11038
    );
  U3_C2_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y46"
    )
    port map (
      IA => U3_C2_2_CY0F_11036,
      IB => U3_C2_2_CYINIT_11037,
      SEL => U3_C2_2_CYSELF_11020,
      O => U3_Mcount_C2_cy_2_Q
    );
  U3_C2_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y46"
    )
    port map (
      IA => U3_C2_2_CY0F_11036,
      IB => U3_C2_2_CY0F_11036,
      SEL => U3_C2_2_CYSELF_11020,
      O => U3_C2_2_CYMUXF2_11015
    );
  U3_C2_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_1_Q,
      O => U3_C2_2_CYINIT_11037
    );
  U3_C2_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(2),
      O => U3_C2_2_CY0F_11036
    );
  U3_C2_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(2),
      O => U3_C2_2_CYSELF_11020
    );
  U3_C2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_2_XORG_11022,
      O => U3_C2_2_DYMUX_11024
    );
  U3_C2_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y46"
    )
    port map (
      I0 => U3_Mcount_C2_cy_2_Q,
      I1 => U3_Mcount_C2_lut(3),
      O => U3_C2_2_XORG_11022
    );
  U3_C2_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_2_CYMUXFAST_11019,
      O => U3_Mcount_C2_cy_3_Q
    );
  U3_C2_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_1_Q,
      O => U3_C2_2_FASTCARRY_11017
    );
  U3_C2_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y46"
    )
    port map (
      I0 => U3_C2_2_CYSELG_11007,
      I1 => U3_C2_2_CYSELF_11020,
      O => U3_C2_2_CYAND_11018
    );
  U3_C2_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y46"
    )
    port map (
      IA => U3_C2_2_CYMUXG2_11016,
      IB => U3_C2_2_FASTCARRY_11017,
      SEL => U3_C2_2_CYAND_11018,
      O => U3_C2_2_CYMUXFAST_11019
    );
  U3_C2_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y46"
    )
    port map (
      IA => U3_C2_2_CY0G_11014,
      IB => U3_C2_2_CYMUXF2_11015,
      SEL => U3_C2_2_CYSELG_11007,
      O => U3_C2_2_CYMUXG2_11016
    );
  U3_C2_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(3),
      O => U3_C2_2_CY0G_11014
    );
  U3_C2_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(3),
      O => U3_C2_2_CYSELG_11007
    );
  U3_C2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_2_CLKINV_11005
    );
  U3_C2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_2_CEINV_11004
    );
  U3_C2_5_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y47",
      INIT => '1'
    )
    port map (
      I => U3_C2_4_DYMUX_11078,
      CE => U3_C2_4_CEINV_11058,
      CLK => U3_C2_4_CLKINV_11059,
      SET => GND,
      RST => GND,
      O => U3_C2_5_1_8959
    );
  U3_C2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_XORF_11092,
      O => U3_C2_4_DXMUX_11094
    );
  U3_C2_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y47"
    )
    port map (
      I0 => U3_C2_4_CYINIT_11091,
      I1 => U3_Mcount_C2_lut(4),
      O => U3_C2_4_XORF_11092
    );
  U3_C2_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y47"
    )
    port map (
      IA => U3_C2_4_CY0F_11090,
      IB => U3_C2_4_CYINIT_11091,
      SEL => U3_C2_4_CYSELF_11074,
      O => U3_Mcount_C2_cy_4_Q
    );
  U3_C2_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y47"
    )
    port map (
      IA => U3_C2_4_CY0F_11090,
      IB => U3_C2_4_CY0F_11090,
      SEL => U3_C2_4_CYSELF_11074,
      O => U3_C2_4_CYMUXF2_11069
    );
  U3_C2_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_3_Q,
      O => U3_C2_4_CYINIT_11091
    );
  U3_C2_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(4),
      O => U3_C2_4_CY0F_11090
    );
  U3_C2_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(4),
      O => U3_C2_4_CYSELF_11074
    );
  U3_C2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_GYMUX_11077,
      O => U3_C2_4_DYMUX_11078
    );
  U3_C2_4_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_XORG_11076,
      O => U3_C2_4_GYMUX_11077
    );
  U3_C2_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y47"
    )
    port map (
      I0 => U3_Mcount_C2_cy_4_Q,
      I1 => U3_Mcount_C2_lut(5),
      O => U3_C2_4_XORG_11076
    );
  U3_C2_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_CYMUXFAST_11073,
      O => U3_Mcount_C2_cy_5_Q
    );
  U3_C2_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_3_Q,
      O => U3_C2_4_FASTCARRY_11071
    );
  U3_C2_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y47"
    )
    port map (
      I0 => U3_C2_4_CYSELG_11061,
      I1 => U3_C2_4_CYSELF_11074,
      O => U3_C2_4_CYAND_11072
    );
  U3_C2_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y47"
    )
    port map (
      IA => U3_C2_4_CYMUXG2_11070,
      IB => U3_C2_4_FASTCARRY_11071,
      SEL => U3_C2_4_CYAND_11072,
      O => U3_C2_4_CYMUXFAST_11073
    );
  U3_C2_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y47"
    )
    port map (
      IA => U3_C2_4_CY0G_11068,
      IB => U3_C2_4_CYMUXF2_11069,
      SEL => U3_C2_4_CYSELG_11061,
      O => U3_C2_4_CYMUXG2_11070
    );
  U3_C2_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_5_1_8959,
      O => U3_C2_4_CY0G_11068
    );
  U3_C2_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(5),
      O => U3_C2_4_CYSELG_11061
    );
  U3_C2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_4_CLKINV_11059
    );
  U3_C2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_4_CEINV_11058
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X3Y47"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U3_C2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(2)
    );
  U3_Mcount_C2_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X15Y47"
    )
    port map (
      ADR0 => U3_C2_5_1_8959,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(5)
    );
  U3_C2_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_6_XORF_11145,
      O => U3_C2_6_DXMUX_11147
    );
  U3_C2_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y48"
    )
    port map (
      I0 => U3_C2_6_CYINIT_11144,
      I1 => U3_Mcount_C2_lut(6),
      O => U3_C2_6_XORF_11145
    );
  U3_C2_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y48"
    )
    port map (
      IA => U3_C2_6_CY0F_11143,
      IB => U3_C2_6_CYINIT_11144,
      SEL => U3_C2_6_CYSELF_11127,
      O => U3_Mcount_C2_cy_6_Q
    );
  U3_C2_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y48"
    )
    port map (
      IA => U3_C2_6_CY0F_11143,
      IB => U3_C2_6_CY0F_11143,
      SEL => U3_C2_6_CYSELF_11127,
      O => U3_C2_6_CYMUXF2_11122
    );
  U3_C2_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_5_Q,
      O => U3_C2_6_CYINIT_11144
    );
  U3_C2_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(6),
      O => U3_C2_6_CY0F_11143
    );
  U3_C2_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(6),
      O => U3_C2_6_CYSELF_11127
    );
  U3_C2_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_6_XORG_11129,
      O => U3_C2_6_DYMUX_11131
    );
  U3_C2_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y48"
    )
    port map (
      I0 => U3_Mcount_C2_cy_6_Q,
      I1 => U3_Mcount_C2_lut(7),
      O => U3_C2_6_XORG_11129
    );
  U3_C2_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_5_Q,
      O => U3_C2_6_FASTCARRY_11124
    );
  U3_C2_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y48"
    )
    port map (
      I0 => U3_C2_6_CYSELG_11114,
      I1 => U3_C2_6_CYSELF_11127,
      O => U3_C2_6_CYAND_11125
    );
  U3_C2_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y48"
    )
    port map (
      IA => U3_C2_6_CYMUXG2_11123,
      IB => U3_C2_6_FASTCARRY_11124,
      SEL => U3_C2_6_CYAND_11125,
      O => U3_C2_6_CYMUXFAST_11126
    );
  U3_C2_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y48"
    )
    port map (
      IA => U3_C2_6_CY0G_11121,
      IB => U3_C2_6_CYMUXF2_11122,
      SEL => U3_C2_6_CYSELG_11114,
      O => U3_C2_6_CYMUXG2_11123
    );
  U3_C2_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(7),
      O => U3_C2_6_CY0G_11121
    );
  U3_C2_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(7),
      O => U3_C2_6_CYSELG_11114
    );
  U3_C2_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_6_CLKINV_11112
    );
  U3_C2_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_6_CEINV_11111
    );
  U3_C2_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_8_XORF_11190,
      O => U3_C2_8_DXMUX_11192
    );
  U3_C2_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y49"
    )
    port map (
      I0 => U3_C2_8_CYINIT_11189,
      I1 => U3_Mcount_C2_lut(8),
      O => U3_C2_8_XORF_11190
    );
  U3_C2_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y49"
    )
    port map (
      IA => U3_C2_8_CY0F_11188,
      IB => U3_C2_8_CYINIT_11189,
      SEL => U3_C2_8_CYSELF_11181,
      O => U3_Mcount_C2_cy_8_Q
    );
  U3_C2_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_6_CYMUXFAST_11126,
      O => U3_C2_8_CYINIT_11189
    );
  U3_C2_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(8),
      O => U3_C2_8_CY0F_11188
    );
  U3_C2_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(8),
      O => U3_C2_8_CYSELF_11181
    );
  U3_C2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_8_XORG_11173,
      O => U3_C2_8_DYMUX_11175
    );
  U3_C2_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y49"
    )
    port map (
      I0 => U3_Mcount_C2_cy_8_Q,
      I1 => U3_Mcount_C2_lut(9),
      O => U3_C2_8_XORG_11173
    );
  U3_C2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_8_CLKINV_11164
    );
  U3_C2_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_8_CEINV_11163
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y64"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0F_11225,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYINIT_11226,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELF_11217,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_BXINV_11215,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYINIT_11226
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0F_11225
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELF_11217
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_BXINV_11215
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y64"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0G_11212,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELG_11204,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXG_11214
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0G_11212
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELG_11204
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y65"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F_11257,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F_11257,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF_11248,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXF2_11243
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F_11257
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF_11248
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXG_11214,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_FASTCARRY_11245
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y65"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG_11234,
      I1 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF_11248,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYAND_11246
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y65"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXG2_11244,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_FASTCARRY_11245,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYAND_11246,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXFAST_11247
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y65"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0G_11242,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXF2_11243,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG_11234,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXG2_11244
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0G_11242
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG_11234
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y65"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(2),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X23Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => U3_spriteonM1_addsub0002(4),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F_11288,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F_11288,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF_11279,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXF2_11274
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F_11288
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF_11279
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXFAST_11247,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_FASTCARRY_11276
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG_11265,
      I1 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF_11279,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYAND_11277
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXG2_11275,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_FASTCARRY_11276,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYAND_11277,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXFAST_11278
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0G_11273,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXF2_11274,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG_11265,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXG2_11275
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0G_11273
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG_11265
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y66"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U3_spriteonM1_addsub0002(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F_11319,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F_11319,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF_11310,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXF2_11305
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F_11319
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF_11310
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXFAST_11278,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_FASTCARRY_11307
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG_11296,
      I1 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF_11310,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYAND_11308
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXG2_11306,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_FASTCARRY_11307,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYAND_11308,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXFAST_11309
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y67"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0G_11304,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXF2_11305,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG_11296,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXG2_11306
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0G_11304
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG_11296
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y67"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(7),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(7)
    );
  U3_spriteonM1_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      IA => U3_spriteonM1_cmp_ge0000_CY0F_11350,
      IB => U3_spriteonM1_cmp_ge0000_CY0F_11350,
      SEL => U3_spriteonM1_cmp_ge0000_CYSELF_11341,
      O => U3_spriteonM1_cmp_ge0000_CYMUXF2_11336
    );
  U3_spriteonM1_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U3_spriteonM1_cmp_ge0000_CY0F_11350
    );
  U3_spriteonM1_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(8),
      O => U3_spriteonM1_cmp_ge0000_CYSELF_11341
    );
  U3_spriteonM1_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_cmp_ge0000_CYMUXFAST_11340,
      O => U3_spriteonM1_cmp_ge0000
    );
  U3_spriteonM1_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXFAST_11309,
      O => U3_spriteonM1_cmp_ge0000_FASTCARRY_11338
    );
  U3_spriteonM1_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      I0 => U3_spriteonM1_cmp_ge0000_CYSELG_11327,
      I1 => U3_spriteonM1_cmp_ge0000_CYSELF_11341,
      O => U3_spriteonM1_cmp_ge0000_CYAND_11339
    );
  U3_spriteonM1_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      IA => U3_spriteonM1_cmp_ge0000_CYMUXG2_11337,
      IB => U3_spriteonM1_cmp_ge0000_FASTCARRY_11338,
      SEL => U3_spriteonM1_cmp_ge0000_CYAND_11339,
      O => U3_spriteonM1_cmp_ge0000_CYMUXFAST_11340
    );
  U3_spriteonM1_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y68"
    )
    port map (
      IA => U3_spriteonM1_cmp_ge0000_CY0G_11335,
      IB => U3_spriteonM1_cmp_ge0000_CYMUXF2_11336,
      SEL => U3_spriteonM1_cmp_ge0000_CYSELG_11327,
      O => U3_spriteonM1_cmp_ge0000_CYMUXG2_11337
    );
  U3_spriteonM1_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U3_spriteonM1_cmp_ge0000_CY0G_11335
    );
  U3_spriteonM1_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(9),
      O => U3_spriteonM1_cmp_ge0000_CYSELG_11327
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X13Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F_11379,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT_11380,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF_11371,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV_11369,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT_11380
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F_11379
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF_11371
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV_11369
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X13Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G_11366,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG_11358,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG_11368
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G_11366
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG_11358
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_11411,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_11411,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_11402,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2_11397
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_11411
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_11402
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG_11368,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY_11399
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y45"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_11388,
      I1 => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_11402,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND_11400
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2_11398,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY_11399,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND_11400,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST_11401
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G_11396,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2_11397,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_11388,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2_11398
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G_11396
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_11388
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_11442,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_11442,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_11433,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2_11428
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_11442
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_11433
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST_11401,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY_11430
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y46"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_11420,
      I1 => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_11433,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND_11431
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2_11429,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY_11430,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND_11431,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST_11432
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G_11427,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2_11428,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_11420,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2_11429
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G_11427
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_11420
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_11473,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_11473,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_11466,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2_11461
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_11473
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_11466
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST_11432,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY_11463
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y47"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_11452,
      I1 => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_11466,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND_11464
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2_11462,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY_11463,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND_11464,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST_11465
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G_11460,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2_11461,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_11452,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2_11462
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G_11460
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_11452
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X13Y48"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U2_hcs(8),
      ADR2 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(8)
    );
  U3_spriteon2_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y48"
    )
    port map (
      IA => U3_spriteon2_cmp_ge0000_CY0F_11504,
      IB => U3_spriteon2_cmp_ge0000_CY0F_11504,
      SEL => U3_spriteon2_cmp_ge0000_CYSELF_11496,
      O => U3_spriteon2_cmp_ge0000_CYMUXF2_11491
    );
  U3_spriteon2_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_spriteon2_cmp_ge0000_CY0F_11504
    );
  U3_spriteon2_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(8),
      O => U3_spriteon2_cmp_ge0000_CYSELF_11496
    );
  U3_spriteon2_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_cmp_ge0000_CYMUXFAST_11495,
      O => U3_spriteon2_cmp_ge0000
    );
  U3_spriteon2_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST_11465,
      O => U3_spriteon2_cmp_ge0000_FASTCARRY_11493
    );
  U3_spriteon2_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y48"
    )
    port map (
      I0 => U3_spriteon2_cmp_ge0000_CYSELG_11484,
      I1 => U3_spriteon2_cmp_ge0000_CYSELF_11496,
      O => U3_spriteon2_cmp_ge0000_CYAND_11494
    );
  U3_spriteon2_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y48"
    )
    port map (
      IA => U3_spriteon2_cmp_ge0000_CYMUXG2_11492,
      IB => U3_spriteon2_cmp_ge0000_FASTCARRY_11493,
      SEL => U3_spriteon2_cmp_ge0000_CYAND_11494,
      O => U3_spriteon2_cmp_ge0000_CYMUXFAST_11495
    );
  U3_spriteon2_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y48"
    )
    port map (
      IA => U3_spriteon2_cmp_ge0000_CY0G_11490,
      IB => U3_spriteon2_cmp_ge0000_CYMUXF2_11491,
      SEL => U3_spriteon2_cmp_ge0000_CYSELG_11484,
      O => U3_spriteon2_cmp_ge0000_CYMUXG2_11492
    );
  U3_spriteon2_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_spriteon2_cmp_ge0000_CY0G_11490
    );
  U3_spriteon2_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(9),
      O => U3_spriteon2_cmp_ge0000_CYSELG_11484
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X21Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0001(0),
      ADR2 => VCC,
      ADR3 => U2_hcs(0),
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(0)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y7"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0F_11533,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYINIT_11534,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELF_11525,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy(0)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_BXINV_11523,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYINIT_11534
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(0),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0F_11533
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(0),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELF_11525
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_BXINV_11523
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y7"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0G_11520,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy(0),
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELG_11512,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXG_11522
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(1),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0G_11520
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(1),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELG_11512
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y7"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U3_spriteonM1_addsub0001(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(1)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X21Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0001(2),
      ADR2 => U2_hcs(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(2)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y8"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F_11565,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F_11565,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF_11556,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXF2_11551
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(2),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F_11565
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(2),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF_11556
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXG_11522,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_FASTCARRY_11553
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y8"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG_11542,
      I1 => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF_11556,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYAND_11554
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y8"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXG2_11552,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_FASTCARRY_11553,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYAND_11554,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXFAST_11555
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y8"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0G_11550,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXF2_11551,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG_11542,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXG2_11552
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(3),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0G_11550
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(3),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG_11542
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X21Y8"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0001(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(3),
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(3)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y9"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F_11596,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F_11596,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF_11587,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXF2_11582
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(4),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F_11596
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(4),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF_11587
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXFAST_11555,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_FASTCARRY_11584
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y9"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG_11573,
      I1 => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF_11587,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYAND_11585
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y9"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXG2_11583,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_FASTCARRY_11584,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYAND_11585,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXFAST_11586
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y9"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0G_11581,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXF2_11582,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG_11573,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXG2_11583
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(5),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0G_11581
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(5),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG_11573
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y10"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F_11627,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F_11627,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF_11618,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXF2_11613
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(6),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F_11627
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(6),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF_11618
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXFAST_11586,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_FASTCARRY_11615
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y10"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG_11604,
      I1 => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF_11618,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYAND_11616
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y10"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXG2_11614,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_FASTCARRY_11615,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYAND_11616,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXFAST_11617
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y10"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0G_11612,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXF2_11613,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG_11604,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXG2_11614
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(7),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0G_11612
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(7),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG_11604
    );
  U3_spriteonM1_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y11"
    )
    port map (
      IA => U3_spriteonM1_cmp_le0000_CY0F_11658,
      IB => U3_spriteonM1_cmp_le0000_CY0F_11658,
      SEL => U3_spriteonM1_cmp_le0000_CYSELF_11649,
      O => U3_spriteonM1_cmp_le0000_CYMUXF2_11644
    );
  U3_spriteonM1_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(8),
      O => U3_spriteonM1_cmp_le0000_CY0F_11658
    );
  U3_spriteonM1_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(8),
      O => U3_spriteonM1_cmp_le0000_CYSELF_11649
    );
  U3_spriteonM1_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_cmp_le0000_CYMUXFAST_11648,
      O => U3_spriteonM1_cmp_le0000
    );
  U3_spriteonM1_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXFAST_11617,
      O => U3_spriteonM1_cmp_le0000_FASTCARRY_11646
    );
  U3_spriteonM1_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y11"
    )
    port map (
      I0 => U3_spriteonM1_cmp_le0000_CYSELG_11635,
      I1 => U3_spriteonM1_cmp_le0000_CYSELF_11649,
      O => U3_spriteonM1_cmp_le0000_CYAND_11647
    );
  U3_spriteonM1_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y11"
    )
    port map (
      IA => U3_spriteonM1_cmp_le0000_CYMUXG2_11645,
      IB => U3_spriteonM1_cmp_le0000_FASTCARRY_11646,
      SEL => U3_spriteonM1_cmp_le0000_CYAND_11647,
      O => U3_spriteonM1_cmp_le0000_CYMUXFAST_11648
    );
  U3_spriteonM1_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y11"
    )
    port map (
      IA => U3_spriteonM1_cmp_le0000_CY0G_11643,
      IB => U3_spriteonM1_cmp_le0000_CYMUXF2_11644,
      SEL => U3_spriteonM1_cmp_le0000_CYSELG_11635,
      O => U3_spriteonM1_cmp_le0000_CYMUXG2_11645
    );
  U3_spriteonM1_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(9),
      O => U3_spriteonM1_cmp_le0000_CY0G_11643
    );
  U3_spriteonM1_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(9),
      O => U3_spriteonM1_cmp_le0000_CYSELG_11635
    );
  U3_rom_pix1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_0_XORF_11693,
      O => U3_rom_pix1(0)
    );
  U3_rom_pix1_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => U3_rom_pix1_0_CYINIT_11692,
      I1 => U3_Msub_rom_pix1_Madd_lut(0),
      O => U3_rom_pix1_0_XORF_11693
    );
  U3_rom_pix1_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => U3_rom_pix1_0_CY0F_11691,
      IB => U3_rom_pix1_0_CYINIT_11692,
      SEL => U3_rom_pix1_0_CYSELF_11683,
      O => U3_Msub_rom_pix1_Madd_cy(0)
    );
  U3_rom_pix1_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_0_BXINV_11681,
      O => U3_rom_pix1_0_CYINIT_11692
    );
  U3_rom_pix1_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_rom_pix1_0_CY0F_11691
    );
  U3_rom_pix1_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_lut(0),
      O => U3_rom_pix1_0_CYSELF_11683
    );
  U3_rom_pix1_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_rom_pix1_0_BXINV_11681
    );
  U3_rom_pix1_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_0_XORG_11679,
      O => U3_rom_pix1(1)
    );
  U3_rom_pix1_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      I0 => U3_Msub_rom_pix1_Madd_cy(0),
      I1 => U3_Msub_rom_pix1_Madd_lut(1),
      O => U3_rom_pix1_0_XORG_11679
    );
  U3_rom_pix1_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_0_CYMUXG_11678,
      O => U3_Msub_rom_pix1_Madd_cy(1)
    );
  U3_rom_pix1_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y54"
    )
    port map (
      IA => U3_rom_pix1_0_CY0G_11676,
      IB => U3_Msub_rom_pix1_Madd_cy(0),
      SEL => U3_rom_pix1_0_CYSELG_11668,
      O => U3_rom_pix1_0_CYMUXG_11678
    );
  U3_rom_pix1_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_rom_pix1_0_CY0G_11676
    );
  U3_rom_pix1_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_lut(1),
      O => U3_rom_pix1_0_CYSELG_11668
    );
  U3_rom_pix1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_2_XORF_11732,
      O => U3_rom_pix1(2)
    );
  U3_rom_pix1_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => U3_rom_pix1_2_CYINIT_11731,
      I1 => U3_Msub_rom_pix1_Madd_lut(2),
      O => U3_rom_pix1_2_XORF_11732
    );
  U3_rom_pix1_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => U3_rom_pix1_2_CY0F_11730,
      IB => U3_rom_pix1_2_CYINIT_11731,
      SEL => U3_rom_pix1_2_CYSELF_11718,
      O => U3_Msub_rom_pix1_Madd_cy(2)
    );
  U3_rom_pix1_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => U3_rom_pix1_2_CY0F_11730,
      IB => U3_rom_pix1_2_CY0F_11730,
      SEL => U3_rom_pix1_2_CYSELF_11718,
      O => U3_rom_pix1_2_CYMUXF2_11713
    );
  U3_rom_pix1_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_cy(1),
      O => U3_rom_pix1_2_CYINIT_11731
    );
  U3_rom_pix1_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_rom_pix1_2_CY0F_11730
    );
  U3_rom_pix1_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_lut(2),
      O => U3_rom_pix1_2_CYSELF_11718
    );
  U3_rom_pix1_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_2_XORG_11720,
      O => U3_rom_pix1(3)
    );
  U3_rom_pix1_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => U3_Msub_rom_pix1_Madd_cy(2),
      I1 => U3_Msub_rom_pix1_Madd_lut(3),
      O => U3_rom_pix1_2_XORG_11720
    );
  U3_rom_pix1_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_cy(1),
      O => U3_rom_pix1_2_FASTCARRY_11715
    );
  U3_rom_pix1_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      I0 => U3_rom_pix1_2_CYSELG_11704,
      I1 => U3_rom_pix1_2_CYSELF_11718,
      O => U3_rom_pix1_2_CYAND_11716
    );
  U3_rom_pix1_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => U3_rom_pix1_2_CYMUXG2_11714,
      IB => U3_rom_pix1_2_FASTCARRY_11715,
      SEL => U3_rom_pix1_2_CYAND_11716,
      O => U3_rom_pix1_2_CYMUXFAST_11717
    );
  U3_rom_pix1_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y55"
    )
    port map (
      IA => U3_rom_pix1_2_CY0G_11712,
      IB => U3_rom_pix1_2_CYMUXF2_11713,
      SEL => U3_rom_pix1_2_CYSELG_11704,
      O => U3_rom_pix1_2_CYMUXG2_11714
    );
  U3_rom_pix1_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_rom_pix1_2_CY0G_11712
    );
  U3_rom_pix1_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_lut(3),
      O => U3_rom_pix1_2_CYSELG_11704
    );
  U3_Msub_rom_pix1_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y56"
    )
    port map (
      ADR0 => U3_C1(4),
      ADR1 => U2_hcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix1_Madd_lut(4)
    );
  U3_rom_pix1_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_4_XORF_11759,
      O => U3_rom_pix1(4)
    );
  U3_rom_pix1_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y56"
    )
    port map (
      I0 => U3_rom_pix1_4_CYINIT_11758,
      I1 => U3_Msub_rom_pix1_Madd_lut(4),
      O => U3_rom_pix1_4_XORF_11759
    );
  U3_rom_pix1_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_2_CYMUXFAST_11717,
      O => U3_rom_pix1_4_CYINIT_11758
    );
  U3_rom_pix1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_cy_5_Q,
      O => U3_Madd_spriteon1_addsub0001_cy_5_0
    );
  U3_Madd_spriteon1_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y56"
    )
    port map (
      ADR0 => U3_C1(4),
      ADR1 => U3_C1(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteon1_addsub0001_cy_5_Q
    );
  U3_CM2_sub0000_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      O => U3_CM2_sub0000_1_LOGIC_ONE_11777
    );
  U3_CM2_sub0000_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      O => U3_CM2_sub0000_1_LOGIC_ZERO_11794
    );
  U3_CM2_sub0000_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_XORF_11795,
      O => U3_CM2_sub0000(1)
    );
  U3_CM2_sub0000_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      I0 => U3_CM2_sub0000_1_CYINIT_11793,
      I1 => U3_CM2_sub0000_1_F,
      O => U3_CM2_sub0000_1_XORF_11795
    );
  U3_CM2_sub0000_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      IA => U3_CM2_sub0000_1_LOGIC_ZERO_11794,
      IB => U3_CM2_sub0000_1_CYINIT_11793,
      SEL => U3_CM2_sub0000_1_CYSELF_11784,
      O => U3_Msub_CM2_sub0000_cy(1)
    );
  U3_CM2_sub0000_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_BXINV_11782,
      O => U3_CM2_sub0000_1_CYINIT_11793
    );
  U3_CM2_sub0000_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_F,
      O => U3_CM2_sub0000_1_CYSELF_11784
    );
  U3_CM2_sub0000_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_CM2_sub0000_1_BXINV_11782
    );
  U3_CM2_sub0000_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_XORG_11780,
      O => U3_CM2_sub0000(2)
    );
  U3_CM2_sub0000_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      I0 => U3_Msub_CM2_sub0000_cy(1),
      I1 => U3_Msub_CM2_sub0000_lut(2),
      O => U3_CM2_sub0000_1_XORG_11780
    );
  U3_CM2_sub0000_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_CYMUXG_11779,
      O => U3_Msub_CM2_sub0000_cy(2)
    );
  U3_CM2_sub0000_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      IA => U3_CM2_sub0000_1_LOGIC_ONE_11777,
      IB => U3_Msub_CM2_sub0000_cy(1),
      SEL => U3_CM2_sub0000_1_CYSELG_11768,
      O => U3_CM2_sub0000_1_CYMUXG_11779
    );
  U3_CM2_sub0000_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(2),
      O => U3_CM2_sub0000_1_CYSELG_11768
    );
  U3_Msub_CM2_sub0000_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X19Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_CM2_sub0000_lut(2)
    );
  U3_CM2_sub0000_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      O => U3_CM2_sub0000_3_LOGIC_ONE_11813
    );
  U3_CM2_sub0000_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_3_XORF_11833,
      O => U3_CM2_sub0000(3)
    );
  U3_CM2_sub0000_3_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      I0 => U3_CM2_sub0000_3_CYINIT_11832,
      I1 => U3_Msub_CM2_sub0000_lut(3),
      O => U3_CM2_sub0000_3_XORF_11833
    );
  U3_CM2_sub0000_3_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      IA => U3_CM2_sub0000_3_LOGIC_ONE_11813,
      IB => U3_CM2_sub0000_3_CYINIT_11832,
      SEL => U3_CM2_sub0000_3_CYSELF_11819,
      O => U3_Msub_CM2_sub0000_cy(3)
    );
  U3_CM2_sub0000_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      IA => U3_CM2_sub0000_3_LOGIC_ONE_11813,
      IB => U3_CM2_sub0000_3_LOGIC_ONE_11813,
      SEL => U3_CM2_sub0000_3_CYSELF_11819,
      O => U3_CM2_sub0000_3_CYMUXF2_11814
    );
  U3_CM2_sub0000_3_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(2),
      O => U3_CM2_sub0000_3_CYINIT_11832
    );
  U3_CM2_sub0000_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(3),
      O => U3_CM2_sub0000_3_CYSELF_11819
    );
  U3_CM2_sub0000_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_3_XORG_11821,
      O => U3_CM2_sub0000(4)
    );
  U3_CM2_sub0000_3_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      I0 => U3_Msub_CM2_sub0000_cy(3),
      I1 => U3_Msub_CM2_sub0000_lut(4),
      O => U3_CM2_sub0000_3_XORG_11821
    );
  U3_CM2_sub0000_3_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_3_CYMUXFAST_11818,
      O => U3_Msub_CM2_sub0000_cy(4)
    );
  U3_CM2_sub0000_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(2),
      O => U3_CM2_sub0000_3_FASTCARRY_11816
    );
  U3_CM2_sub0000_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      I0 => U3_CM2_sub0000_3_CYSELG_11804,
      I1 => U3_CM2_sub0000_3_CYSELF_11819,
      O => U3_CM2_sub0000_3_CYAND_11817
    );
  U3_CM2_sub0000_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      IA => U3_CM2_sub0000_3_CYMUXG2_11815,
      IB => U3_CM2_sub0000_3_FASTCARRY_11816,
      SEL => U3_CM2_sub0000_3_CYAND_11817,
      O => U3_CM2_sub0000_3_CYMUXFAST_11818
    );
  U3_CM2_sub0000_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      IA => U3_CM2_sub0000_3_LOGIC_ONE_11813,
      IB => U3_CM2_sub0000_3_CYMUXF2_11814,
      SEL => U3_CM2_sub0000_3_CYSELG_11804,
      O => U3_CM2_sub0000_3_CYMUXG2_11815
    );
  U3_CM2_sub0000_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(4),
      O => U3_CM2_sub0000_3_CYSELG_11804
    );
  U3_CM2_sub0000_5_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      O => U3_CM2_sub0000_5_LOGIC_ONE_11851
    );
  U3_CM2_sub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_5_XORF_11871,
      O => U3_CM2_sub0000(5)
    );
  U3_CM2_sub0000_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      I0 => U3_CM2_sub0000_5_CYINIT_11870,
      I1 => U3_Msub_CM2_sub0000_lut(5),
      O => U3_CM2_sub0000_5_XORF_11871
    );
  U3_CM2_sub0000_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      IA => U3_CM2_sub0000_5_LOGIC_ONE_11851,
      IB => U3_CM2_sub0000_5_CYINIT_11870,
      SEL => U3_CM2_sub0000_5_CYSELF_11857,
      O => U3_Msub_CM2_sub0000_cy(5)
    );
  U3_CM2_sub0000_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      IA => U3_CM2_sub0000_5_LOGIC_ONE_11851,
      IB => U3_CM2_sub0000_5_LOGIC_ONE_11851,
      SEL => U3_CM2_sub0000_5_CYSELF_11857,
      O => U3_CM2_sub0000_5_CYMUXF2_11852
    );
  U3_CM2_sub0000_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(4),
      O => U3_CM2_sub0000_5_CYINIT_11870
    );
  U3_CM2_sub0000_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(5),
      O => U3_CM2_sub0000_5_CYSELF_11857
    );
  U3_CM2_sub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_5_XORG_11859,
      O => U3_CM2_sub0000(6)
    );
  U3_CM2_sub0000_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      I0 => U3_Msub_CM2_sub0000_cy(5),
      I1 => U3_Msub_CM2_sub0000_lut(6),
      O => U3_CM2_sub0000_5_XORG_11859
    );
  U3_CM2_sub0000_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_5_CYMUXFAST_11856,
      O => U3_Msub_CM2_sub0000_cy(6)
    );
  U3_CM2_sub0000_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(4),
      O => U3_CM2_sub0000_5_FASTCARRY_11854
    );
  U3_CM2_sub0000_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      I0 => U3_CM2_sub0000_5_CYSELG_11842,
      I1 => U3_CM2_sub0000_5_CYSELF_11857,
      O => U3_CM2_sub0000_5_CYAND_11855
    );
  U3_CM2_sub0000_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      IA => U3_CM2_sub0000_5_CYMUXG2_11853,
      IB => U3_CM2_sub0000_5_FASTCARRY_11854,
      SEL => U3_CM2_sub0000_5_CYAND_11855,
      O => U3_CM2_sub0000_5_CYMUXFAST_11856
    );
  U3_CM2_sub0000_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y12"
    )
    port map (
      IA => U3_CM2_sub0000_5_LOGIC_ONE_11851,
      IB => U3_CM2_sub0000_5_CYMUXF2_11852,
      SEL => U3_CM2_sub0000_5_CYSELG_11842,
      O => U3_CM2_sub0000_5_CYMUXG2_11853
    );
  U3_CM2_sub0000_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(6),
      O => U3_CM2_sub0000_5_CYSELG_11842
    );
  U3_CM2_sub0000_7_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X19Y13"
    )
    port map (
      O => U3_CM2_sub0000_7_LOGIC_ONE_11889
    );
  U3_CM2_sub0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_7_XORF_11909,
      O => U3_CM2_sub0000(7)
    );
  U3_CM2_sub0000_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y13"
    )
    port map (
      I0 => U3_CM2_sub0000_7_CYINIT_11908,
      I1 => U3_Msub_CM2_sub0000_lut(7),
      O => U3_CM2_sub0000_7_XORF_11909
    );
  U3_CM2_sub0000_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y13"
    )
    port map (
      IA => U3_CM2_sub0000_7_LOGIC_ONE_11889,
      IB => U3_CM2_sub0000_7_CYINIT_11908,
      SEL => U3_CM2_sub0000_7_CYSELF_11895,
      O => U3_Msub_CM2_sub0000_cy(7)
    );
  U3_CM2_sub0000_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y13"
    )
    port map (
      IA => U3_CM2_sub0000_7_LOGIC_ONE_11889,
      IB => U3_CM2_sub0000_7_LOGIC_ONE_11889,
      SEL => U3_CM2_sub0000_7_CYSELF_11895,
      O => U3_CM2_sub0000_7_CYMUXF2_11890
    );
  U3_CM2_sub0000_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(6),
      O => U3_CM2_sub0000_7_CYINIT_11908
    );
  U3_CM2_sub0000_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(7),
      O => U3_CM2_sub0000_7_CYSELF_11895
    );
  U3_CM2_sub0000_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_7_XORG_11897,
      O => U3_CM2_sub0000(8)
    );
  U3_CM2_sub0000_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X19Y13"
    )
    port map (
      I0 => U3_Msub_CM2_sub0000_cy(7),
      I1 => U3_Msub_CM2_sub0000_lut(8),
      O => U3_CM2_sub0000_7_XORG_11897
    );
  U3_CM2_sub0000_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(6),
      O => U3_CM2_sub0000_7_FASTCARRY_11892
    );
  U3_CM2_sub0000_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y13"
    )
    port map (
      I0 => U3_CM2_sub0000_7_CYSELG_11880,
      I1 => U3_CM2_sub0000_7_CYSELF_11895,
      O => U3_CM2_sub0000_7_CYAND_11893
    );
  U3_CM2_sub0000_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y13"
    )
    port map (
      IA => U3_CM2_sub0000_7_CYMUXG2_11891,
      IB => U3_CM2_sub0000_7_FASTCARRY_11892,
      SEL => U3_CM2_sub0000_7_CYAND_11893,
      O => U3_CM2_sub0000_7_CYMUXFAST_11894
    );
  U3_CM2_sub0000_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y13"
    )
    port map (
      IA => U3_CM2_sub0000_7_LOGIC_ONE_11889,
      IB => U3_CM2_sub0000_7_CYMUXF2_11890,
      SEL => U3_CM2_sub0000_7_CYSELG_11880,
      O => U3_CM2_sub0000_7_CYMUXG2_11891
    );
  U3_CM2_sub0000_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(8),
      O => U3_CM2_sub0000_7_CYSELG_11880
    );
  U3_CM2_sub0000_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_9_XORF_11924,
      O => U3_CM2_sub0000(9)
    );
  U3_CM2_sub0000_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X19Y14"
    )
    port map (
      I0 => U3_CM2_sub0000_9_CYINIT_11923,
      I1 => U3_Msub_CM2_sub0000_lut(9),
      O => U3_CM2_sub0000_9_XORF_11924
    );
  U3_CM2_sub0000_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_7_CYMUXFAST_11894,
      O => U3_CM2_sub0000_9_CYINIT_11923
    );
  U3_CM2_sub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y8"
    )
    port map (
      O => U3_CM2_sub0000_0_LOGIC_ONE_11942
    );
  U3_CM2_sub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y8"
    )
    port map (
      O => U3_CM2_sub0000_0_LOGIC_ZERO_11959
    );
  U3_CM2_sub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_XORF_11960,
      O => U3_CM2_sub0000_0(0)
    );
  U3_CM2_sub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y8"
    )
    port map (
      I0 => U3_CM2_sub0000_0_CYINIT_11958,
      I1 => U3_CM2_sub0000_0_F,
      O => U3_CM2_sub0000_0_XORF_11960
    );
  U3_CM2_sub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y8"
    )
    port map (
      IA => U3_CM2_sub0000_0_LOGIC_ZERO_11959,
      IB => U3_CM2_sub0000_0_CYINIT_11958,
      SEL => U3_CM2_sub0000_0_CYSELF_11949,
      O => U3_CM2_Msub_sub0000_cy_0_Q
    );
  U3_CM2_sub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_BXINV_11947,
      O => U3_CM2_sub0000_0_CYINIT_11958
    );
  U3_CM2_sub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_F,
      O => U3_CM2_sub0000_0_CYSELF_11949
    );
  U3_CM2_sub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_CM2_sub0000_0_BXINV_11947
    );
  U3_CM2_sub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_XORG_11945,
      O => U3_CM2_sub0000_0(1)
    );
  U3_CM2_sub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y8"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_0_Q,
      I1 => U3_CM2_Msub_sub0000_lut(1),
      O => U3_CM2_sub0000_0_XORG_11945
    );
  U3_CM2_sub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_CYMUXG_11944,
      O => U3_CM2_Msub_sub0000_cy_1_Q
    );
  U3_CM2_sub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X17Y8"
    )
    port map (
      IA => U3_CM2_sub0000_0_LOGIC_ONE_11942,
      IB => U3_CM2_Msub_sub0000_cy_0_Q,
      SEL => U3_CM2_sub0000_0_CYSELG_11933,
      O => U3_CM2_sub0000_0_CYMUXG_11944
    );
  U3_CM2_sub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(1),
      O => U3_CM2_sub0000_0_CYSELG_11933
    );
  U3_CM2_Msub_sub0000_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X17Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(2),
      O => U3_CM2_Msub_sub0000_lut(2)
    );
  U3_CM2_sub0000_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y9"
    )
    port map (
      O => U3_CM2_sub0000_2_LOGIC_ONE_11978
    );
  U3_CM2_sub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_2_XORF_11998,
      O => U3_CM2_sub0000_0(2)
    );
  U3_CM2_sub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y9"
    )
    port map (
      I0 => U3_CM2_sub0000_2_CYINIT_11997,
      I1 => U3_CM2_Msub_sub0000_lut(2),
      O => U3_CM2_sub0000_2_XORF_11998
    );
  U3_CM2_sub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y9"
    )
    port map (
      IA => U3_CM2_sub0000_2_LOGIC_ONE_11978,
      IB => U3_CM2_sub0000_2_CYINIT_11997,
      SEL => U3_CM2_sub0000_2_CYSELF_11984,
      O => U3_CM2_Msub_sub0000_cy_2_Q
    );
  U3_CM2_sub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y9"
    )
    port map (
      IA => U3_CM2_sub0000_2_LOGIC_ONE_11978,
      IB => U3_CM2_sub0000_2_LOGIC_ONE_11978,
      SEL => U3_CM2_sub0000_2_CYSELF_11984,
      O => U3_CM2_sub0000_2_CYMUXF2_11979
    );
  U3_CM2_sub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_1_Q,
      O => U3_CM2_sub0000_2_CYINIT_11997
    );
  U3_CM2_sub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(2),
      O => U3_CM2_sub0000_2_CYSELF_11984
    );
  U3_CM2_sub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_2_XORG_11986,
      O => U3_CM2_sub0000_0(3)
    );
  U3_CM2_sub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y9"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_2_Q,
      I1 => U3_CM2_Msub_sub0000_lut(3),
      O => U3_CM2_sub0000_2_XORG_11986
    );
  U3_CM2_sub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_2_CYMUXFAST_11983,
      O => U3_CM2_Msub_sub0000_cy_3_Q
    );
  U3_CM2_sub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_1_Q,
      O => U3_CM2_sub0000_2_FASTCARRY_11981
    );
  U3_CM2_sub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y9"
    )
    port map (
      I0 => U3_CM2_sub0000_2_CYSELG_11969,
      I1 => U3_CM2_sub0000_2_CYSELF_11984,
      O => U3_CM2_sub0000_2_CYAND_11982
    );
  U3_CM2_sub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y9"
    )
    port map (
      IA => U3_CM2_sub0000_2_CYMUXG2_11980,
      IB => U3_CM2_sub0000_2_FASTCARRY_11981,
      SEL => U3_CM2_sub0000_2_CYAND_11982,
      O => U3_CM2_sub0000_2_CYMUXFAST_11983
    );
  U3_CM2_sub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y9"
    )
    port map (
      IA => U3_CM2_sub0000_2_LOGIC_ONE_11978,
      IB => U3_CM2_sub0000_2_CYMUXF2_11979,
      SEL => U3_CM2_sub0000_2_CYSELG_11969,
      O => U3_CM2_sub0000_2_CYMUXG2_11980
    );
  U3_CM2_sub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(3),
      O => U3_CM2_sub0000_2_CYSELG_11969
    );
  U3_CM2_Msub_sub0000_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X17Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(3),
      O => U3_CM2_Msub_sub0000_lut(3)
    );
  U3_CM2_Msub_sub0000_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X17Y10"
    )
    port map (
      ADR0 => U3_CM2(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(4)
    );
  U3_CM2_sub0000_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y10"
    )
    port map (
      O => U3_CM2_sub0000_4_LOGIC_ONE_12016
    );
  U3_CM2_sub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_4_XORF_12036,
      O => U3_CM2_sub0000_0(4)
    );
  U3_CM2_sub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y10"
    )
    port map (
      I0 => U3_CM2_sub0000_4_CYINIT_12035,
      I1 => U3_CM2_Msub_sub0000_lut(4),
      O => U3_CM2_sub0000_4_XORF_12036
    );
  U3_CM2_sub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y10"
    )
    port map (
      IA => U3_CM2_sub0000_4_LOGIC_ONE_12016,
      IB => U3_CM2_sub0000_4_CYINIT_12035,
      SEL => U3_CM2_sub0000_4_CYSELF_12022,
      O => U3_CM2_Msub_sub0000_cy_4_Q
    );
  U3_CM2_sub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y10"
    )
    port map (
      IA => U3_CM2_sub0000_4_LOGIC_ONE_12016,
      IB => U3_CM2_sub0000_4_LOGIC_ONE_12016,
      SEL => U3_CM2_sub0000_4_CYSELF_12022,
      O => U3_CM2_sub0000_4_CYMUXF2_12017
    );
  U3_CM2_sub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_3_Q,
      O => U3_CM2_sub0000_4_CYINIT_12035
    );
  U3_CM2_sub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(4),
      O => U3_CM2_sub0000_4_CYSELF_12022
    );
  U3_CM2_sub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_4_XORG_12024,
      O => U3_CM2_sub0000_0(5)
    );
  U3_CM2_sub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y10"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_4_Q,
      I1 => U3_CM2_Msub_sub0000_lut(5),
      O => U3_CM2_sub0000_4_XORG_12024
    );
  U3_CM2_sub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_4_CYMUXFAST_12021,
      O => U3_CM2_Msub_sub0000_cy_5_Q
    );
  U3_CM2_sub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_3_Q,
      O => U3_CM2_sub0000_4_FASTCARRY_12019
    );
  U3_CM2_sub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y10"
    )
    port map (
      I0 => U3_CM2_sub0000_4_CYSELG_12007,
      I1 => U3_CM2_sub0000_4_CYSELF_12022,
      O => U3_CM2_sub0000_4_CYAND_12020
    );
  U3_CM2_sub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y10"
    )
    port map (
      IA => U3_CM2_sub0000_4_CYMUXG2_12018,
      IB => U3_CM2_sub0000_4_FASTCARRY_12019,
      SEL => U3_CM2_sub0000_4_CYAND_12020,
      O => U3_CM2_sub0000_4_CYMUXFAST_12021
    );
  U3_CM2_sub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y10"
    )
    port map (
      IA => U3_CM2_sub0000_4_LOGIC_ONE_12016,
      IB => U3_CM2_sub0000_4_CYMUXF2_12017,
      SEL => U3_CM2_sub0000_4_CYSELG_12007,
      O => U3_CM2_sub0000_4_CYMUXG2_12018
    );
  U3_CM2_sub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(5),
      O => U3_CM2_sub0000_4_CYSELG_12007
    );
  U3_CM2_Msub_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X17Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM2(5),
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(5)
    );
  U3_CM2_sub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y11"
    )
    port map (
      O => U3_CM2_sub0000_6_LOGIC_ONE_12054
    );
  U3_CM2_sub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_6_XORF_12074,
      O => U3_CM2_sub0000_0(6)
    );
  U3_CM2_sub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y11"
    )
    port map (
      I0 => U3_CM2_sub0000_6_CYINIT_12073,
      I1 => U3_CM2_Msub_sub0000_lut(6),
      O => U3_CM2_sub0000_6_XORF_12074
    );
  U3_CM2_sub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y11"
    )
    port map (
      IA => U3_CM2_sub0000_6_LOGIC_ONE_12054,
      IB => U3_CM2_sub0000_6_CYINIT_12073,
      SEL => U3_CM2_sub0000_6_CYSELF_12060,
      O => U3_CM2_Msub_sub0000_cy_6_Q
    );
  U3_CM2_sub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y11"
    )
    port map (
      IA => U3_CM2_sub0000_6_LOGIC_ONE_12054,
      IB => U3_CM2_sub0000_6_LOGIC_ONE_12054,
      SEL => U3_CM2_sub0000_6_CYSELF_12060,
      O => U3_CM2_sub0000_6_CYMUXF2_12055
    );
  U3_CM2_sub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_5_Q,
      O => U3_CM2_sub0000_6_CYINIT_12073
    );
  U3_CM2_sub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(6),
      O => U3_CM2_sub0000_6_CYSELF_12060
    );
  U3_CM2_sub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_6_XORG_12062,
      O => U3_CM2_sub0000_0(7)
    );
  U3_CM2_sub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y11"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_6_Q,
      I1 => U3_CM2_Msub_sub0000_lut(7),
      O => U3_CM2_sub0000_6_XORG_12062
    );
  U3_CM2_sub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_5_Q,
      O => U3_CM2_sub0000_6_FASTCARRY_12057
    );
  U3_CM2_sub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y11"
    )
    port map (
      I0 => U3_CM2_sub0000_6_CYSELG_12045,
      I1 => U3_CM2_sub0000_6_CYSELF_12060,
      O => U3_CM2_sub0000_6_CYAND_12058
    );
  U3_CM2_sub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y11"
    )
    port map (
      IA => U3_CM2_sub0000_6_CYMUXG2_12056,
      IB => U3_CM2_sub0000_6_FASTCARRY_12057,
      SEL => U3_CM2_sub0000_6_CYAND_12058,
      O => U3_CM2_sub0000_6_CYMUXFAST_12059
    );
  U3_CM2_sub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y11"
    )
    port map (
      IA => U3_CM2_sub0000_6_LOGIC_ONE_12054,
      IB => U3_CM2_sub0000_6_CYMUXF2_12055,
      SEL => U3_CM2_sub0000_6_CYSELG_12045,
      O => U3_CM2_sub0000_6_CYMUXG2_12056
    );
  U3_CM2_sub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(7),
      O => U3_CM2_sub0000_6_CYSELG_12045
    );
  U3_CM2_sub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y12"
    )
    port map (
      O => U3_CM2_sub0000_8_LOGIC_ONE_12104
    );
  U3_CM2_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_8_XORF_12105,
      O => U3_CM2_sub0000_0(8)
    );
  U3_CM2_sub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y12"
    )
    port map (
      I0 => U3_CM2_sub0000_8_CYINIT_12103,
      I1 => U3_CM2_Msub_sub0000_lut(8),
      O => U3_CM2_sub0000_8_XORF_12105
    );
  U3_CM2_sub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y12"
    )
    port map (
      IA => U3_CM2_sub0000_8_LOGIC_ONE_12104,
      IB => U3_CM2_sub0000_8_CYINIT_12103,
      SEL => U3_CM2_sub0000_8_CYSELF_12094,
      O => U3_CM2_Msub_sub0000_cy_8_Q
    );
  U3_CM2_sub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_6_CYMUXFAST_12059,
      O => U3_CM2_sub0000_8_CYINIT_12103
    );
  U3_CM2_sub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(8),
      O => U3_CM2_sub0000_8_CYSELF_12094
    );
  U3_CM2_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_8_XORG_12091,
      O => U3_CM2_sub0000_0(9)
    );
  U3_CM2_sub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y12"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_8_Q,
      I1 => U3_CM2_Msub_sub0000_lut(9),
      O => U3_CM2_sub0000_8_XORG_12091
    );
  U3_CM1_add0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      O => U3_CM1_add0000_0_LOGIC_ZERO_12123
    );
  U3_CM1_add0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      O => U3_CM1_add0000_0_LOGIC_ONE_12140
    );
  U3_CM1_add0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_XORF_12141,
      O => U3_CM1_add0000(0)
    );
  U3_CM1_add0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      I0 => U3_CM1_add0000_0_CYINIT_12139,
      I1 => U3_CM1_Madd_add0000_lut(0),
      O => U3_CM1_add0000_0_XORF_12141
    );
  U3_CM1_add0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      IA => U3_CM1_add0000_0_LOGIC_ONE_12140,
      IB => U3_CM1_add0000_0_CYINIT_12139,
      SEL => U3_CM1_add0000_0_CYSELF_12130,
      O => U3_CM1_Madd_add0000_cy_0_Q
    );
  U3_CM1_add0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_BXINV_12128,
      O => U3_CM1_add0000_0_CYINIT_12139
    );
  U3_CM1_add0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_lut(0),
      O => U3_CM1_add0000_0_CYSELF_12130
    );
  U3_CM1_add0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_CM1_add0000_0_BXINV_12128
    );
  U3_CM1_add0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_XORG_12126,
      O => U3_CM1_add0000(1)
    );
  U3_CM1_add0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_0_Q,
      I1 => U3_CM1_add0000_0_G,
      O => U3_CM1_add0000_0_XORG_12126
    );
  U3_CM1_add0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_CYMUXG_12125,
      O => U3_CM1_Madd_add0000_cy_1_Q
    );
  U3_CM1_add0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y11"
    )
    port map (
      IA => U3_CM1_add0000_0_LOGIC_ZERO_12123,
      IB => U3_CM1_Madd_add0000_cy_0_Q,
      SEL => U3_CM1_add0000_0_CYSELG_12114,
      O => U3_CM1_add0000_0_CYMUXG_12125
    );
  U3_CM1_add0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_G,
      O => U3_CM1_add0000_0_CYSELG_12114
    );
  U3_CM1_add0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      O => U3_CM1_add0000_2_LOGIC_ZERO_12159
    );
  U3_CM1_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_XORF_12179,
      O => U3_CM1_add0000(2)
    );
  U3_CM1_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      I0 => U3_CM1_add0000_2_CYINIT_12178,
      I1 => U3_CM1_add0000_2_F,
      O => U3_CM1_add0000_2_XORF_12179
    );
  U3_CM1_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_12159,
      IB => U3_CM1_add0000_2_CYINIT_12178,
      SEL => U3_CM1_add0000_2_CYSELF_12165,
      O => U3_CM1_Madd_add0000_cy_2_Q
    );
  U3_CM1_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_12159,
      IB => U3_CM1_add0000_2_LOGIC_ZERO_12159,
      SEL => U3_CM1_add0000_2_CYSELF_12165,
      O => U3_CM1_add0000_2_CYMUXF2_12160
    );
  U3_CM1_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_1_Q,
      O => U3_CM1_add0000_2_CYINIT_12178
    );
  U3_CM1_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_F,
      O => U3_CM1_add0000_2_CYSELF_12165
    );
  U3_CM1_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_XORG_12167,
      O => U3_CM1_add0000(3)
    );
  U3_CM1_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_2_Q,
      I1 => U3_CM1_add0000_2_G,
      O => U3_CM1_add0000_2_XORG_12167
    );
  U3_CM1_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_CYMUXFAST_12164,
      O => U3_CM1_Madd_add0000_cy_3_Q
    );
  U3_CM1_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_1_Q,
      O => U3_CM1_add0000_2_FASTCARRY_12162
    );
  U3_CM1_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      I0 => U3_CM1_add0000_2_CYSELG_12150,
      I1 => U3_CM1_add0000_2_CYSELF_12165,
      O => U3_CM1_add0000_2_CYAND_12163
    );
  U3_CM1_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      IA => U3_CM1_add0000_2_CYMUXG2_12161,
      IB => U3_CM1_add0000_2_FASTCARRY_12162,
      SEL => U3_CM1_add0000_2_CYAND_12163,
      O => U3_CM1_add0000_2_CYMUXFAST_12164
    );
  U3_CM1_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y12"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_12159,
      IB => U3_CM1_add0000_2_CYMUXF2_12160,
      SEL => U3_CM1_add0000_2_CYSELG_12150,
      O => U3_CM1_add0000_2_CYMUXG2_12161
    );
  U3_CM1_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_G,
      O => U3_CM1_add0000_2_CYSELG_12150
    );
  U3_CM1_add0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y13"
    )
    port map (
      O => U3_CM1_add0000_4_LOGIC_ZERO_12197
    );
  U3_CM1_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_XORF_12217,
      O => U3_CM1_add0000(4)
    );
  U3_CM1_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y13"
    )
    port map (
      I0 => U3_CM1_add0000_4_CYINIT_12216,
      I1 => U3_CM1_add0000_4_F,
      O => U3_CM1_add0000_4_XORF_12217
    );
  U3_CM1_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y13"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ZERO_12197,
      IB => U3_CM1_add0000_4_CYINIT_12216,
      SEL => U3_CM1_add0000_4_CYSELF_12203,
      O => U3_CM1_Madd_add0000_cy_4_Q
    );
  U3_CM1_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y13"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ZERO_12197,
      IB => U3_CM1_add0000_4_LOGIC_ZERO_12197,
      SEL => U3_CM1_add0000_4_CYSELF_12203,
      O => U3_CM1_add0000_4_CYMUXF2_12198
    );
  U3_CM1_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_3_Q,
      O => U3_CM1_add0000_4_CYINIT_12216
    );
  U3_CM1_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_F,
      O => U3_CM1_add0000_4_CYSELF_12203
    );
  U3_CM1_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_XORG_12205,
      O => U3_CM1_add0000(5)
    );
  U3_CM1_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y13"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_4_Q,
      I1 => U3_CM1_add0000_4_G,
      O => U3_CM1_add0000_4_XORG_12205
    );
  U3_CM1_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_CYMUXFAST_12202,
      O => U3_CM1_Madd_add0000_cy_5_Q
    );
  U3_CM1_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_3_Q,
      O => U3_CM1_add0000_4_FASTCARRY_12200
    );
  U3_CM1_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y13"
    )
    port map (
      I0 => U3_CM1_add0000_4_CYSELG_12188,
      I1 => U3_CM1_add0000_4_CYSELF_12203,
      O => U3_CM1_add0000_4_CYAND_12201
    );
  U3_CM1_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y13"
    )
    port map (
      IA => U3_CM1_add0000_4_CYMUXG2_12199,
      IB => U3_CM1_add0000_4_FASTCARRY_12200,
      SEL => U3_CM1_add0000_4_CYAND_12201,
      O => U3_CM1_add0000_4_CYMUXFAST_12202
    );
  U3_CM1_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y13"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ZERO_12197,
      IB => U3_CM1_add0000_4_CYMUXF2_12198,
      SEL => U3_CM1_add0000_4_CYSELG_12188,
      O => U3_CM1_add0000_4_CYMUXG2_12199
    );
  U3_CM1_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_G,
      O => U3_CM1_add0000_4_CYSELG_12188
    );
  U3_CM1_add0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y14"
    )
    port map (
      O => U3_CM1_add0000_6_LOGIC_ZERO_12235
    );
  U3_CM1_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_XORF_12255,
      O => U3_CM1_add0000(6)
    );
  U3_CM1_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y14"
    )
    port map (
      I0 => U3_CM1_add0000_6_CYINIT_12254,
      I1 => U3_CM1_add0000_6_F,
      O => U3_CM1_add0000_6_XORF_12255
    );
  U3_CM1_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y14"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_12235,
      IB => U3_CM1_add0000_6_CYINIT_12254,
      SEL => U3_CM1_add0000_6_CYSELF_12241,
      O => U3_CM1_Madd_add0000_cy_6_Q
    );
  U3_CM1_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y14"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_12235,
      IB => U3_CM1_add0000_6_LOGIC_ZERO_12235,
      SEL => U3_CM1_add0000_6_CYSELF_12241,
      O => U3_CM1_add0000_6_CYMUXF2_12236
    );
  U3_CM1_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_5_Q,
      O => U3_CM1_add0000_6_CYINIT_12254
    );
  U3_CM1_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_F,
      O => U3_CM1_add0000_6_CYSELF_12241
    );
  U3_CM1_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_XORG_12243,
      O => U3_CM1_add0000(7)
    );
  U3_CM1_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y14"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_6_Q,
      I1 => U3_CM1_add0000_6_G,
      O => U3_CM1_add0000_6_XORG_12243
    );
  U3_CM1_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_5_Q,
      O => U3_CM1_add0000_6_FASTCARRY_12238
    );
  U3_CM1_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y14"
    )
    port map (
      I0 => U3_CM1_add0000_6_CYSELG_12226,
      I1 => U3_CM1_add0000_6_CYSELF_12241,
      O => U3_CM1_add0000_6_CYAND_12239
    );
  U3_CM1_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y14"
    )
    port map (
      IA => U3_CM1_add0000_6_CYMUXG2_12237,
      IB => U3_CM1_add0000_6_FASTCARRY_12238,
      SEL => U3_CM1_add0000_6_CYAND_12239,
      O => U3_CM1_add0000_6_CYMUXFAST_12240
    );
  U3_CM1_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y14"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_12235,
      IB => U3_CM1_add0000_6_CYMUXF2_12236,
      SEL => U3_CM1_add0000_6_CYSELG_12226,
      O => U3_CM1_add0000_6_CYMUXG2_12237
    );
  U3_CM1_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_G,
      O => U3_CM1_add0000_6_CYSELG_12226
    );
  U3_CM1_add0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      O => U3_CM1_add0000_8_LOGIC_ZERO_12285
    );
  U3_CM1_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_XORF_12286,
      O => U3_CM1_add0000(8)
    );
  U3_CM1_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      I0 => U3_CM1_add0000_8_CYINIT_12284,
      I1 => U3_CM1_add0000_8_F,
      O => U3_CM1_add0000_8_XORF_12286
    );
  U3_CM1_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      IA => U3_CM1_add0000_8_LOGIC_ZERO_12285,
      IB => U3_CM1_add0000_8_CYINIT_12284,
      SEL => U3_CM1_add0000_8_CYSELF_12275,
      O => U3_CM1_Madd_add0000_cy_8_Q
    );
  U3_CM1_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_CYMUXFAST_12240,
      O => U3_CM1_add0000_8_CYINIT_12284
    );
  U3_CM1_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_F,
      O => U3_CM1_add0000_8_CYSELF_12275
    );
  U3_CM1_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_XORG_12272,
      O => U3_CM1_add0000(9)
    );
  U3_CM1_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_8_Q,
      I1 => U3_CM1_9_rt_12269,
      O => U3_CM1_add0000_8_XORG_12272
    );
  U3_CM1_9_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM1(9),
      ADR3 => VCC,
      O => U3_CM1_9_rt_12269
    );
  U2_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      O => U2_Result_0_LOGIC_ZERO_12304
    );
  U2_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      O => U2_Result_0_LOGIC_ONE_12321
    );
  U2_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORF_12322,
      O => U2_Result(0)
    );
  U2_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      I0 => U2_Result_0_CYINIT_12320,
      I1 => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_XORF_12322
    );
  U2_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      IA => U2_Result_0_LOGIC_ONE_12321,
      IB => U2_Result_0_CYINIT_12320,
      SEL => U2_Result_0_CYSELF_12311,
      O => U2_Mcount_vcs_cy_0_Q
    );
  U2_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_BXINV_12309,
      O => U2_Result_0_CYINIT_12320
    );
  U2_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_CYSELF_12311
    );
  U2_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_BXINV_12309
    );
  U2_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORG_12307,
      O => U2_Result(1)
    );
  U2_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_0_Q,
      I1 => U2_Result_0_G,
      O => U2_Result_0_XORG_12307
    );
  U2_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_CYMUXG_12306,
      O => U2_Mcount_vcs_cy_1_Q
    );
  U2_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y37"
    )
    port map (
      IA => U2_Result_0_LOGIC_ZERO_12304,
      IB => U2_Mcount_vcs_cy_0_Q,
      SEL => U2_Result_0_CYSELG_12295,
      O => U2_Result_0_CYMUXG_12306
    );
  U2_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_G,
      O => U2_Result_0_CYSELG_12295
    );
  U2_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      O => U2_Result_2_LOGIC_ZERO_12340
    );
  U2_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORF_12360,
      O => U2_Result(2)
    );
  U2_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      I0 => U2_Result_2_CYINIT_12359,
      I1 => U2_Result_2_F,
      O => U2_Result_2_XORF_12360
    );
  U2_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_12340,
      IB => U2_Result_2_CYINIT_12359,
      SEL => U2_Result_2_CYSELF_12346,
      O => U2_Mcount_vcs_cy_2_Q
    );
  U2_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_12340,
      IB => U2_Result_2_LOGIC_ZERO_12340,
      SEL => U2_Result_2_CYSELF_12346,
      O => U2_Result_2_CYMUXF2_12341
    );
  U2_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_CYINIT_12359
    );
  U2_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_F,
      O => U2_Result_2_CYSELF_12346
    );
  U2_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORG_12348,
      O => U2_Result(3)
    );
  U2_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_2_Q,
      I1 => U2_Result_2_G,
      O => U2_Result_2_XORG_12348
    );
  U2_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_CYMUXFAST_12345,
      O => U2_Mcount_vcs_cy_3_Q
    );
  U2_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_FASTCARRY_12343
    );
  U2_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      I0 => U2_Result_2_CYSELG_12331,
      I1 => U2_Result_2_CYSELF_12346,
      O => U2_Result_2_CYAND_12344
    );
  U2_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      IA => U2_Result_2_CYMUXG2_12342,
      IB => U2_Result_2_FASTCARRY_12343,
      SEL => U2_Result_2_CYAND_12344,
      O => U2_Result_2_CYMUXFAST_12345
    );
  U2_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y38"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_12340,
      IB => U2_Result_2_CYMUXF2_12341,
      SEL => U2_Result_2_CYSELG_12331,
      O => U2_Result_2_CYMUXG2_12342
    );
  U2_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_G,
      O => U2_Result_2_CYSELG_12331
    );
  U2_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      O => U2_Result_4_LOGIC_ZERO_12378
    );
  U2_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORF_12398,
      O => U2_Result(4)
    );
  U2_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      I0 => U2_Result_4_CYINIT_12397,
      I1 => U2_Result_4_F,
      O => U2_Result_4_XORF_12398
    );
  U2_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_12378,
      IB => U2_Result_4_CYINIT_12397,
      SEL => U2_Result_4_CYSELF_12384,
      O => U2_Mcount_vcs_cy_4_Q
    );
  U2_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_12378,
      IB => U2_Result_4_LOGIC_ZERO_12378,
      SEL => U2_Result_4_CYSELF_12384,
      O => U2_Result_4_CYMUXF2_12379
    );
  U2_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_CYINIT_12397
    );
  U2_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_F,
      O => U2_Result_4_CYSELF_12384
    );
  U2_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORG_12386,
      O => U2_Result(5)
    );
  U2_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_4_Q,
      I1 => U2_Result_4_G,
      O => U2_Result_4_XORG_12386
    );
  U2_Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_CYMUXFAST_12383,
      O => U2_Mcount_vcs_cy_5_Q
    );
  U2_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_FASTCARRY_12381
    );
  U2_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      I0 => U2_Result_4_CYSELG_12369,
      I1 => U2_Result_4_CYSELF_12384,
      O => U2_Result_4_CYAND_12382
    );
  U2_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      IA => U2_Result_4_CYMUXG2_12380,
      IB => U2_Result_4_FASTCARRY_12381,
      SEL => U2_Result_4_CYAND_12382,
      O => U2_Result_4_CYMUXFAST_12383
    );
  U2_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y39"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_12378,
      IB => U2_Result_4_CYMUXF2_12379,
      SEL => U2_Result_4_CYSELG_12369,
      O => U2_Result_4_CYMUXG2_12380
    );
  U2_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_G,
      O => U2_Result_4_CYSELG_12369
    );
  U2_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      O => U2_Result_6_LOGIC_ZERO_12416
    );
  U2_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORF_12436,
      O => U2_Result(6)
    );
  U2_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      I0 => U2_Result_6_CYINIT_12435,
      I1 => U2_Result_6_F,
      O => U2_Result_6_XORF_12436
    );
  U2_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_12416,
      IB => U2_Result_6_CYINIT_12435,
      SEL => U2_Result_6_CYSELF_12422,
      O => U2_Mcount_vcs_cy_6_Q
    );
  U2_Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_12416,
      IB => U2_Result_6_LOGIC_ZERO_12416,
      SEL => U2_Result_6_CYSELF_12422,
      O => U2_Result_6_CYMUXF2_12417
    );
  U2_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_CYINIT_12435
    );
  U2_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_F,
      O => U2_Result_6_CYSELF_12422
    );
  U2_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORG_12424,
      O => U2_Result(7)
    );
  U2_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_6_Q,
      I1 => U2_Result_6_G,
      O => U2_Result_6_XORG_12424
    );
  U2_Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_FASTCARRY_12419
    );
  U2_Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      I0 => U2_Result_6_CYSELG_12407,
      I1 => U2_Result_6_CYSELF_12422,
      O => U2_Result_6_CYAND_12420
    );
  U2_Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      IA => U2_Result_6_CYMUXG2_12418,
      IB => U2_Result_6_FASTCARRY_12419,
      SEL => U2_Result_6_CYAND_12420,
      O => U2_Result_6_CYMUXFAST_12421
    );
  U2_Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y40"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_12416,
      IB => U2_Result_6_CYMUXF2_12417,
      SEL => U2_Result_6_CYSELG_12407,
      O => U2_Result_6_CYMUXG2_12418
    );
  U2_Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_G,
      O => U2_Result_6_CYSELG_12407
    );
  U2_Result_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y41"
    )
    port map (
      O => U2_Result_8_LOGIC_ZERO_12466
    );
  U2_Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORF_12467,
      O => U2_Result(8)
    );
  U2_Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y41"
    )
    port map (
      I0 => U2_Result_8_CYINIT_12465,
      I1 => U2_Result_8_F,
      O => U2_Result_8_XORF_12467
    );
  U2_Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y41"
    )
    port map (
      IA => U2_Result_8_LOGIC_ZERO_12466,
      IB => U2_Result_8_CYINIT_12465,
      SEL => U2_Result_8_CYSELF_12456,
      O => U2_Mcount_vcs_cy_8_Q
    );
  U2_Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_CYMUXFAST_12421,
      O => U2_Result_8_CYINIT_12465
    );
  U2_Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_F,
      O => U2_Result_8_CYSELF_12456
    );
  U2_Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORG_12453,
      O => U2_Result(9)
    );
  U2_Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y41"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_8_Q,
      I1 => U2_vcs_9_rt_12450,
      O => U2_Result_8_XORG_12453
    );
  U2_vcs_9_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vcs_9_rt_12450
    );
  U3_Madd_tank1rom1s_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y35"
    )
    port map (
      ADR0 => U3_font2_0_Q,
      ADR1 => U3_tank1rom10s_sub0001_4_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_tank1rom1s_lut(4)
    );
  sig_tank1rom1s_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_4_XORF_12503,
      O => sig_tank1rom1s(4)
    );
  sig_tank1rom1s_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y35"
    )
    port map (
      I0 => sig_tank1rom1s_4_CYINIT_12502,
      I1 => U3_Madd_tank1rom1s_lut(4),
      O => sig_tank1rom1s_4_XORF_12503
    );
  sig_tank1rom1s_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y35"
    )
    port map (
      IA => sig_tank1rom1s_4_CY0F_12501,
      IB => sig_tank1rom1s_4_CYINIT_12502,
      SEL => sig_tank1rom1s_4_CYSELF_12493,
      O => U3_Madd_tank1rom1s_cy_4_Q
    );
  sig_tank1rom1s_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_4_BXINV_12491,
      O => sig_tank1rom1s_4_CYINIT_12502
    );
  sig_tank1rom1s_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_4_0,
      O => sig_tank1rom1s_4_CY0F_12501
    );
  sig_tank1rom1s_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(4),
      O => sig_tank1rom1s_4_CYSELF_12493
    );
  sig_tank1rom1s_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => sig_tank1rom1s_4_BXINV_12491
    );
  sig_tank1rom1s_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_4_XORG_12489,
      O => sig_tank1rom1s(5)
    );
  sig_tank1rom1s_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y35"
    )
    port map (
      I0 => U3_Madd_tank1rom1s_cy_4_Q,
      I1 => U3_Madd_tank1rom1s_lut(5),
      O => sig_tank1rom1s_4_XORG_12489
    );
  sig_tank1rom1s_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_4_CYMUXG_12488,
      O => U3_Madd_tank1rom1s_cy_5_Q
    );
  sig_tank1rom1s_4_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y35"
    )
    port map (
      IA => sig_tank1rom1s_4_CY0G_12486,
      IB => U3_Madd_tank1rom1s_cy_4_Q,
      SEL => sig_tank1rom1s_4_CYSELG_12480,
      O => sig_tank1rom1s_4_CYMUXG_12488
    );
  sig_tank1rom1s_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_5_0,
      O => sig_tank1rom1s_4_CY0G_12486
    );
  sig_tank1rom1s_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(5),
      O => sig_tank1rom1s_4_CYSELG_12480
    );
  U3_Madd_tank1rom1s_lut_5_Q : X_LUT4
    generic map(
      INIT => X"C693",
      LOC => "SLICE_X55Y35"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_tank1rom10s_sub0001_5_0,
      ADR2 => N42_0,
      ADR3 => U3_RMht1(1),
      O => U3_Madd_tank1rom1s_lut(5)
    );
  sig_tank1rom1s_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_6_XORF_12544,
      O => sig_tank1rom1s(6)
    );
  sig_tank1rom1s_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      I0 => sig_tank1rom1s_6_CYINIT_12543,
      I1 => U3_Madd_tank1rom1s_lut(6),
      O => sig_tank1rom1s_6_XORF_12544
    );
  sig_tank1rom1s_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      IA => sig_tank1rom1s_6_CY0F_12542,
      IB => sig_tank1rom1s_6_CYINIT_12543,
      SEL => sig_tank1rom1s_6_CYSELF_12531,
      O => U3_Madd_tank1rom1s_cy_6_Q
    );
  sig_tank1rom1s_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      IA => sig_tank1rom1s_6_CY0F_12542,
      IB => sig_tank1rom1s_6_CY0F_12542,
      SEL => sig_tank1rom1s_6_CYSELF_12531,
      O => sig_tank1rom1s_6_CYMUXF2_12526
    );
  sig_tank1rom1s_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_cy_5_Q,
      O => sig_tank1rom1s_6_CYINIT_12543
    );
  sig_tank1rom1s_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_6_0,
      O => sig_tank1rom1s_6_CY0F_12542
    );
  sig_tank1rom1s_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(6),
      O => sig_tank1rom1s_6_CYSELF_12531
    );
  sig_tank1rom1s_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_6_XORG_12533,
      O => sig_tank1rom1s(7)
    );
  sig_tank1rom1s_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      I0 => U3_Madd_tank1rom1s_cy_6_Q,
      I1 => U3_Madd_tank1rom1s_lut(7),
      O => sig_tank1rom1s_6_XORG_12533
    );
  sig_tank1rom1s_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_6_CYMUXFAST_12530,
      O => U3_Madd_tank1rom1s_cy_7_Q
    );
  sig_tank1rom1s_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_cy_5_Q,
      O => sig_tank1rom1s_6_FASTCARRY_12528
    );
  sig_tank1rom1s_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      I0 => sig_tank1rom1s_6_CYSELG_12519,
      I1 => sig_tank1rom1s_6_CYSELF_12531,
      O => sig_tank1rom1s_6_CYAND_12529
    );
  sig_tank1rom1s_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      IA => sig_tank1rom1s_6_CYMUXG2_12527,
      IB => sig_tank1rom1s_6_FASTCARRY_12528,
      SEL => sig_tank1rom1s_6_CYAND_12529,
      O => sig_tank1rom1s_6_CYMUXFAST_12530
    );
  sig_tank1rom1s_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      IA => sig_tank1rom1s_6_CY0G_12525,
      IB => sig_tank1rom1s_6_CYMUXF2_12526,
      SEL => sig_tank1rom1s_6_CYSELG_12519,
      O => sig_tank1rom1s_6_CYMUXG2_12527
    );
  sig_tank1rom1s_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_7_0,
      O => sig_tank1rom1s_6_CY0G_12525
    );
  sig_tank1rom1s_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(7),
      O => sig_tank1rom1s_6_CYSELG_12519
    );
  U3_Madd_tank1rom1s_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C693",
      LOC => "SLICE_X55Y36"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => U3_tank1rom10s_sub0001_7_0,
      ADR2 => N37_0,
      ADR3 => N36_0,
      O => U3_Madd_tank1rom1s_lut(7)
    );
  sig_tank1rom1s_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_8_XORF_12583,
      O => sig_tank1rom1s(8)
    );
  sig_tank1rom1s_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      I0 => sig_tank1rom1s_8_CYINIT_12582,
      I1 => U3_Madd_tank1rom1s_lut(8),
      O => sig_tank1rom1s_8_XORF_12583
    );
  sig_tank1rom1s_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      IA => sig_tank1rom1s_8_CY0F_12581,
      IB => sig_tank1rom1s_8_CYINIT_12582,
      SEL => sig_tank1rom1s_8_CYSELF_12571,
      O => U3_Madd_tank1rom1s_cy_8_Q
    );
  sig_tank1rom1s_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      IA => sig_tank1rom1s_8_CY0F_12581,
      IB => sig_tank1rom1s_8_CY0F_12581,
      SEL => sig_tank1rom1s_8_CYSELF_12571,
      O => sig_tank1rom1s_8_CYMUXF2_12566
    );
  sig_tank1rom1s_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_cy_7_Q,
      O => sig_tank1rom1s_8_CYINIT_12582
    );
  sig_tank1rom1s_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_8_0,
      O => sig_tank1rom1s_8_CY0F_12581
    );
  sig_tank1rom1s_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(8),
      O => sig_tank1rom1s_8_CYSELF_12571
    );
  sig_tank1rom1s_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_8_XORG_12573,
      O => sig_tank1rom1s(9)
    );
  sig_tank1rom1s_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      I0 => U3_Madd_tank1rom1s_cy_8_Q,
      I1 => U3_Madd_tank1rom1s_lut(9),
      O => sig_tank1rom1s_8_XORG_12573
    );
  sig_tank1rom1s_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_cy_7_Q,
      O => sig_tank1rom1s_8_FASTCARRY_12568
    );
  sig_tank1rom1s_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      I0 => sig_tank1rom1s_8_CYSELG_12559,
      I1 => sig_tank1rom1s_8_CYSELF_12571,
      O => sig_tank1rom1s_8_CYAND_12569
    );
  sig_tank1rom1s_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      IA => sig_tank1rom1s_8_CYMUXG2_12567,
      IB => sig_tank1rom1s_8_FASTCARRY_12568,
      SEL => sig_tank1rom1s_8_CYAND_12569,
      O => sig_tank1rom1s_8_CYMUXFAST_12570
    );
  sig_tank1rom1s_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      IA => sig_tank1rom1s_8_CY0G_12565,
      IB => sig_tank1rom1s_8_CYMUXF2_12566,
      SEL => sig_tank1rom1s_8_CYSELG_12559,
      O => sig_tank1rom1s_8_CYMUXG2_12567
    );
  sig_tank1rom1s_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_9_0,
      O => sig_tank1rom1s_8_CY0G_12565
    );
  sig_tank1rom1s_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(9),
      O => sig_tank1rom1s_8_CYSELG_12559
    );
  sig_tank1rom1s_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_10_XORF_12614,
      O => sig_tank1rom1s(10)
    );
  sig_tank1rom1s_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      I0 => sig_tank1rom1s_10_CYINIT_12613,
      I1 => U3_Madd_tank1rom1s_lut(10),
      O => sig_tank1rom1s_10_XORF_12614
    );
  sig_tank1rom1s_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      IA => sig_tank1rom1s_10_CY0F_12612,
      IB => sig_tank1rom1s_10_CYINIT_12613,
      SEL => sig_tank1rom1s_10_CYSELF_12606,
      O => U3_Madd_tank1rom1s_cy_10_Q
    );
  sig_tank1rom1s_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_8_CYMUXFAST_12570,
      O => sig_tank1rom1s_10_CYINIT_12613
    );
  sig_tank1rom1s_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_10_0,
      O => sig_tank1rom1s_10_CY0F_12612
    );
  sig_tank1rom1s_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(10),
      O => sig_tank1rom1s_10_CYSELF_12606
    );
  sig_tank1rom1s_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_10_XORG_12603,
      O => sig_tank1rom1s(11)
    );
  sig_tank1rom1s_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      I0 => U3_Madd_tank1rom1s_cy_10_Q,
      I1 => U3_tank1rom10s_sub0001_10_113_12600,
      O => sig_tank1rom1s_10_XORG_12603
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y53"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0F_12644,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYINIT_12645,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELF_12636,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_BXINV_12634,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYINIT_12645
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0F_12644
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELF_12636
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_BXINV_12634
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X17Y53"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0G_12631,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELG_12623,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXG_12633
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0G_12631
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELG_12623
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y54"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F_12676,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F_12676,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF_12667,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXF2_12662
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F_12676
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF_12667
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXG_12633,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_FASTCARRY_12664
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y54"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG_12653,
      I1 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF_12667,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYAND_12665
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y54"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXG2_12663,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_FASTCARRY_12664,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYAND_12665,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXFAST_12666
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y54"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0G_12661,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXF2_12662,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG_12653,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXG2_12663
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0G_12661
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG_12653
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y55"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F_12707,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F_12707,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF_12698,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXF2_12693
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F_12707
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF_12698
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXFAST_12666,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_FASTCARRY_12695
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y55"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG_12684,
      I1 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF_12698,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYAND_12696
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y55"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXG2_12694,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_FASTCARRY_12695,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYAND_12696,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXFAST_12697
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y55"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0G_12692,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXF2_12693,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG_12684,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXG2_12694
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0G_12692
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG_12684
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y56"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F_12738,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F_12738,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF_12729,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXF2_12724
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F_12738
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF_12729
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXFAST_12697,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_FASTCARRY_12726
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y56"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG_12715,
      I1 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF_12729,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYAND_12727
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y56"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXG2_12725,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_FASTCARRY_12726,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYAND_12727,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXFAST_12728
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y56"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0G_12723,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXF2_12724,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG_12715,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXG2_12725
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0G_12723
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG_12715
    );
  U3_spriteonM2_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y57"
    )
    port map (
      IA => U3_spriteonM2_cmp_ge0000_CY0F_12769,
      IB => U3_spriteonM2_cmp_ge0000_CY0F_12769,
      SEL => U3_spriteonM2_cmp_ge0000_CYSELF_12760,
      O => U3_spriteonM2_cmp_ge0000_CYMUXF2_12755
    );
  U3_spriteonM2_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U3_spriteonM2_cmp_ge0000_CY0F_12769
    );
  U3_spriteonM2_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(8),
      O => U3_spriteonM2_cmp_ge0000_CYSELF_12760
    );
  U3_spriteonM2_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_cmp_ge0000_CYMUXFAST_12759,
      O => U3_spriteonM2_cmp_ge0000
    );
  U3_spriteonM2_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXFAST_12728,
      O => U3_spriteonM2_cmp_ge0000_FASTCARRY_12757
    );
  U3_spriteonM2_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y57"
    )
    port map (
      I0 => U3_spriteonM2_cmp_ge0000_CYSELG_12746,
      I1 => U3_spriteonM2_cmp_ge0000_CYSELF_12760,
      O => U3_spriteonM2_cmp_ge0000_CYAND_12758
    );
  U3_spriteonM2_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y57"
    )
    port map (
      IA => U3_spriteonM2_cmp_ge0000_CYMUXG2_12756,
      IB => U3_spriteonM2_cmp_ge0000_FASTCARRY_12757,
      SEL => U3_spriteonM2_cmp_ge0000_CYAND_12758,
      O => U3_spriteonM2_cmp_ge0000_CYMUXFAST_12759
    );
  U3_spriteonM2_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y57"
    )
    port map (
      IA => U3_spriteonM2_cmp_ge0000_CY0G_12754,
      IB => U3_spriteonM2_cmp_ge0000_CYMUXF2_12755,
      SEL => U3_spriteonM2_cmp_ge0000_CYSELG_12746,
      O => U3_spriteonM2_cmp_ge0000_CYMUXG2_12756
    );
  U3_spriteonM2_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U3_spriteonM2_cmp_ge0000_CY0G_12754
    );
  U3_spriteonM2_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(9),
      O => U3_spriteonM2_cmp_ge0000_CYSELG_12746
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X13Y9"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0F_12798,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYINIT_12799,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELF_12790,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy(0)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X13Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_BXINV_12788,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYINIT_12799
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(0),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0F_12798
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(0),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELF_12790
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_BXINV_12788
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X13Y9"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0G_12785,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy(0),
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELG_12777,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXG_12787
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(1),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0G_12785
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(1),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELG_12777
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y10"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F_12830,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F_12830,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF_12821,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXF2_12816
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(2),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F_12830
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(2),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF_12821
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXG_12787,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_FASTCARRY_12818
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y10"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG_12807,
      I1 => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF_12821,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYAND_12819
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y10"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXG2_12817,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_FASTCARRY_12818,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYAND_12819,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXFAST_12820
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y10"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0G_12815,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXF2_12816,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG_12807,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXG2_12817
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(3),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0G_12815
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(3),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG_12807
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y11"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F_12861,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F_12861,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF_12852,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXF2_12847
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(4),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F_12861
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(4),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF_12852
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXFAST_12820,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_FASTCARRY_12849
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y11"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG_12838,
      I1 => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF_12852,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYAND_12850
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y11"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXG2_12848,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_FASTCARRY_12849,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYAND_12850,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXFAST_12851
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y11"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0G_12846,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXF2_12847,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG_12838,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXG2_12848
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(5),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0G_12846
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(5),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG_12838
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y12"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F_12892,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F_12892,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF_12883,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXF2_12878
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(6),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F_12892
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(6),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF_12883
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXFAST_12851,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_FASTCARRY_12880
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y12"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG_12869,
      I1 => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF_12883,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYAND_12881
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y12"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXG2_12879,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_FASTCARRY_12880,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYAND_12881,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXFAST_12882
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y12"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0G_12877,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXF2_12878,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG_12869,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXG2_12879
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(7),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0G_12877
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(7),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG_12869
    );
  U3_spriteonM2_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y13"
    )
    port map (
      IA => U3_spriteonM2_cmp_le0000_CY0F_12923,
      IB => U3_spriteonM2_cmp_le0000_CY0F_12923,
      SEL => U3_spriteonM2_cmp_le0000_CYSELF_12914,
      O => U3_spriteonM2_cmp_le0000_CYMUXF2_12909
    );
  U3_spriteonM2_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(8),
      O => U3_spriteonM2_cmp_le0000_CY0F_12923
    );
  U3_spriteonM2_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(8),
      O => U3_spriteonM2_cmp_le0000_CYSELF_12914
    );
  U3_spriteonM2_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_cmp_le0000_CYMUXFAST_12913,
      O => U3_spriteonM2_cmp_le0000
    );
  U3_spriteonM2_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXFAST_12882,
      O => U3_spriteonM2_cmp_le0000_FASTCARRY_12911
    );
  U3_spriteonM2_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y13"
    )
    port map (
      I0 => U3_spriteonM2_cmp_le0000_CYSELG_12900,
      I1 => U3_spriteonM2_cmp_le0000_CYSELF_12914,
      O => U3_spriteonM2_cmp_le0000_CYAND_12912
    );
  U3_spriteonM2_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y13"
    )
    port map (
      IA => U3_spriteonM2_cmp_le0000_CYMUXG2_12910,
      IB => U3_spriteonM2_cmp_le0000_FASTCARRY_12911,
      SEL => U3_spriteonM2_cmp_le0000_CYAND_12912,
      O => U3_spriteonM2_cmp_le0000_CYMUXFAST_12913
    );
  U3_spriteonM2_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y13"
    )
    port map (
      IA => U3_spriteonM2_cmp_le0000_CY0G_12908,
      IB => U3_spriteonM2_cmp_le0000_CYMUXF2_12909,
      SEL => U3_spriteonM2_cmp_le0000_CYSELG_12900,
      O => U3_spriteonM2_cmp_le0000_CYMUXG2_12910
    );
  U3_spriteonM2_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(9),
      O => U3_spriteonM2_cmp_le0000_CY0G_12908
    );
  U3_spriteonM2_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(9),
      O => U3_spriteonM2_cmp_le0000_CYSELG_12900
    );
  x7_clkdiv_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      O => x7_clkdiv_0_LOGIC_ZERO_12944
    );
  x7_clkdiv_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      O => x7_clkdiv_0_LOGIC_ONE_12968
    );
  x7_clkdiv_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_XORF_12969,
      O => x7_clkdiv_0_DXMUX_12971
    );
  x7_clkdiv_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      I0 => x7_clkdiv_0_CYINIT_12967,
      I1 => x7_Mcount_clkdiv_lut(0),
      O => x7_clkdiv_0_XORF_12969
    );
  x7_clkdiv_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      IA => x7_clkdiv_0_LOGIC_ONE_12968,
      IB => x7_clkdiv_0_CYINIT_12967,
      SEL => x7_clkdiv_0_CYSELF_12958,
      O => x7_Mcount_clkdiv_cy_0_Q
    );
  x7_clkdiv_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_BXINV_12956,
      O => x7_clkdiv_0_CYINIT_12967
    );
  x7_clkdiv_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_lut(0),
      O => x7_clkdiv_0_CYSELF_12958
    );
  x7_clkdiv_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => x7_clkdiv_0_BXINV_12956
    );
  x7_clkdiv_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_XORG_12947,
      O => x7_clkdiv_0_DYMUX_12949
    );
  x7_clkdiv_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_0_Q,
      I1 => x7_clkdiv_0_G,
      O => x7_clkdiv_0_XORG_12947
    );
  x7_clkdiv_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_CYMUXG_12946,
      O => x7_Mcount_clkdiv_cy_1_Q
    );
  x7_clkdiv_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      IA => x7_clkdiv_0_LOGIC_ZERO_12944,
      IB => x7_Mcount_clkdiv_cy_0_Q,
      SEL => x7_clkdiv_0_CYSELG_12935,
      O => x7_clkdiv_0_CYMUXG_12946
    );
  x7_clkdiv_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_G,
      O => x7_clkdiv_0_CYSELG_12935
    );
  x7_clkdiv_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_0_SRINV_12933
    );
  x7_clkdiv_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_0_CLKINV_12932
    );
  x7_clkdiv_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      O => x7_clkdiv_2_LOGIC_ZERO_12998
    );
  x7_clkdiv_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_XORF_13025,
      O => x7_clkdiv_2_DXMUX_13027
    );
  x7_clkdiv_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      I0 => x7_clkdiv_2_CYINIT_13024,
      I1 => x7_clkdiv_2_F,
      O => x7_clkdiv_2_XORF_13025
    );
  x7_clkdiv_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => x7_clkdiv_2_LOGIC_ZERO_12998,
      IB => x7_clkdiv_2_CYINIT_13024,
      SEL => x7_clkdiv_2_CYSELF_13004,
      O => x7_Mcount_clkdiv_cy_2_Q
    );
  x7_clkdiv_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => x7_clkdiv_2_LOGIC_ZERO_12998,
      IB => x7_clkdiv_2_LOGIC_ZERO_12998,
      SEL => x7_clkdiv_2_CYSELF_13004,
      O => x7_clkdiv_2_CYMUXF2_12999
    );
  x7_clkdiv_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_1_Q,
      O => x7_clkdiv_2_CYINIT_13024
    );
  x7_clkdiv_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_F,
      O => x7_clkdiv_2_CYSELF_13004
    );
  x7_clkdiv_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_XORG_13006,
      O => x7_clkdiv_2_DYMUX_13008
    );
  x7_clkdiv_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_2_Q,
      I1 => x7_clkdiv_2_G,
      O => x7_clkdiv_2_XORG_13006
    );
  x7_clkdiv_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_CYMUXFAST_13003,
      O => x7_Mcount_clkdiv_cy_3_Q
    );
  x7_clkdiv_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_1_Q,
      O => x7_clkdiv_2_FASTCARRY_13001
    );
  x7_clkdiv_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      I0 => x7_clkdiv_2_CYSELG_12989,
      I1 => x7_clkdiv_2_CYSELF_13004,
      O => x7_clkdiv_2_CYAND_13002
    );
  x7_clkdiv_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => x7_clkdiv_2_CYMUXG2_13000,
      IB => x7_clkdiv_2_FASTCARRY_13001,
      SEL => x7_clkdiv_2_CYAND_13002,
      O => x7_clkdiv_2_CYMUXFAST_13003
    );
  x7_clkdiv_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => x7_clkdiv_2_LOGIC_ZERO_12998,
      IB => x7_clkdiv_2_CYMUXF2_12999,
      SEL => x7_clkdiv_2_CYSELG_12989,
      O => x7_clkdiv_2_CYMUXG2_13000
    );
  x7_clkdiv_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_G,
      O => x7_clkdiv_2_CYSELG_12989
    );
  x7_clkdiv_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_2_SRINV_12987
    );
  x7_clkdiv_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_2_CLKINV_12986
    );
  x7_clkdiv_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      O => x7_clkdiv_4_LOGIC_ZERO_13054
    );
  x7_clkdiv_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_XORF_13081,
      O => x7_clkdiv_4_DXMUX_13083
    );
  x7_clkdiv_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      I0 => x7_clkdiv_4_CYINIT_13080,
      I1 => x7_clkdiv_4_F,
      O => x7_clkdiv_4_XORF_13081
    );
  x7_clkdiv_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => x7_clkdiv_4_LOGIC_ZERO_13054,
      IB => x7_clkdiv_4_CYINIT_13080,
      SEL => x7_clkdiv_4_CYSELF_13060,
      O => x7_Mcount_clkdiv_cy_4_Q
    );
  x7_clkdiv_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => x7_clkdiv_4_LOGIC_ZERO_13054,
      IB => x7_clkdiv_4_LOGIC_ZERO_13054,
      SEL => x7_clkdiv_4_CYSELF_13060,
      O => x7_clkdiv_4_CYMUXF2_13055
    );
  x7_clkdiv_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_3_Q,
      O => x7_clkdiv_4_CYINIT_13080
    );
  x7_clkdiv_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_F,
      O => x7_clkdiv_4_CYSELF_13060
    );
  x7_clkdiv_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_XORG_13062,
      O => x7_clkdiv_4_DYMUX_13064
    );
  x7_clkdiv_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_4_Q,
      I1 => x7_clkdiv_4_G,
      O => x7_clkdiv_4_XORG_13062
    );
  x7_clkdiv_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_CYMUXFAST_13059,
      O => x7_Mcount_clkdiv_cy_5_Q
    );
  x7_clkdiv_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_3_Q,
      O => x7_clkdiv_4_FASTCARRY_13057
    );
  x7_clkdiv_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      I0 => x7_clkdiv_4_CYSELG_13045,
      I1 => x7_clkdiv_4_CYSELF_13060,
      O => x7_clkdiv_4_CYAND_13058
    );
  x7_clkdiv_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => x7_clkdiv_4_CYMUXG2_13056,
      IB => x7_clkdiv_4_FASTCARRY_13057,
      SEL => x7_clkdiv_4_CYAND_13058,
      O => x7_clkdiv_4_CYMUXFAST_13059
    );
  x7_clkdiv_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => x7_clkdiv_4_LOGIC_ZERO_13054,
      IB => x7_clkdiv_4_CYMUXF2_13055,
      SEL => x7_clkdiv_4_CYSELG_13045,
      O => x7_clkdiv_4_CYMUXG2_13056
    );
  x7_clkdiv_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_G,
      O => x7_clkdiv_4_CYSELG_13045
    );
  x7_clkdiv_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_4_SRINV_13043
    );
  x7_clkdiv_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_4_CLKINV_13042
    );
  x7_clkdiv_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      O => x7_clkdiv_6_LOGIC_ZERO_13110
    );
  x7_clkdiv_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_XORF_13137,
      O => x7_clkdiv_6_DXMUX_13139
    );
  x7_clkdiv_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      I0 => x7_clkdiv_6_CYINIT_13136,
      I1 => x7_clkdiv_6_F,
      O => x7_clkdiv_6_XORF_13137
    );
  x7_clkdiv_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => x7_clkdiv_6_LOGIC_ZERO_13110,
      IB => x7_clkdiv_6_CYINIT_13136,
      SEL => x7_clkdiv_6_CYSELF_13116,
      O => x7_Mcount_clkdiv_cy_6_Q
    );
  x7_clkdiv_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => x7_clkdiv_6_LOGIC_ZERO_13110,
      IB => x7_clkdiv_6_LOGIC_ZERO_13110,
      SEL => x7_clkdiv_6_CYSELF_13116,
      O => x7_clkdiv_6_CYMUXF2_13111
    );
  x7_clkdiv_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_5_Q,
      O => x7_clkdiv_6_CYINIT_13136
    );
  x7_clkdiv_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_F,
      O => x7_clkdiv_6_CYSELF_13116
    );
  x7_clkdiv_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_XORG_13118,
      O => x7_clkdiv_6_DYMUX_13120
    );
  x7_clkdiv_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_6_Q,
      I1 => x7_clkdiv_6_G,
      O => x7_clkdiv_6_XORG_13118
    );
  x7_clkdiv_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_CYMUXFAST_13115,
      O => x7_Mcount_clkdiv_cy_7_Q
    );
  x7_clkdiv_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_5_Q,
      O => x7_clkdiv_6_FASTCARRY_13113
    );
  x7_clkdiv_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      I0 => x7_clkdiv_6_CYSELG_13101,
      I1 => x7_clkdiv_6_CYSELF_13116,
      O => x7_clkdiv_6_CYAND_13114
    );
  x7_clkdiv_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => x7_clkdiv_6_CYMUXG2_13112,
      IB => x7_clkdiv_6_FASTCARRY_13113,
      SEL => x7_clkdiv_6_CYAND_13114,
      O => x7_clkdiv_6_CYMUXFAST_13115
    );
  x7_clkdiv_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => x7_clkdiv_6_LOGIC_ZERO_13110,
      IB => x7_clkdiv_6_CYMUXF2_13111,
      SEL => x7_clkdiv_6_CYSELG_13101,
      O => x7_clkdiv_6_CYMUXG2_13112
    );
  x7_clkdiv_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_G,
      O => x7_clkdiv_6_CYSELG_13101
    );
  x7_clkdiv_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_6_SRINV_13099
    );
  x7_clkdiv_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_6_CLKINV_13098
    );
  x7_clkdiv_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      O => x7_clkdiv_8_LOGIC_ZERO_13166
    );
  x7_clkdiv_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_XORF_13193,
      O => x7_clkdiv_8_DXMUX_13195
    );
  x7_clkdiv_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      I0 => x7_clkdiv_8_CYINIT_13192,
      I1 => x7_clkdiv_8_F,
      O => x7_clkdiv_8_XORF_13193
    );
  x7_clkdiv_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      IA => x7_clkdiv_8_LOGIC_ZERO_13166,
      IB => x7_clkdiv_8_CYINIT_13192,
      SEL => x7_clkdiv_8_CYSELF_13172,
      O => x7_Mcount_clkdiv_cy_8_Q
    );
  x7_clkdiv_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      IA => x7_clkdiv_8_LOGIC_ZERO_13166,
      IB => x7_clkdiv_8_LOGIC_ZERO_13166,
      SEL => x7_clkdiv_8_CYSELF_13172,
      O => x7_clkdiv_8_CYMUXF2_13167
    );
  x7_clkdiv_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_7_Q,
      O => x7_clkdiv_8_CYINIT_13192
    );
  x7_clkdiv_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_F,
      O => x7_clkdiv_8_CYSELF_13172
    );
  x7_clkdiv_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_XORG_13174,
      O => x7_clkdiv_8_DYMUX_13176
    );
  x7_clkdiv_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_8_Q,
      I1 => x7_clkdiv_8_G,
      O => x7_clkdiv_8_XORG_13174
    );
  x7_clkdiv_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_CYMUXFAST_13171,
      O => x7_Mcount_clkdiv_cy_9_Q
    );
  x7_clkdiv_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_7_Q,
      O => x7_clkdiv_8_FASTCARRY_13169
    );
  x7_clkdiv_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      I0 => x7_clkdiv_8_CYSELG_13157,
      I1 => x7_clkdiv_8_CYSELF_13172,
      O => x7_clkdiv_8_CYAND_13170
    );
  x7_clkdiv_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      IA => x7_clkdiv_8_CYMUXG2_13168,
      IB => x7_clkdiv_8_FASTCARRY_13169,
      SEL => x7_clkdiv_8_CYAND_13170,
      O => x7_clkdiv_8_CYMUXFAST_13171
    );
  x7_clkdiv_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      IA => x7_clkdiv_8_LOGIC_ZERO_13166,
      IB => x7_clkdiv_8_CYMUXF2_13167,
      SEL => x7_clkdiv_8_CYSELG_13157,
      O => x7_clkdiv_8_CYMUXG2_13168
    );
  x7_clkdiv_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_G,
      O => x7_clkdiv_8_CYSELG_13157
    );
  x7_clkdiv_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_8_SRINV_13155
    );
  x7_clkdiv_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_8_CLKINV_13154
    );
  x7_clkdiv_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      O => x7_clkdiv_10_LOGIC_ZERO_13222
    );
  x7_clkdiv_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_XORF_13249,
      O => x7_clkdiv_10_DXMUX_13251
    );
  x7_clkdiv_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      I0 => x7_clkdiv_10_CYINIT_13248,
      I1 => x7_clkdiv_10_F,
      O => x7_clkdiv_10_XORF_13249
    );
  x7_clkdiv_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      IA => x7_clkdiv_10_LOGIC_ZERO_13222,
      IB => x7_clkdiv_10_CYINIT_13248,
      SEL => x7_clkdiv_10_CYSELF_13228,
      O => x7_Mcount_clkdiv_cy_10_Q
    );
  x7_clkdiv_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      IA => x7_clkdiv_10_LOGIC_ZERO_13222,
      IB => x7_clkdiv_10_LOGIC_ZERO_13222,
      SEL => x7_clkdiv_10_CYSELF_13228,
      O => x7_clkdiv_10_CYMUXF2_13223
    );
  x7_clkdiv_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_9_Q,
      O => x7_clkdiv_10_CYINIT_13248
    );
  x7_clkdiv_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_F,
      O => x7_clkdiv_10_CYSELF_13228
    );
  x7_clkdiv_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_XORG_13230,
      O => x7_clkdiv_10_DYMUX_13232
    );
  x7_clkdiv_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_10_Q,
      I1 => x7_clkdiv_10_G,
      O => x7_clkdiv_10_XORG_13230
    );
  x7_clkdiv_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_CYMUXFAST_13227,
      O => x7_Mcount_clkdiv_cy_11_Q
    );
  x7_clkdiv_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_9_Q,
      O => x7_clkdiv_10_FASTCARRY_13225
    );
  x7_clkdiv_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      I0 => x7_clkdiv_10_CYSELG_13213,
      I1 => x7_clkdiv_10_CYSELF_13228,
      O => x7_clkdiv_10_CYAND_13226
    );
  x7_clkdiv_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      IA => x7_clkdiv_10_CYMUXG2_13224,
      IB => x7_clkdiv_10_FASTCARRY_13225,
      SEL => x7_clkdiv_10_CYAND_13226,
      O => x7_clkdiv_10_CYMUXFAST_13227
    );
  x7_clkdiv_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      IA => x7_clkdiv_10_LOGIC_ZERO_13222,
      IB => x7_clkdiv_10_CYMUXF2_13223,
      SEL => x7_clkdiv_10_CYSELG_13213,
      O => x7_clkdiv_10_CYMUXG2_13224
    );
  x7_clkdiv_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_G,
      O => x7_clkdiv_10_CYSELG_13213
    );
  x7_clkdiv_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_10_SRINV_13211
    );
  x7_clkdiv_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_10_CLKINV_13210
    );
  x7_clkdiv_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y86"
    )
    port map (
      O => x7_clkdiv_12_LOGIC_ZERO_13278
    );
  x7_clkdiv_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_XORF_13305,
      O => x7_clkdiv_12_DXMUX_13307
    );
  x7_clkdiv_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y86"
    )
    port map (
      I0 => x7_clkdiv_12_CYINIT_13304,
      I1 => x7_clkdiv_12_F,
      O => x7_clkdiv_12_XORF_13305
    );
  x7_clkdiv_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y86"
    )
    port map (
      IA => x7_clkdiv_12_LOGIC_ZERO_13278,
      IB => x7_clkdiv_12_CYINIT_13304,
      SEL => x7_clkdiv_12_CYSELF_13284,
      O => x7_Mcount_clkdiv_cy_12_Q
    );
  x7_clkdiv_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y86"
    )
    port map (
      IA => x7_clkdiv_12_LOGIC_ZERO_13278,
      IB => x7_clkdiv_12_LOGIC_ZERO_13278,
      SEL => x7_clkdiv_12_CYSELF_13284,
      O => x7_clkdiv_12_CYMUXF2_13279
    );
  x7_clkdiv_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_11_Q,
      O => x7_clkdiv_12_CYINIT_13304
    );
  x7_clkdiv_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_F,
      O => x7_clkdiv_12_CYSELF_13284
    );
  x7_clkdiv_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_XORG_13286,
      O => x7_clkdiv_12_DYMUX_13288
    );
  x7_clkdiv_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y86"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_12_Q,
      I1 => x7_clkdiv_12_G,
      O => x7_clkdiv_12_XORG_13286
    );
  x7_clkdiv_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_CYMUXFAST_13283,
      O => x7_Mcount_clkdiv_cy_13_Q
    );
  x7_clkdiv_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_11_Q,
      O => x7_clkdiv_12_FASTCARRY_13281
    );
  x7_clkdiv_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y86"
    )
    port map (
      I0 => x7_clkdiv_12_CYSELG_13269,
      I1 => x7_clkdiv_12_CYSELF_13284,
      O => x7_clkdiv_12_CYAND_13282
    );
  x7_clkdiv_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y86"
    )
    port map (
      IA => x7_clkdiv_12_CYMUXG2_13280,
      IB => x7_clkdiv_12_FASTCARRY_13281,
      SEL => x7_clkdiv_12_CYAND_13282,
      O => x7_clkdiv_12_CYMUXFAST_13283
    );
  x7_clkdiv_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y86"
    )
    port map (
      IA => x7_clkdiv_12_LOGIC_ZERO_13278,
      IB => x7_clkdiv_12_CYMUXF2_13279,
      SEL => x7_clkdiv_12_CYSELG_13269,
      O => x7_clkdiv_12_CYMUXG2_13280
    );
  x7_clkdiv_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_G,
      O => x7_clkdiv_12_CYSELG_13269
    );
  x7_clkdiv_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_12_SRINV_13267
    );
  x7_clkdiv_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_12_CLKINV_13266
    );
  x7_clkdiv_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y87"
    )
    port map (
      O => x7_clkdiv_14_LOGIC_ZERO_13334
    );
  x7_clkdiv_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_XORF_13361,
      O => x7_clkdiv_14_DXMUX_13363
    );
  x7_clkdiv_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y87"
    )
    port map (
      I0 => x7_clkdiv_14_CYINIT_13360,
      I1 => x7_clkdiv_14_F,
      O => x7_clkdiv_14_XORF_13361
    );
  x7_clkdiv_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y87"
    )
    port map (
      IA => x7_clkdiv_14_LOGIC_ZERO_13334,
      IB => x7_clkdiv_14_CYINIT_13360,
      SEL => x7_clkdiv_14_CYSELF_13340,
      O => x7_Mcount_clkdiv_cy_14_Q
    );
  x7_clkdiv_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y87"
    )
    port map (
      IA => x7_clkdiv_14_LOGIC_ZERO_13334,
      IB => x7_clkdiv_14_LOGIC_ZERO_13334,
      SEL => x7_clkdiv_14_CYSELF_13340,
      O => x7_clkdiv_14_CYMUXF2_13335
    );
  x7_clkdiv_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_13_Q,
      O => x7_clkdiv_14_CYINIT_13360
    );
  x7_clkdiv_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_F,
      O => x7_clkdiv_14_CYSELF_13340
    );
  x7_clkdiv_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_XORG_13342,
      O => x7_clkdiv_14_DYMUX_13344
    );
  x7_clkdiv_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y87"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_14_Q,
      I1 => x7_clkdiv_14_G,
      O => x7_clkdiv_14_XORG_13342
    );
  x7_clkdiv_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_CYMUXFAST_13339,
      O => x7_Mcount_clkdiv_cy_15_Q
    );
  x7_clkdiv_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_13_Q,
      O => x7_clkdiv_14_FASTCARRY_13337
    );
  x7_clkdiv_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y87"
    )
    port map (
      I0 => x7_clkdiv_14_CYSELG_13325,
      I1 => x7_clkdiv_14_CYSELF_13340,
      O => x7_clkdiv_14_CYAND_13338
    );
  x7_clkdiv_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y87"
    )
    port map (
      IA => x7_clkdiv_14_CYMUXG2_13336,
      IB => x7_clkdiv_14_FASTCARRY_13337,
      SEL => x7_clkdiv_14_CYAND_13338,
      O => x7_clkdiv_14_CYMUXFAST_13339
    );
  x7_clkdiv_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y87"
    )
    port map (
      IA => x7_clkdiv_14_LOGIC_ZERO_13334,
      IB => x7_clkdiv_14_CYMUXF2_13335,
      SEL => x7_clkdiv_14_CYSELG_13325,
      O => x7_clkdiv_14_CYMUXG2_13336
    );
  x7_clkdiv_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_G,
      O => x7_clkdiv_14_CYSELG_13325
    );
  x7_clkdiv_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_14_SRINV_13323
    );
  x7_clkdiv_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_14_CLKINV_13322
    );
  x7_clkdiv_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y88"
    )
    port map (
      O => x7_clkdiv_16_LOGIC_ZERO_13390
    );
  x7_clkdiv_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_XORF_13417,
      O => x7_clkdiv_16_DXMUX_13419
    );
  x7_clkdiv_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y88"
    )
    port map (
      I0 => x7_clkdiv_16_CYINIT_13416,
      I1 => x7_clkdiv_16_F,
      O => x7_clkdiv_16_XORF_13417
    );
  x7_clkdiv_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y88"
    )
    port map (
      IA => x7_clkdiv_16_LOGIC_ZERO_13390,
      IB => x7_clkdiv_16_CYINIT_13416,
      SEL => x7_clkdiv_16_CYSELF_13396,
      O => x7_Mcount_clkdiv_cy_16_Q
    );
  x7_clkdiv_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y88"
    )
    port map (
      IA => x7_clkdiv_16_LOGIC_ZERO_13390,
      IB => x7_clkdiv_16_LOGIC_ZERO_13390,
      SEL => x7_clkdiv_16_CYSELF_13396,
      O => x7_clkdiv_16_CYMUXF2_13391
    );
  x7_clkdiv_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_15_Q,
      O => x7_clkdiv_16_CYINIT_13416
    );
  x7_clkdiv_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_F,
      O => x7_clkdiv_16_CYSELF_13396
    );
  x7_clkdiv_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_XORG_13398,
      O => x7_clkdiv_16_DYMUX_13400
    );
  x7_clkdiv_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y88"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_16_Q,
      I1 => x7_clkdiv_16_G,
      O => x7_clkdiv_16_XORG_13398
    );
  x7_clkdiv_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_15_Q,
      O => x7_clkdiv_16_FASTCARRY_13393
    );
  x7_clkdiv_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y88"
    )
    port map (
      I0 => x7_clkdiv_16_CYSELG_13381,
      I1 => x7_clkdiv_16_CYSELF_13396,
      O => x7_clkdiv_16_CYAND_13394
    );
  x7_clkdiv_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y88"
    )
    port map (
      IA => x7_clkdiv_16_CYMUXG2_13392,
      IB => x7_clkdiv_16_FASTCARRY_13393,
      SEL => x7_clkdiv_16_CYAND_13394,
      O => x7_clkdiv_16_CYMUXFAST_13395
    );
  x7_clkdiv_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y88"
    )
    port map (
      IA => x7_clkdiv_16_LOGIC_ZERO_13390,
      IB => x7_clkdiv_16_CYMUXF2_13391,
      SEL => x7_clkdiv_16_CYSELG_13381,
      O => x7_clkdiv_16_CYMUXG2_13392
    );
  x7_clkdiv_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_G,
      O => x7_clkdiv_16_CYSELG_13381
    );
  x7_clkdiv_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_16_SRINV_13379
    );
  x7_clkdiv_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_16_CLKINV_13378
    );
  x7_clkdiv_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y89"
    )
    port map (
      O => x7_clkdiv_18_LOGIC_ZERO_13465
    );
  x7_clkdiv_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_XORF_13466,
      O => x7_clkdiv_18_DXMUX_13468
    );
  x7_clkdiv_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y89"
    )
    port map (
      I0 => x7_clkdiv_18_CYINIT_13464,
      I1 => x7_clkdiv_18_F,
      O => x7_clkdiv_18_XORF_13466
    );
  x7_clkdiv_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y89"
    )
    port map (
      IA => x7_clkdiv_18_LOGIC_ZERO_13465,
      IB => x7_clkdiv_18_CYINIT_13464,
      SEL => x7_clkdiv_18_CYSELF_13455,
      O => x7_Mcount_clkdiv_cy_18_Q
    );
  x7_clkdiv_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_CYMUXFAST_13395,
      O => x7_clkdiv_18_CYINIT_13464
    );
  x7_clkdiv_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_F,
      O => x7_clkdiv_18_CYSELF_13455
    );
  x7_clkdiv_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_XORG_13445,
      O => x7_clkdiv_18_DYMUX_13447
    );
  x7_clkdiv_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y89"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_18_Q,
      I1 => x7_clkdiv_19_rt_13442,
      O => x7_clkdiv_18_XORG_13445
    );
  x7_clkdiv_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => x7_clkdiv_18_SRINV_13434
    );
  x7_clkdiv_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_18_CLKINV_13433
    );
  U3_rom_pix2_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_0_XORF_13509,
      O => U3_rom_pix2(0)
    );
  U3_rom_pix2_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      I0 => U3_rom_pix2_0_CYINIT_13508,
      I1 => U3_Msub_rom_pix2_Madd_lut(0),
      O => U3_rom_pix2_0_XORF_13509
    );
  U3_rom_pix2_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      IA => U3_rom_pix2_0_CY0F_13507,
      IB => U3_rom_pix2_0_CYINIT_13508,
      SEL => U3_rom_pix2_0_CYSELF_13499,
      O => U3_Msub_rom_pix2_Madd_cy(0)
    );
  U3_rom_pix2_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_0_BXINV_13497,
      O => U3_rom_pix2_0_CYINIT_13508
    );
  U3_rom_pix2_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_rom_pix2_0_CY0F_13507
    );
  U3_rom_pix2_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_lut(0),
      O => U3_rom_pix2_0_CYSELF_13499
    );
  U3_rom_pix2_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_rom_pix2_0_BXINV_13497
    );
  U3_rom_pix2_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_0_XORG_13495,
      O => U3_rom_pix2(1)
    );
  U3_rom_pix2_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      I0 => U3_Msub_rom_pix2_Madd_cy(0),
      I1 => U3_Msub_rom_pix2_Madd_lut(1),
      O => U3_rom_pix2_0_XORG_13495
    );
  U3_rom_pix2_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_0_CYMUXG_13494,
      O => U3_Msub_rom_pix2_Madd_cy(1)
    );
  U3_rom_pix2_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y48"
    )
    port map (
      IA => U3_rom_pix2_0_CY0G_13492,
      IB => U3_Msub_rom_pix2_Madd_cy(0),
      SEL => U3_rom_pix2_0_CYSELG_13484,
      O => U3_rom_pix2_0_CYMUXG_13494
    );
  U3_rom_pix2_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_rom_pix2_0_CY0G_13492
    );
  U3_rom_pix2_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_lut(1),
      O => U3_rom_pix2_0_CYSELG_13484
    );
  U3_rom_pix2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_2_XORF_13548,
      O => U3_rom_pix2(2)
    );
  U3_rom_pix2_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      I0 => U3_rom_pix2_2_CYINIT_13547,
      I1 => U3_Msub_rom_pix2_Madd_lut(2),
      O => U3_rom_pix2_2_XORF_13548
    );
  U3_rom_pix2_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      IA => U3_rom_pix2_2_CY0F_13546,
      IB => U3_rom_pix2_2_CYINIT_13547,
      SEL => U3_rom_pix2_2_CYSELF_13534,
      O => U3_Msub_rom_pix2_Madd_cy(2)
    );
  U3_rom_pix2_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      IA => U3_rom_pix2_2_CY0F_13546,
      IB => U3_rom_pix2_2_CY0F_13546,
      SEL => U3_rom_pix2_2_CYSELF_13534,
      O => U3_rom_pix2_2_CYMUXF2_13529
    );
  U3_rom_pix2_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_cy(1),
      O => U3_rom_pix2_2_CYINIT_13547
    );
  U3_rom_pix2_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_rom_pix2_2_CY0F_13546
    );
  U3_rom_pix2_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_lut(2),
      O => U3_rom_pix2_2_CYSELF_13534
    );
  U3_rom_pix2_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_2_XORG_13536,
      O => U3_rom_pix2(3)
    );
  U3_rom_pix2_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      I0 => U3_Msub_rom_pix2_Madd_cy(2),
      I1 => U3_Msub_rom_pix2_Madd_lut(3),
      O => U3_rom_pix2_2_XORG_13536
    );
  U3_rom_pix2_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_cy(1),
      O => U3_rom_pix2_2_FASTCARRY_13531
    );
  U3_rom_pix2_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      I0 => U3_rom_pix2_2_CYSELG_13520,
      I1 => U3_rom_pix2_2_CYSELF_13534,
      O => U3_rom_pix2_2_CYAND_13532
    );
  U3_rom_pix2_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      IA => U3_rom_pix2_2_CYMUXG2_13530,
      IB => U3_rom_pix2_2_FASTCARRY_13531,
      SEL => U3_rom_pix2_2_CYAND_13532,
      O => U3_rom_pix2_2_CYMUXFAST_13533
    );
  U3_rom_pix2_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y49"
    )
    port map (
      IA => U3_rom_pix2_2_CY0G_13528,
      IB => U3_rom_pix2_2_CYMUXF2_13529,
      SEL => U3_rom_pix2_2_CYSELG_13520,
      O => U3_rom_pix2_2_CYMUXG2_13530
    );
  U3_rom_pix2_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_rom_pix2_2_CY0G_13528
    );
  U3_rom_pix2_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_lut(3),
      O => U3_rom_pix2_2_CYSELG_13520
    );
  U3_rom_pix2_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_4_XORF_13575,
      O => U3_rom_pix2(4)
    );
  U3_rom_pix2_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y50"
    )
    port map (
      I0 => U3_rom_pix2_4_CYINIT_13574,
      I1 => U3_Msub_rom_pix2_Madd_lut(4),
      O => U3_rom_pix2_4_XORF_13575
    );
  U3_rom_pix2_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_2_CYMUXFAST_13533,
      O => U3_rom_pix2_4_CYINIT_13574
    );
  U3_rom_pix2_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_add0004(4),
      O => U3_spriteon2f_add0004_4_0
    );
  U3_RM2_share0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_0_XORF_13611,
      O => U3_RM2_share0000(0)
    );
  U3_RM2_share0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      I0 => U3_RM2_share0000_0_CYINIT_13610,
      I1 => U3_Maddsub_RM2_share0000_lut(0),
      O => U3_RM2_share0000_0_XORF_13611
    );
  U3_RM2_share0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      IA => U3_RM2_share0000_0_CY0F_13609,
      IB => U3_RM2_share0000_0_CYINIT_13610,
      SEL => U3_RM2_share0000_0_CYSELF_13602,
      O => U3_Maddsub_RM2_share0000_cy_0_Q
    );
  U3_RM2_share0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise2_9197,
      O => U3_RM2_share0000_0_CYINIT_13610
    );
  U3_RM2_share0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(0),
      O => U3_RM2_share0000_0_CY0F_13609
    );
  U3_RM2_share0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(0),
      O => U3_RM2_share0000_0_CYSELF_13602
    );
  U3_RM2_share0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_0_XORG_13598,
      O => U3_RM2_share0000(1)
    );
  U3_RM2_share0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_0_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(1),
      O => U3_RM2_share0000_0_XORG_13598
    );
  U3_RM2_share0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_0_CYMUXG_13597,
      O => U3_Maddsub_RM2_share0000_cy_1_Q
    );
  U3_RM2_share0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y58"
    )
    port map (
      IA => U3_RM2_share0000_0_CY0G_13595,
      IB => U3_Maddsub_RM2_share0000_cy_0_Q,
      SEL => U3_RM2_share0000_0_CYSELG_13588,
      O => U3_RM2_share0000_0_CYMUXG_13597
    );
  U3_RM2_share0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(1),
      O => U3_RM2_share0000_0_CY0G_13595
    );
  U3_RM2_share0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(1),
      O => U3_RM2_share0000_0_CYSELG_13588
    );
  U3_RM2_share0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_2_XORF_13650,
      O => U3_RM2_share0000(2)
    );
  U3_RM2_share0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      I0 => U3_RM2_share0000_2_CYINIT_13649,
      I1 => U3_Maddsub_RM2_share0000_lut(2),
      O => U3_RM2_share0000_2_XORF_13650
    );
  U3_RM2_share0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      IA => U3_RM2_share0000_2_CY0F_13648,
      IB => U3_RM2_share0000_2_CYINIT_13649,
      SEL => U3_RM2_share0000_2_CYSELF_13637,
      O => U3_Maddsub_RM2_share0000_cy_2_Q
    );
  U3_RM2_share0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      IA => U3_RM2_share0000_2_CY0F_13648,
      IB => U3_RM2_share0000_2_CY0F_13648,
      SEL => U3_RM2_share0000_2_CYSELF_13637,
      O => U3_RM2_share0000_2_CYMUXF2_13632
    );
  U3_RM2_share0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_1_Q,
      O => U3_RM2_share0000_2_CYINIT_13649
    );
  U3_RM2_share0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(2),
      O => U3_RM2_share0000_2_CY0F_13648
    );
  U3_RM2_share0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(2),
      O => U3_RM2_share0000_2_CYSELF_13637
    );
  U3_RM2_share0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_2_XORG_13639,
      O => U3_RM2_share0000(3)
    );
  U3_RM2_share0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_2_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(3),
      O => U3_RM2_share0000_2_XORG_13639
    );
  U3_RM2_share0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_2_CYMUXFAST_13636,
      O => U3_Maddsub_RM2_share0000_cy_3_Q
    );
  U3_RM2_share0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_1_Q,
      O => U3_RM2_share0000_2_FASTCARRY_13634
    );
  U3_RM2_share0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      I0 => U3_RM2_share0000_2_CYSELG_13624,
      I1 => U3_RM2_share0000_2_CYSELF_13637,
      O => U3_RM2_share0000_2_CYAND_13635
    );
  U3_RM2_share0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      IA => U3_RM2_share0000_2_CYMUXG2_13633,
      IB => U3_RM2_share0000_2_FASTCARRY_13634,
      SEL => U3_RM2_share0000_2_CYAND_13635,
      O => U3_RM2_share0000_2_CYMUXFAST_13636
    );
  U3_RM2_share0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y59"
    )
    port map (
      IA => U3_RM2_share0000_2_CY0G_13631,
      IB => U3_RM2_share0000_2_CYMUXF2_13632,
      SEL => U3_RM2_share0000_2_CYSELG_13624,
      O => U3_RM2_share0000_2_CYMUXG2_13633
    );
  U3_RM2_share0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(3),
      O => U3_RM2_share0000_2_CY0G_13631
    );
  U3_RM2_share0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(3),
      O => U3_RM2_share0000_2_CYSELG_13624
    );
  U3_RM2_share0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_4_XORF_13689,
      O => U3_RM2_share0000(4)
    );
  U3_RM2_share0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      I0 => U3_RM2_share0000_4_CYINIT_13688,
      I1 => U3_Maddsub_RM2_share0000_lut(4),
      O => U3_RM2_share0000_4_XORF_13689
    );
  U3_RM2_share0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      IA => U3_RM2_share0000_4_CY0F_13687,
      IB => U3_RM2_share0000_4_CYINIT_13688,
      SEL => U3_RM2_share0000_4_CYSELF_13676,
      O => U3_Maddsub_RM2_share0000_cy_4_Q
    );
  U3_RM2_share0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      IA => U3_RM2_share0000_4_CY0F_13687,
      IB => U3_RM2_share0000_4_CY0F_13687,
      SEL => U3_RM2_share0000_4_CYSELF_13676,
      O => U3_RM2_share0000_4_CYMUXF2_13671
    );
  U3_RM2_share0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_3_Q,
      O => U3_RM2_share0000_4_CYINIT_13688
    );
  U3_RM2_share0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(4),
      O => U3_RM2_share0000_4_CY0F_13687
    );
  U3_RM2_share0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(4),
      O => U3_RM2_share0000_4_CYSELF_13676
    );
  U3_RM2_share0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_4_XORG_13678,
      O => U3_RM2_share0000(5)
    );
  U3_RM2_share0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_4_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(5),
      O => U3_RM2_share0000_4_XORG_13678
    );
  U3_RM2_share0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_4_CYMUXFAST_13675,
      O => U3_Maddsub_RM2_share0000_cy_5_Q
    );
  U3_RM2_share0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_3_Q,
      O => U3_RM2_share0000_4_FASTCARRY_13673
    );
  U3_RM2_share0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      I0 => U3_RM2_share0000_4_CYSELG_13662,
      I1 => U3_RM2_share0000_4_CYSELF_13676,
      O => U3_RM2_share0000_4_CYAND_13674
    );
  U3_RM2_share0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      IA => U3_RM2_share0000_4_CYMUXG2_13672,
      IB => U3_RM2_share0000_4_FASTCARRY_13673,
      SEL => U3_RM2_share0000_4_CYAND_13674,
      O => U3_RM2_share0000_4_CYMUXFAST_13675
    );
  U3_RM2_share0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y60"
    )
    port map (
      IA => U3_RM2_share0000_4_CY0G_13670,
      IB => U3_RM2_share0000_4_CYMUXF2_13671,
      SEL => U3_RM2_share0000_4_CYSELG_13662,
      O => U3_RM2_share0000_4_CYMUXG2_13672
    );
  U3_RM2_share0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(5),
      O => U3_RM2_share0000_4_CY0G_13670
    );
  U3_RM2_share0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(5),
      O => U3_RM2_share0000_4_CYSELG_13662
    );
  U3_RM2_share0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_6_XORF_13728,
      O => U3_RM2_share0000(6)
    );
  U3_RM2_share0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      I0 => U3_RM2_share0000_6_CYINIT_13727,
      I1 => U3_Maddsub_RM2_share0000_lut(6),
      O => U3_RM2_share0000_6_XORF_13728
    );
  U3_RM2_share0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      IA => U3_RM2_share0000_6_CY0F_13726,
      IB => U3_RM2_share0000_6_CYINIT_13727,
      SEL => U3_RM2_share0000_6_CYSELF_13714,
      O => U3_Maddsub_RM2_share0000_cy_6_Q
    );
  U3_RM2_share0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      IA => U3_RM2_share0000_6_CY0F_13726,
      IB => U3_RM2_share0000_6_CY0F_13726,
      SEL => U3_RM2_share0000_6_CYSELF_13714,
      O => U3_RM2_share0000_6_CYMUXF2_13709
    );
  U3_RM2_share0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_5_Q,
      O => U3_RM2_share0000_6_CYINIT_13727
    );
  U3_RM2_share0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(6),
      O => U3_RM2_share0000_6_CY0F_13726
    );
  U3_RM2_share0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(6),
      O => U3_RM2_share0000_6_CYSELF_13714
    );
  U3_RM2_share0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_6_XORG_13716,
      O => U3_RM2_share0000(7)
    );
  U3_RM2_share0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_6_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(7),
      O => U3_RM2_share0000_6_XORG_13716
    );
  U3_RM2_share0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_5_Q,
      O => U3_RM2_share0000_6_FASTCARRY_13711
    );
  U3_RM2_share0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      I0 => U3_RM2_share0000_6_CYSELG_13700,
      I1 => U3_RM2_share0000_6_CYSELF_13714,
      O => U3_RM2_share0000_6_CYAND_13712
    );
  U3_RM2_share0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      IA => U3_RM2_share0000_6_CYMUXG2_13710,
      IB => U3_RM2_share0000_6_FASTCARRY_13711,
      SEL => U3_RM2_share0000_6_CYAND_13712,
      O => U3_RM2_share0000_6_CYMUXFAST_13713
    );
  U3_RM2_share0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y61"
    )
    port map (
      IA => U3_RM2_share0000_6_CY0G_13708,
      IB => U3_RM2_share0000_6_CYMUXF2_13709,
      SEL => U3_RM2_share0000_6_CYSELG_13700,
      O => U3_RM2_share0000_6_CYMUXG2_13710
    );
  U3_RM2_share0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(7),
      O => U3_RM2_share0000_6_CY0G_13708
    );
  U3_RM2_share0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(7),
      O => U3_RM2_share0000_6_CYSELG_13700
    );
  U3_RM2_share0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_8_XORF_13759,
      O => U3_RM2_share0000(8)
    );
  U3_RM2_share0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      I0 => U3_RM2_share0000_8_CYINIT_13758,
      I1 => U3_Maddsub_RM2_share0000_lut(8),
      O => U3_RM2_share0000_8_XORF_13759
    );
  U3_RM2_share0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      IA => U3_RM2_share0000_8_CY0F_13757,
      IB => U3_RM2_share0000_8_CYINIT_13758,
      SEL => U3_RM2_share0000_8_CYSELF_13749,
      O => U3_Maddsub_RM2_share0000_cy_8_Q
    );
  U3_RM2_share0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_6_CYMUXFAST_13713,
      O => U3_RM2_share0000_8_CYINIT_13758
    );
  U3_RM2_share0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(8),
      O => U3_RM2_share0000_8_CY0F_13757
    );
  U3_RM2_share0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(8),
      O => U3_RM2_share0000_8_CYSELF_13749
    );
  U3_RM2_share0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_8_XORG_13746,
      O => U3_RM2_share0000(9)
    );
  U3_RM2_share0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y62"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_8_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(9),
      O => U3_RM2_share0000_8_XORG_13746
    );
  U1_q_01_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y18"
    )
    port map (
      O => U1_q_01_LOGIC_ZERO_13781
    );
  U1_q_01_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X25Y18"
    )
    port map (
      O => U1_q_01_LOGIC_ONE_13805
    );
  U1_q_01_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORF_13806,
      O => U1_q_01_DXMUX_13808
    );
  U1_q_01_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y18"
    )
    port map (
      I0 => U1_q_01_CYINIT_13804,
      I1 => U1_Mcount_q_lut(0),
      O => U1_q_01_XORF_13806
    );
  U1_q_01_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y18"
    )
    port map (
      IA => U1_q_01_LOGIC_ONE_13805,
      IB => U1_q_01_CYINIT_13804,
      SEL => U1_q_01_CYSELF_13795,
      O => U1_Mcount_q_cy_0_Q
    );
  U1_q_01_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_BXINV_13793,
      O => U1_q_01_CYINIT_13804
    );
  U1_q_01_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_lut(0),
      O => U1_q_01_CYSELF_13795
    );
  U1_q_01_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U1_q_01_BXINV_13793
    );
  U1_q_01_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORG_13784,
      O => U1_q_01_DYMUX_13786
    );
  U1_q_01_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y18"
    )
    port map (
      I0 => U1_Mcount_q_cy_0_Q,
      I1 => U1_q_01_G,
      O => U1_q_01_XORG_13784
    );
  U1_q_01_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_CYMUXG_13783,
      O => U1_Mcount_q_cy_1_Q
    );
  U1_q_01_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y18"
    )
    port map (
      IA => U1_q_01_LOGIC_ZERO_13781,
      IB => U1_Mcount_q_cy_0_Q,
      SEL => U1_q_01_CYSELG_13772,
      O => U1_q_01_CYMUXG_13783
    );
  U1_q_01_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_G,
      O => U1_q_01_CYSELG_13772
    );
  U1_q_01_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U1_q_01_SRINV_13770
    );
  U1_q_01_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_01_CLKINV_13769
    );
  U1_q_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y19"
    )
    port map (
      O => U1_q_2_LOGIC_ZERO_13835
    );
  U1_q_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORF_13862,
      O => U1_q_2_DXMUX_13864
    );
  U1_q_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y19"
    )
    port map (
      I0 => U1_q_2_CYINIT_13861,
      I1 => U1_q_2_F,
      O => U1_q_2_XORF_13862
    );
  U1_q_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y19"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_13835,
      IB => U1_q_2_CYINIT_13861,
      SEL => U1_q_2_CYSELF_13841,
      O => U1_Mcount_q_cy_2_Q
    );
  U1_q_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y19"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_13835,
      IB => U1_q_2_LOGIC_ZERO_13835,
      SEL => U1_q_2_CYSELF_13841,
      O => U1_q_2_CYMUXF2_13836
    );
  U1_q_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_CYINIT_13861
    );
  U1_q_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_F,
      O => U1_q_2_CYSELF_13841
    );
  U1_q_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORG_13843,
      O => U1_q_2_DYMUX_13845
    );
  U1_q_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y19"
    )
    port map (
      I0 => U1_Mcount_q_cy_2_Q,
      I1 => U1_q_2_G,
      O => U1_q_2_XORG_13843
    );
  U1_q_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_CYMUXFAST_13840,
      O => U1_Mcount_q_cy_3_Q
    );
  U1_q_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_FASTCARRY_13838
    );
  U1_q_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y19"
    )
    port map (
      I0 => U1_q_2_CYSELG_13826,
      I1 => U1_q_2_CYSELF_13841,
      O => U1_q_2_CYAND_13839
    );
  U1_q_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y19"
    )
    port map (
      IA => U1_q_2_CYMUXG2_13837,
      IB => U1_q_2_FASTCARRY_13838,
      SEL => U1_q_2_CYAND_13839,
      O => U1_q_2_CYMUXFAST_13840
    );
  U1_q_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y19"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_13835,
      IB => U1_q_2_CYMUXF2_13836,
      SEL => U1_q_2_CYSELG_13826,
      O => U1_q_2_CYMUXG2_13837
    );
  U1_q_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_G,
      O => U1_q_2_CYSELG_13826
    );
  U1_q_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U1_q_2_SRINV_13824
    );
  U1_q_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_2_CLKINV_13823
    );
  U1_q_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      O => U1_q_4_LOGIC_ZERO_13891
    );
  U1_q_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORF_13918,
      O => U1_q_4_DXMUX_13920
    );
  U1_q_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      I0 => U1_q_4_CYINIT_13917,
      I1 => U1_q_4_F,
      O => U1_q_4_XORF_13918
    );
  U1_q_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_13891,
      IB => U1_q_4_CYINIT_13917,
      SEL => U1_q_4_CYSELF_13897,
      O => U1_Mcount_q_cy_4_Q
    );
  U1_q_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_13891,
      IB => U1_q_4_LOGIC_ZERO_13891,
      SEL => U1_q_4_CYSELF_13897,
      O => U1_q_4_CYMUXF2_13892
    );
  U1_q_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_CYINIT_13917
    );
  U1_q_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_F,
      O => U1_q_4_CYSELF_13897
    );
  U1_q_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORG_13899,
      O => U1_q_4_DYMUX_13901
    );
  U1_q_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      I0 => U1_Mcount_q_cy_4_Q,
      I1 => U1_q_4_G,
      O => U1_q_4_XORG_13899
    );
  U1_q_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_CYMUXFAST_13896,
      O => U1_Mcount_q_cy_5_Q
    );
  U1_q_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_FASTCARRY_13894
    );
  U1_q_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      I0 => U1_q_4_CYSELG_13882,
      I1 => U1_q_4_CYSELF_13897,
      O => U1_q_4_CYAND_13895
    );
  U1_q_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      IA => U1_q_4_CYMUXG2_13893,
      IB => U1_q_4_FASTCARRY_13894,
      SEL => U1_q_4_CYAND_13895,
      O => U1_q_4_CYMUXFAST_13896
    );
  U1_q_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y20"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_13891,
      IB => U1_q_4_CYMUXF2_13892,
      SEL => U1_q_4_CYSELG_13882,
      O => U1_q_4_CYMUXG2_13893
    );
  U1_q_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_G,
      O => U1_q_4_CYSELG_13882
    );
  U1_q_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U1_q_4_SRINV_13880
    );
  U1_q_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_4_CLKINV_13879
    );
  U1_q_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y21"
    )
    port map (
      O => U1_q_6_LOGIC_ZERO_13947
    );
  U1_q_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORF_13974,
      O => U1_q_6_DXMUX_13976
    );
  U1_q_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y21"
    )
    port map (
      I0 => U1_q_6_CYINIT_13973,
      I1 => U1_q_6_F,
      O => U1_q_6_XORF_13974
    );
  U1_q_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y21"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_13947,
      IB => U1_q_6_CYINIT_13973,
      SEL => U1_q_6_CYSELF_13953,
      O => U1_Mcount_q_cy_6_Q
    );
  U1_q_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y21"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_13947,
      IB => U1_q_6_LOGIC_ZERO_13947,
      SEL => U1_q_6_CYSELF_13953,
      O => U1_q_6_CYMUXF2_13948
    );
  U1_q_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_CYINIT_13973
    );
  U1_q_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_F,
      O => U1_q_6_CYSELF_13953
    );
  U1_q_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORG_13955,
      O => U1_q_6_DYMUX_13957
    );
  U1_q_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y21"
    )
    port map (
      I0 => U1_Mcount_q_cy_6_Q,
      I1 => U1_q_6_G,
      O => U1_q_6_XORG_13955
    );
  U1_q_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_CYMUXFAST_13952,
      O => U1_Mcount_q_cy_7_Q
    );
  U1_q_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_FASTCARRY_13950
    );
  U1_q_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y21"
    )
    port map (
      I0 => U1_q_6_CYSELG_13938,
      I1 => U1_q_6_CYSELF_13953,
      O => U1_q_6_CYAND_13951
    );
  U1_q_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y21"
    )
    port map (
      IA => U1_q_6_CYMUXG2_13949,
      IB => U1_q_6_FASTCARRY_13950,
      SEL => U1_q_6_CYAND_13951,
      O => U1_q_6_CYMUXFAST_13952
    );
  U1_q_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y21"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_13947,
      IB => U1_q_6_CYMUXF2_13948,
      SEL => U1_q_6_CYSELG_13938,
      O => U1_q_6_CYMUXG2_13949
    );
  U1_q_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_G,
      O => U1_q_6_CYSELG_13938
    );
  U1_q_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U1_q_6_SRINV_13936
    );
  U1_q_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_6_CLKINV_13935
    );
  U1_q_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y22"
    )
    port map (
      O => U1_q_8_LOGIC_ZERO_14003
    );
  U1_q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORF_14030,
      O => U1_q_8_DXMUX_14032
    );
  U1_q_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y22"
    )
    port map (
      I0 => U1_q_8_CYINIT_14029,
      I1 => U1_q_8_F,
      O => U1_q_8_XORF_14030
    );
  U1_q_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y22"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_14003,
      IB => U1_q_8_CYINIT_14029,
      SEL => U1_q_8_CYSELF_14009,
      O => U1_Mcount_q_cy_8_Q
    );
  U1_q_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y22"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_14003,
      IB => U1_q_8_LOGIC_ZERO_14003,
      SEL => U1_q_8_CYSELF_14009,
      O => U1_q_8_CYMUXF2_14004
    );
  U1_q_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_CYINIT_14029
    );
  U1_q_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_F,
      O => U1_q_8_CYSELF_14009
    );
  U1_q_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORG_14011,
      O => U1_q_8_DYMUX_14013
    );
  U1_q_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y22"
    )
    port map (
      I0 => U1_Mcount_q_cy_8_Q,
      I1 => U1_q_8_G,
      O => U1_q_8_XORG_14011
    );
  U1_q_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_CYMUXFAST_14008,
      O => U1_Mcount_q_cy_9_Q
    );
  U1_q_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_FASTCARRY_14006
    );
  U1_q_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y22"
    )
    port map (
      I0 => U1_q_8_CYSELG_13994,
      I1 => U1_q_8_CYSELF_14009,
      O => U1_q_8_CYAND_14007
    );
  U1_q_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y22"
    )
    port map (
      IA => U1_q_8_CYMUXG2_14005,
      IB => U1_q_8_FASTCARRY_14006,
      SEL => U1_q_8_CYAND_14007,
      O => U1_q_8_CYMUXFAST_14008
    );
  U1_q_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y22"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_14003,
      IB => U1_q_8_CYMUXF2_14004,
      SEL => U1_q_8_CYSELG_13994,
      O => U1_q_8_CYMUXG2_14005
    );
  U1_q_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_G,
      O => U1_q_8_CYSELG_13994
    );
  U1_q_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U1_q_8_SRINV_13992
    );
  U1_q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_8_CLKINV_13991
    );
  U1_q_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y23"
    )
    port map (
      O => U1_q_10_LOGIC_ZERO_14059
    );
  U1_q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORF_14086,
      O => U1_q_10_DXMUX_14088
    );
  U1_q_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y23"
    )
    port map (
      I0 => U1_q_10_CYINIT_14085,
      I1 => U1_q_10_F,
      O => U1_q_10_XORF_14086
    );
  U1_q_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y23"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_14059,
      IB => U1_q_10_CYINIT_14085,
      SEL => U1_q_10_CYSELF_14065,
      O => U1_Mcount_q_cy_10_Q
    );
  U1_q_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y23"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_14059,
      IB => U1_q_10_LOGIC_ZERO_14059,
      SEL => U1_q_10_CYSELF_14065,
      O => U1_q_10_CYMUXF2_14060
    );
  U1_q_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_CYINIT_14085
    );
  U1_q_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_F,
      O => U1_q_10_CYSELF_14065
    );
  U1_q_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORG_14067,
      O => U1_q_10_DYMUX_14069
    );
  U1_q_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y23"
    )
    port map (
      I0 => U1_Mcount_q_cy_10_Q,
      I1 => U1_q_10_G,
      O => U1_q_10_XORG_14067
    );
  U1_q_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_CYMUXFAST_14064,
      O => U1_Mcount_q_cy_11_Q
    );
  U1_q_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_FASTCARRY_14062
    );
  U1_q_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y23"
    )
    port map (
      I0 => U1_q_10_CYSELG_14050,
      I1 => U1_q_10_CYSELF_14065,
      O => U1_q_10_CYAND_14063
    );
  U1_q_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y23"
    )
    port map (
      IA => U1_q_10_CYMUXG2_14061,
      IB => U1_q_10_FASTCARRY_14062,
      SEL => U1_q_10_CYAND_14063,
      O => U1_q_10_CYMUXFAST_14064
    );
  U1_q_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y23"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_14059,
      IB => U1_q_10_CYMUXF2_14060,
      SEL => U1_q_10_CYSELG_14050,
      O => U1_q_10_CYMUXG2_14061
    );
  U1_q_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_G,
      O => U1_q_10_CYSELG_14050
    );
  U1_q_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U1_q_10_SRINV_14048
    );
  U1_q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_10_CLKINV_14047
    );
  U1_q_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y24"
    )
    port map (
      O => U1_q_12_LOGIC_ZERO_14115
    );
  U1_q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORF_14142,
      O => U1_q_12_DXMUX_14144
    );
  U1_q_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y24"
    )
    port map (
      I0 => U1_q_12_CYINIT_14141,
      I1 => U1_q_12_F,
      O => U1_q_12_XORF_14142
    );
  U1_q_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y24"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_14115,
      IB => U1_q_12_CYINIT_14141,
      SEL => U1_q_12_CYSELF_14121,
      O => U1_Mcount_q_cy_12_Q
    );
  U1_q_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y24"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_14115,
      IB => U1_q_12_LOGIC_ZERO_14115,
      SEL => U1_q_12_CYSELF_14121,
      O => U1_q_12_CYMUXF2_14116
    );
  U1_q_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_CYINIT_14141
    );
  U1_q_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_F,
      O => U1_q_12_CYSELF_14121
    );
  U1_q_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORG_14123,
      O => U1_q_12_DYMUX_14125
    );
  U1_q_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y24"
    )
    port map (
      I0 => U1_Mcount_q_cy_12_Q,
      I1 => U1_q_12_G,
      O => U1_q_12_XORG_14123
    );
  U1_q_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_CYMUXFAST_14120,
      O => U1_Mcount_q_cy_13_Q
    );
  U1_q_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_FASTCARRY_14118
    );
  U1_q_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y24"
    )
    port map (
      I0 => U1_q_12_CYSELG_14106,
      I1 => U1_q_12_CYSELF_14121,
      O => U1_q_12_CYAND_14119
    );
  U1_q_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y24"
    )
    port map (
      IA => U1_q_12_CYMUXG2_14117,
      IB => U1_q_12_FASTCARRY_14118,
      SEL => U1_q_12_CYAND_14119,
      O => U1_q_12_CYMUXFAST_14120
    );
  U1_q_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y24"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_14115,
      IB => U1_q_12_CYMUXF2_14116,
      SEL => U1_q_12_CYSELG_14106,
      O => U1_q_12_CYMUXG2_14117
    );
  U1_q_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_G,
      O => U1_q_12_CYSELG_14106
    );
  U1_q_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U1_q_12_SRINV_14104
    );
  U1_q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_12_CLKINV_14103
    );
  U1_q_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      O => U1_q_14_LOGIC_ZERO_14171
    );
  U1_q_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORF_14198,
      O => U1_q_14_DXMUX_14200
    );
  U1_q_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      I0 => U1_q_14_CYINIT_14197,
      I1 => U1_q_14_F,
      O => U1_q_14_XORF_14198
    );
  U1_q_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_14171,
      IB => U1_q_14_CYINIT_14197,
      SEL => U1_q_14_CYSELF_14177,
      O => U1_Mcount_q_cy_14_Q
    );
  U1_q_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_14171,
      IB => U1_q_14_LOGIC_ZERO_14171,
      SEL => U1_q_14_CYSELF_14177,
      O => U1_q_14_CYMUXF2_14172
    );
  U1_q_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_CYINIT_14197
    );
  U1_q_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_F,
      O => U1_q_14_CYSELF_14177
    );
  U1_q_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORG_14179,
      O => U1_q_14_DYMUX_14181
    );
  U1_q_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      I0 => U1_Mcount_q_cy_14_Q,
      I1 => U1_q_14_G,
      O => U1_q_14_XORG_14179
    );
  U1_q_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_FASTCARRY_14174
    );
  U1_q_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      I0 => U1_q_14_CYSELG_14162,
      I1 => U1_q_14_CYSELF_14177,
      O => U1_q_14_CYAND_14175
    );
  U1_q_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      IA => U1_q_14_CYMUXG2_14173,
      IB => U1_q_14_FASTCARRY_14174,
      SEL => U1_q_14_CYAND_14175,
      O => U1_q_14_CYMUXFAST_14176
    );
  U1_q_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y25"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_14171,
      IB => U1_q_14_CYMUXF2_14172,
      SEL => U1_q_14_CYSELG_14162,
      O => U1_q_14_CYMUXG2_14173
    );
  U1_q_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_G,
      O => U1_q_14_CYSELG_14162
    );
  U1_q_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U1_q_14_SRINV_14160
    );
  U1_q_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_14_CLKINV_14159
    );
  U1_q_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y26"
    )
    port map (
      O => U1_q_16_LOGIC_ZERO_14246
    );
  U1_q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORF_14247,
      O => U1_q_16_DXMUX_14249
    );
  U1_q_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y26"
    )
    port map (
      I0 => U1_q_16_CYINIT_14245,
      I1 => U1_q_16_F,
      O => U1_q_16_XORF_14247
    );
  U1_q_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y26"
    )
    port map (
      IA => U1_q_16_LOGIC_ZERO_14246,
      IB => U1_q_16_CYINIT_14245,
      SEL => U1_q_16_CYSELF_14236,
      O => U1_Mcount_q_cy_16_Q
    );
  U1_q_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_CYMUXFAST_14176,
      O => U1_q_16_CYINIT_14245
    );
  U1_q_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_F,
      O => U1_q_16_CYSELF_14236
    );
  U1_q_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORG_14226,
      O => U1_q_16_DYMUX_14228
    );
  U1_q_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y26"
    )
    port map (
      I0 => U1_Mcount_q_cy_16_Q,
      I1 => U1_q_171_rt_14223,
      O => U1_q_16_XORG_14226
    );
  U1_q_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U1_q_16_SRINV_14215
    );
  U1_q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_16_CLKINV_14214
    );
  U3_CM1_add0000_0_LOGIC_ONE_5820 : X_ONE
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      O => U3_CM1_add0000_0_LOGIC_ONE_14272
    );
  U3_CM1_add0000_0_XUSED_5819 : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_XORF_14289,
      O => U3_CM1_add0000_1(0)
    );
  U3_CM1_add0000_0_XORF_5817 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      I0 => U3_CM1_add0000_0_CYINIT_14288,
      I1 => U3_Madd_CM1_add0000_lut_0_Q,
      O => U3_CM1_add0000_0_XORF_14289
    );
  U3_CM1_add0000_0_CYMUXF_5816 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => U3_CM1_add0000_0_LOGIC_ONE_14272,
      IB => U3_CM1_add0000_0_CYINIT_14288,
      SEL => U3_CM1_add0000_0_CYSELF_14279,
      O => U3_Madd_CM1_add0000_cy_0_Q
    );
  U3_CM1_add0000_0_CYINIT_5815 : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_BXINV_14277,
      O => U3_CM1_add0000_0_CYINIT_14288
    );
  U3_CM1_add0000_0_CYSELF_5812 : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_lut_0_Q,
      O => U3_CM1_add0000_0_CYSELF_14279
    );
  U3_CM1_add0000_0_BXINV_5811 : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_CM1_add0000_0_BXINV_14277
    );
  U3_CM1_add0000_0_YUSED_5810 : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_XORG_14275,
      O => U3_CM1_add0000_1(1)
    );
  U3_CM1_add0000_0_XORG_5808 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_0_Q,
      I1 => U3_Madd_CM1_add0000_lut_1_Q,
      O => U3_CM1_add0000_0_XORG_14275
    );
  U3_CM1_add0000_0_COUTUSED_5807 : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_CYMUXG_14274,
      O => U3_Madd_CM1_add0000_cy_1_Q
    );
  U3_CM1_add0000_0_CYMUXG_5806 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => U3_CM1_add0000_0_LOGIC_ONE_14272,
      IB => U3_Madd_CM1_add0000_cy_0_Q,
      SEL => U3_CM1_add0000_0_CYSELG_14263,
      O => U3_CM1_add0000_0_CYMUXG_14274
    );
  U3_CM1_add0000_0_CYSELG_5803 : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_lut_1_Q,
      O => U3_CM1_add0000_0_CYSELG_14263
    );
  U3_CM1_add0000_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      O => U3_CM1_add0000_2_LOGIC_ONE_14307
    );
  U3_CM1_add0000_2_LOGIC_ZERO_5841 : X_ZERO
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      O => U3_CM1_add0000_2_LOGIC_ZERO_14327
    );
  U3_CM1_add0000_2_XUSED_5840 : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_XORF_14328,
      O => U3_CM1_add0000_1(2)
    );
  U3_CM1_add0000_2_XORF_5838 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      I0 => U3_CM1_add0000_2_CYINIT_14326,
      I1 => U3_CM1_add0000_2_F_14317,
      O => U3_CM1_add0000_2_XORF_14328
    );
  U3_CM1_add0000_2_CYMUXF_5837 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_14327,
      IB => U3_CM1_add0000_2_CYINIT_14326,
      SEL => U3_CM1_add0000_2_CYSELF_14313,
      O => U3_Madd_CM1_add0000_cy_2_Q
    );
  U3_CM1_add0000_2_CYMUXF2_5836 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_14327,
      IB => U3_CM1_add0000_2_LOGIC_ZERO_14327,
      SEL => U3_CM1_add0000_2_CYSELF_14313,
      O => U3_CM1_add0000_2_CYMUXF2_14308
    );
  U3_CM1_add0000_2_CYINIT_5835 : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_1_Q,
      O => U3_CM1_add0000_2_CYINIT_14326
    );
  U3_CM1_add0000_2_CYSELF_5832 : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_F_14317,
      O => U3_CM1_add0000_2_CYSELF_14313
    );
  U3_CM1_add0000_2_YUSED_5831 : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_XORG_14315,
      O => U3_CM1_add0000_1(3)
    );
  U3_CM1_add0000_2_XORG_5829 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_2_Q,
      I1 => U3_Madd_CM1_add0000_lut_3_Q,
      O => U3_CM1_add0000_2_XORG_14315
    );
  U3_CM1_add0000_2_COUTUSED_5828 : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_CYMUXFAST_14312,
      O => U3_Madd_CM1_add0000_cy_3_Q
    );
  U3_CM1_add0000_2_FASTCARRY_5827 : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_1_Q,
      O => U3_CM1_add0000_2_FASTCARRY_14310
    );
  U3_CM1_add0000_2_CYAND_5826 : X_AND2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      I0 => U3_CM1_add0000_2_CYSELG_14298,
      I1 => U3_CM1_add0000_2_CYSELF_14313,
      O => U3_CM1_add0000_2_CYAND_14311
    );
  U3_CM1_add0000_2_CYMUXFAST_5825 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => U3_CM1_add0000_2_CYMUXG2_14309,
      IB => U3_CM1_add0000_2_FASTCARRY_14310,
      SEL => U3_CM1_add0000_2_CYAND_14311,
      O => U3_CM1_add0000_2_CYMUXFAST_14312
    );
  U3_CM1_add0000_2_CYMUXG2_5824 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ONE_14307,
      IB => U3_CM1_add0000_2_CYMUXF2_14308,
      SEL => U3_CM1_add0000_2_CYSELG_14298,
      O => U3_CM1_add0000_2_CYMUXG2_14309
    );
  U3_CM1_add0000_2_CYSELG_5821 : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_lut_3_Q,
      O => U3_CM1_add0000_2_CYSELG_14298
    );
  U3_CM1_add0000_4_LOGIC_ZERO_5864 : X_ZERO
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      O => U3_CM1_add0000_4_LOGIC_ZERO_14346
    );
  U3_CM1_add0000_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      O => U3_CM1_add0000_4_LOGIC_ONE_14366
    );
  U3_CM1_add0000_4_XUSED_5862 : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_XORF_14367,
      O => U3_CM1_add0000_1(4)
    );
  U3_CM1_add0000_4_XORF_5860 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      I0 => U3_CM1_add0000_4_CYINIT_14365,
      I1 => U3_Madd_CM1_add0000_lut_4_1,
      O => U3_CM1_add0000_4_XORF_14367
    );
  U3_CM1_add0000_4_CYMUXF_5859 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ONE_14366,
      IB => U3_CM1_add0000_4_CYINIT_14365,
      SEL => U3_CM1_add0000_4_CYSELF_14352,
      O => U3_Madd_CM1_add0000_cy_4_Q
    );
  U3_CM1_add0000_4_CYMUXF2_5858 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ONE_14366,
      IB => U3_CM1_add0000_4_LOGIC_ONE_14366,
      SEL => U3_CM1_add0000_4_CYSELF_14352,
      O => U3_CM1_add0000_4_CYMUXF2_14347
    );
  U3_CM1_add0000_4_CYINIT_5857 : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_3_Q,
      O => U3_CM1_add0000_4_CYINIT_14365
    );
  U3_CM1_add0000_4_CYSELF_5854 : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_lut_4_1,
      O => U3_CM1_add0000_4_CYSELF_14352
    );
  U3_CM1_add0000_4_YUSED_5853 : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_XORG_14354,
      O => U3_CM1_add0000_1(5)
    );
  U3_CM1_add0000_4_XORG_5851 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_4_Q,
      I1 => U3_CM1_add0000_4_G_14336,
      O => U3_CM1_add0000_4_XORG_14354
    );
  U3_CM1_add0000_4_COUTUSED_5850 : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_CYMUXFAST_14351,
      O => U3_Madd_CM1_add0000_cy_5_Q
    );
  U3_CM1_add0000_4_FASTCARRY_5849 : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_3_Q,
      O => U3_CM1_add0000_4_FASTCARRY_14349
    );
  U3_CM1_add0000_4_CYAND_5848 : X_AND2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      I0 => U3_CM1_add0000_4_CYSELG_14337,
      I1 => U3_CM1_add0000_4_CYSELF_14352,
      O => U3_CM1_add0000_4_CYAND_14350
    );
  U3_CM1_add0000_4_CYMUXFAST_5847 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => U3_CM1_add0000_4_CYMUXG2_14348,
      IB => U3_CM1_add0000_4_FASTCARRY_14349,
      SEL => U3_CM1_add0000_4_CYAND_14350,
      O => U3_CM1_add0000_4_CYMUXFAST_14351
    );
  U3_CM1_add0000_4_CYMUXG2_5846 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ZERO_14346,
      IB => U3_CM1_add0000_4_CYMUXF2_14347,
      SEL => U3_CM1_add0000_4_CYSELG_14337,
      O => U3_CM1_add0000_4_CYMUXG2_14348
    );
  U3_CM1_add0000_4_CYSELG_5843 : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_G_14336,
      O => U3_CM1_add0000_4_CYSELG_14337
    );
  U3_CM1_add0000_6_LOGIC_ZERO_5885 : X_ZERO
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      O => U3_CM1_add0000_6_LOGIC_ZERO_14385
    );
  U3_CM1_add0000_6_XUSED_5884 : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_XORF_14405,
      O => U3_CM1_add0000_1(6)
    );
  U3_CM1_add0000_6_XORF_5882 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      I0 => U3_CM1_add0000_6_CYINIT_14404,
      I1 => U3_CM1_add0000_6_F_14395,
      O => U3_CM1_add0000_6_XORF_14405
    );
  U3_CM1_add0000_6_CYMUXF_5881 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_14385,
      IB => U3_CM1_add0000_6_CYINIT_14404,
      SEL => U3_CM1_add0000_6_CYSELF_14391,
      O => U3_Madd_CM1_add0000_cy_6_Q
    );
  U3_CM1_add0000_6_CYMUXF2_5880 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_14385,
      IB => U3_CM1_add0000_6_LOGIC_ZERO_14385,
      SEL => U3_CM1_add0000_6_CYSELF_14391,
      O => U3_CM1_add0000_6_CYMUXF2_14386
    );
  U3_CM1_add0000_6_CYINIT_5879 : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_5_Q,
      O => U3_CM1_add0000_6_CYINIT_14404
    );
  U3_CM1_add0000_6_CYSELF_5876 : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_F_14395,
      O => U3_CM1_add0000_6_CYSELF_14391
    );
  U3_CM1_add0000_6_YUSED_5875 : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_XORG_14393,
      O => U3_CM1_add0000_1(7)
    );
  U3_CM1_add0000_6_XORG_5873 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_6_Q,
      I1 => U3_CM1_add0000_6_G_14375,
      O => U3_CM1_add0000_6_XORG_14393
    );
  U3_CM1_add0000_6_FASTCARRY_5871 : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_5_Q,
      O => U3_CM1_add0000_6_FASTCARRY_14388
    );
  U3_CM1_add0000_6_CYAND_5870 : X_AND2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      I0 => U3_CM1_add0000_6_CYSELG_14376,
      I1 => U3_CM1_add0000_6_CYSELF_14391,
      O => U3_CM1_add0000_6_CYAND_14389
    );
  U3_CM1_add0000_6_CYMUXFAST_5869 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => U3_CM1_add0000_6_CYMUXG2_14387,
      IB => U3_CM1_add0000_6_FASTCARRY_14388,
      SEL => U3_CM1_add0000_6_CYAND_14389,
      O => U3_CM1_add0000_6_CYMUXFAST_14390
    );
  U3_CM1_add0000_6_CYMUXG2_5868 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y26"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_14385,
      IB => U3_CM1_add0000_6_CYMUXF2_14386,
      SEL => U3_CM1_add0000_6_CYSELG_14376,
      O => U3_CM1_add0000_6_CYMUXG2_14387
    );
  U3_CM1_add0000_6_CYSELG_5865 : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_G_14375,
      O => U3_CM1_add0000_6_CYSELG_14376
    );
  U3_CM1_add0000_8_LOGIC_ZERO_5899 : X_ZERO
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      O => U3_CM1_add0000_8_LOGIC_ZERO_14435
    );
  U3_CM1_add0000_8_XUSED_5898 : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_XORF_14436,
      O => U3_CM1_add0000_1(8)
    );
  U3_CM1_add0000_8_XORF_5896 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      I0 => U3_CM1_add0000_8_CYINIT_14434,
      I1 => U3_CM1_add0000_8_F_14424,
      O => U3_CM1_add0000_8_XORF_14436
    );
  U3_CM1_add0000_8_CYMUXF_5895 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      IA => U3_CM1_add0000_8_LOGIC_ZERO_14435,
      IB => U3_CM1_add0000_8_CYINIT_14434,
      SEL => U3_CM1_add0000_8_CYSELF_14425,
      O => U3_Madd_CM1_add0000_cy_8_Q
    );
  U3_CM1_add0000_8_CYINIT_5894 : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_CYMUXFAST_14390,
      O => U3_CM1_add0000_8_CYINIT_14434
    );
  U3_CM1_add0000_8_CYSELF_5891 : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_F_14424,
      O => U3_CM1_add0000_8_CYSELF_14425
    );
  U3_CM1_add0000_8_YUSED_5890 : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_XORG_14422,
      O => U3_CM1_add0000_1(9)
    );
  U3_CM1_add0000_8_XORG_5888 : X_XOR2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_8_Q,
      I1 => U3_C1_9_rt_14419,
      O => U3_CM1_add0000_8_XORG_14422
    );
  sig_tank1rom10s_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_4_XORF_14474,
      O => sig_tank1rom10s(4)
    );
  sig_tank1rom10s_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y27"
    )
    port map (
      I0 => sig_tank1rom10s_4_CYINIT_14473,
      I1 => U3_Madd_tank1rom10s_lut_4_Q_14463,
      O => sig_tank1rom10s_4_XORF_14474
    );
  sig_tank1rom10s_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y27"
    )
    port map (
      IA => sig_tank1rom10s_4_CY0F_14472,
      IB => sig_tank1rom10s_4_CYINIT_14473,
      SEL => sig_tank1rom10s_4_CYSELF_14464,
      O => U3_Madd_tank1rom10s_cy_4_Q
    );
  sig_tank1rom10s_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_4_BXINV_14462,
      O => sig_tank1rom10s_4_CYINIT_14473
    );
  sig_tank1rom10s_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_4_0,
      O => sig_tank1rom10s_4_CY0F_14472
    );
  sig_tank1rom10s_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut_4_Q_14463,
      O => sig_tank1rom10s_4_CYSELF_14464
    );
  sig_tank1rom10s_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => sig_tank1rom10s_4_BXINV_14462
    );
  sig_tank1rom10s_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_4_XORG_14460,
      O => sig_tank1rom10s(5)
    );
  sig_tank1rom10s_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y27"
    )
    port map (
      I0 => U3_Madd_tank1rom10s_cy_4_Q,
      I1 => U3_Madd_tank1rom10s_lut_5_Q_14450,
      O => sig_tank1rom10s_4_XORG_14460
    );
  sig_tank1rom10s_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_4_CYMUXG_14459,
      O => U3_Madd_tank1rom10s_cy_5_Q
    );
  sig_tank1rom10s_4_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y27"
    )
    port map (
      IA => sig_tank1rom10s_4_CY0G_14457,
      IB => U3_Madd_tank1rom10s_cy_4_Q,
      SEL => sig_tank1rom10s_4_CYSELG_14451,
      O => sig_tank1rom10s_4_CYMUXG_14459
    );
  sig_tank1rom10s_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_5_0,
      O => sig_tank1rom10s_4_CY0G_14457
    );
  sig_tank1rom10s_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut_5_Q_14450,
      O => sig_tank1rom10s_4_CYSELG_14451
    );
  sig_tank1rom10s_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y28"
    )
    port map (
      O => sig_tank1rom10s_6_LOGIC_ZERO_14495
    );
  sig_tank1rom10s_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_6_XORF_14513,
      O => sig_tank1rom10s(6)
    );
  sig_tank1rom10s_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y28"
    )
    port map (
      I0 => sig_tank1rom10s_6_CYINIT_14512,
      I1 => U3_Madd_tank1rom10s_lut_6_Q_14505,
      O => sig_tank1rom10s_6_XORF_14513
    );
  sig_tank1rom10s_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y28"
    )
    port map (
      IA => sig_tank1rom10s_6_CY0F_14511,
      IB => sig_tank1rom10s_6_CYINIT_14512,
      SEL => sig_tank1rom10s_6_CYSELF_14501,
      O => U3_Madd_tank1rom10s_cy_6_Q
    );
  sig_tank1rom10s_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y28"
    )
    port map (
      IA => sig_tank1rom10s_6_CY0F_14511,
      IB => sig_tank1rom10s_6_CY0F_14511,
      SEL => sig_tank1rom10s_6_CYSELF_14501,
      O => sig_tank1rom10s_6_CYMUXF2_14496
    );
  sig_tank1rom10s_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_cy_5_Q,
      O => sig_tank1rom10s_6_CYINIT_14512
    );
  sig_tank1rom10s_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_6_0,
      O => sig_tank1rom10s_6_CY0F_14511
    );
  sig_tank1rom10s_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut_6_Q_14505,
      O => sig_tank1rom10s_6_CYSELF_14501
    );
  sig_tank1rom10s_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_6_XORG_14503,
      O => sig_tank1rom10s(7)
    );
  sig_tank1rom10s_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y28"
    )
    port map (
      I0 => U3_Madd_tank1rom10s_cy_6_Q,
      I1 => U3_tank1rom10s_sub0001_7_1_14488,
      O => sig_tank1rom10s_6_XORG_14503
    );
  sig_tank1rom10s_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_6_CYMUXFAST_14500,
      O => U3_Madd_tank1rom10s_cy_7_Q
    );
  sig_tank1rom10s_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_cy_5_Q,
      O => sig_tank1rom10s_6_FASTCARRY_14498
    );
  sig_tank1rom10s_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y28"
    )
    port map (
      I0 => sig_tank1rom10s_6_CYSELG_14489,
      I1 => sig_tank1rom10s_6_CYSELF_14501,
      O => sig_tank1rom10s_6_CYAND_14499
    );
  sig_tank1rom10s_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y28"
    )
    port map (
      IA => sig_tank1rom10s_6_CYMUXG2_14497,
      IB => sig_tank1rom10s_6_FASTCARRY_14498,
      SEL => sig_tank1rom10s_6_CYAND_14499,
      O => sig_tank1rom10s_6_CYMUXFAST_14500
    );
  sig_tank1rom10s_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y28"
    )
    port map (
      IA => sig_tank1rom10s_6_LOGIC_ZERO_14495,
      IB => sig_tank1rom10s_6_CYMUXF2_14496,
      SEL => sig_tank1rom10s_6_CYSELG_14489,
      O => sig_tank1rom10s_6_CYMUXG2_14497
    );
  sig_tank1rom10s_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_7_1_14488,
      O => sig_tank1rom10s_6_CYSELG_14489
    );
  sig_tank1rom10s_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X55Y29"
    )
    port map (
      O => sig_tank1rom10s_8_LOGIC_ONE_14532
    );
  sig_tank1rom10s_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_8_XORF_14551,
      O => sig_tank1rom10s(8)
    );
  sig_tank1rom10s_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y29"
    )
    port map (
      I0 => sig_tank1rom10s_8_CYINIT_14550,
      I1 => U3_Madd_tank1rom10s_lut_8_Q_14542,
      O => sig_tank1rom10s_8_XORF_14551
    );
  sig_tank1rom10s_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y29"
    )
    port map (
      IA => sig_tank1rom10s_8_LOGIC_ONE_14532,
      IB => sig_tank1rom10s_8_CYINIT_14550,
      SEL => sig_tank1rom10s_8_CYSELF_14538,
      O => U3_Madd_tank1rom10s_cy_8_Q
    );
  sig_tank1rom10s_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y29"
    )
    port map (
      IA => sig_tank1rom10s_8_LOGIC_ONE_14532,
      IB => sig_tank1rom10s_8_LOGIC_ONE_14532,
      SEL => sig_tank1rom10s_8_CYSELF_14538,
      O => sig_tank1rom10s_8_CYMUXF2_14533
    );
  sig_tank1rom10s_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_cy_7_Q,
      O => sig_tank1rom10s_8_CYINIT_14550
    );
  sig_tank1rom10s_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut_8_Q_14542,
      O => sig_tank1rom10s_8_CYSELF_14538
    );
  sig_tank1rom10s_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_8_XORG_14540,
      O => sig_tank1rom10s(9)
    );
  sig_tank1rom10s_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y29"
    )
    port map (
      I0 => U3_Madd_tank1rom10s_cy_8_Q,
      I1 => U3_Madd_tank1rom10s_lut_9_Q_14524,
      O => sig_tank1rom10s_8_XORG_14540
    );
  sig_tank1rom10s_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_cy_7_Q,
      O => sig_tank1rom10s_8_FASTCARRY_14535
    );
  sig_tank1rom10s_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y29"
    )
    port map (
      I0 => sig_tank1rom10s_8_CYSELG_14525,
      I1 => sig_tank1rom10s_8_CYSELF_14538,
      O => sig_tank1rom10s_8_CYAND_14536
    );
  sig_tank1rom10s_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y29"
    )
    port map (
      IA => sig_tank1rom10s_8_CYMUXG2_14534,
      IB => sig_tank1rom10s_8_FASTCARRY_14535,
      SEL => sig_tank1rom10s_8_CYAND_14536,
      O => sig_tank1rom10s_8_CYMUXFAST_14537
    );
  sig_tank1rom10s_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y29"
    )
    port map (
      IA => sig_tank1rom10s_8_LOGIC_ONE_14532,
      IB => sig_tank1rom10s_8_CYMUXF2_14533,
      SEL => sig_tank1rom10s_8_CYSELG_14525,
      O => sig_tank1rom10s_8_CYMUXG2_14534
    );
  sig_tank1rom10s_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut_9_Q_14524,
      O => sig_tank1rom10s_8_CYSELG_14525
    );
  sig_tank1rom10s_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y30"
    )
    port map (
      O => sig_tank1rom10s_10_LOGIC_ZERO_14581
    );
  sig_tank1rom10s_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_10_XORF_14582,
      O => sig_tank1rom10s(10)
    );
  sig_tank1rom10s_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y30"
    )
    port map (
      I0 => sig_tank1rom10s_10_CYINIT_14580,
      I1 => U3_tank1rom10s_sub0001_10_11_14572,
      O => sig_tank1rom10s_10_XORF_14582
    );
  sig_tank1rom10s_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y30"
    )
    port map (
      IA => sig_tank1rom10s_10_LOGIC_ZERO_14581,
      IB => sig_tank1rom10s_10_CYINIT_14580,
      SEL => sig_tank1rom10s_10_CYSELF_14573,
      O => U3_Madd_tank1rom10s_cy_10_Q
    );
  sig_tank1rom10s_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_8_CYMUXFAST_14537,
      O => sig_tank1rom10s_10_CYINIT_14580
    );
  sig_tank1rom10s_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_10_11_14572,
      O => sig_tank1rom10s_10_CYSELF_14573
    );
  sig_tank1rom10s_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_10_XORG_14570,
      O => sig_tank1rom10s(11)
    );
  sig_tank1rom10s_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y30"
    )
    port map (
      I0 => U3_Madd_tank1rom10s_cy_10_Q,
      I1 => U3_tank1rom10s_sub0001_10_114_14567,
      O => sig_tank1rom10s_10_XORG_14570
    );
  sig_tank2rom10s_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_4_XORF_14620,
      O => sig_tank2rom10s(4)
    );
  sig_tank2rom10s_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      I0 => sig_tank2rom10s_4_CYINIT_14619,
      I1 => U3_Madd_tank2rom10s_lut_4_Q_14611,
      O => sig_tank2rom10s_4_XORF_14620
    );
  sig_tank2rom10s_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      IA => sig_tank2rom10s_4_CY0F_14618,
      IB => sig_tank2rom10s_4_CYINIT_14619,
      SEL => sig_tank2rom10s_4_CYSELF_14612,
      O => U3_Madd_tank2rom10s_cy_4_Q
    );
  sig_tank2rom10s_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_4_BXINV_14610,
      O => sig_tank2rom10s_4_CYINIT_14619
    );
  sig_tank2rom10s_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_4_0,
      O => sig_tank2rom10s_4_CY0F_14618
    );
  sig_tank2rom10s_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom10s_lut_4_Q_14611,
      O => sig_tank2rom10s_4_CYSELF_14612
    );
  sig_tank2rom10s_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => sig_tank2rom10s_4_BXINV_14610
    );
  sig_tank2rom10s_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_4_XORG_14608,
      O => sig_tank2rom10s(5)
    );
  sig_tank2rom10s_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      I0 => U3_Madd_tank2rom10s_cy_4_Q,
      I1 => U3_Madd_tank2rom10s_lut_5_Q_14598,
      O => sig_tank2rom10s_4_XORG_14608
    );
  sig_tank2rom10s_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_4_CYMUXG_14607,
      O => U3_Madd_tank2rom10s_cy_5_Q
    );
  sig_tank2rom10s_4_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      IA => sig_tank2rom10s_4_CY0G_14605,
      IB => U3_Madd_tank2rom10s_cy_4_Q,
      SEL => sig_tank2rom10s_4_CYSELG_14599,
      O => sig_tank2rom10s_4_CYMUXG_14607
    );
  sig_tank2rom10s_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_5_0,
      O => sig_tank2rom10s_4_CY0G_14605
    );
  sig_tank2rom10s_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom10s_lut_5_Q_14598,
      O => sig_tank2rom10s_4_CYSELG_14599
    );
  sig_tank2rom10s_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      O => sig_tank2rom10s_6_LOGIC_ZERO_14641
    );
  sig_tank2rom10s_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_6_XORF_14659,
      O => sig_tank2rom10s(6)
    );
  sig_tank2rom10s_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      I0 => sig_tank2rom10s_6_CYINIT_14658,
      I1 => U3_Madd_tank2rom10s_lut_6_Q_14651,
      O => sig_tank2rom10s_6_XORF_14659
    );
  sig_tank2rom10s_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => sig_tank2rom10s_6_CY0F_14657,
      IB => sig_tank2rom10s_6_CYINIT_14658,
      SEL => sig_tank2rom10s_6_CYSELF_14647,
      O => U3_Madd_tank2rom10s_cy_6_Q
    );
  sig_tank2rom10s_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => sig_tank2rom10s_6_CY0F_14657,
      IB => sig_tank2rom10s_6_CY0F_14657,
      SEL => sig_tank2rom10s_6_CYSELF_14647,
      O => sig_tank2rom10s_6_CYMUXF2_14642
    );
  sig_tank2rom10s_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom10s_cy_5_Q,
      O => sig_tank2rom10s_6_CYINIT_14658
    );
  sig_tank2rom10s_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_6_0,
      O => sig_tank2rom10s_6_CY0F_14657
    );
  sig_tank2rom10s_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom10s_lut_6_Q_14651,
      O => sig_tank2rom10s_6_CYSELF_14647
    );
  sig_tank2rom10s_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_6_XORG_14649,
      O => sig_tank2rom10s(7)
    );
  sig_tank2rom10s_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      I0 => U3_Madd_tank2rom10s_cy_6_Q,
      I1 => U3_tank1rom10s_sub0001_7_11_14634,
      O => sig_tank2rom10s_6_XORG_14649
    );
  sig_tank2rom10s_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_6_CYMUXFAST_14646,
      O => U3_Madd_tank2rom10s_cy_7_Q
    );
  sig_tank2rom10s_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom10s_cy_5_Q,
      O => sig_tank2rom10s_6_FASTCARRY_14644
    );
  sig_tank2rom10s_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      I0 => sig_tank2rom10s_6_CYSELG_14635,
      I1 => sig_tank2rom10s_6_CYSELF_14647,
      O => sig_tank2rom10s_6_CYAND_14645
    );
  sig_tank2rom10s_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => sig_tank2rom10s_6_CYMUXG2_14643,
      IB => sig_tank2rom10s_6_FASTCARRY_14644,
      SEL => sig_tank2rom10s_6_CYAND_14645,
      O => sig_tank2rom10s_6_CYMUXFAST_14646
    );
  sig_tank2rom10s_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => sig_tank2rom10s_6_LOGIC_ZERO_14641,
      IB => sig_tank2rom10s_6_CYMUXF2_14642,
      SEL => sig_tank2rom10s_6_CYSELG_14635,
      O => sig_tank2rom10s_6_CYMUXG2_14643
    );
  sig_tank2rom10s_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_7_11_14634,
      O => sig_tank2rom10s_6_CYSELG_14635
    );
  sig_tank2rom10s_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      O => sig_tank2rom10s_8_LOGIC_ONE_14678
    );
  sig_tank2rom10s_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_8_XORF_14697,
      O => sig_tank2rom10s(8)
    );
  sig_tank2rom10s_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => sig_tank2rom10s_8_CYINIT_14696,
      I1 => U3_Madd_tank2rom10s_lut_8_Q_14688,
      O => sig_tank2rom10s_8_XORF_14697
    );
  sig_tank2rom10s_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sig_tank2rom10s_8_LOGIC_ONE_14678,
      IB => sig_tank2rom10s_8_CYINIT_14696,
      SEL => sig_tank2rom10s_8_CYSELF_14684,
      O => U3_Madd_tank2rom10s_cy_8_Q
    );
  sig_tank2rom10s_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sig_tank2rom10s_8_LOGIC_ONE_14678,
      IB => sig_tank2rom10s_8_LOGIC_ONE_14678,
      SEL => sig_tank2rom10s_8_CYSELF_14684,
      O => sig_tank2rom10s_8_CYMUXF2_14679
    );
  sig_tank2rom10s_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom10s_cy_7_Q,
      O => sig_tank2rom10s_8_CYINIT_14696
    );
  sig_tank2rom10s_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom10s_lut_8_Q_14688,
      O => sig_tank2rom10s_8_CYSELF_14684
    );
  sig_tank2rom10s_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_8_XORG_14686,
      O => sig_tank2rom10s(9)
    );
  sig_tank2rom10s_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => U3_Madd_tank2rom10s_cy_8_Q,
      I1 => U3_Madd_tank2rom10s_lut_9_Q_14670,
      O => sig_tank2rom10s_8_XORG_14686
    );
  sig_tank2rom10s_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom10s_cy_7_Q,
      O => sig_tank2rom10s_8_FASTCARRY_14681
    );
  sig_tank2rom10s_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => sig_tank2rom10s_8_CYSELG_14671,
      I1 => sig_tank2rom10s_8_CYSELF_14684,
      O => sig_tank2rom10s_8_CYAND_14682
    );
  sig_tank2rom10s_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sig_tank2rom10s_8_CYMUXG2_14680,
      IB => sig_tank2rom10s_8_FASTCARRY_14681,
      SEL => sig_tank2rom10s_8_CYAND_14682,
      O => sig_tank2rom10s_8_CYMUXFAST_14683
    );
  sig_tank2rom10s_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sig_tank2rom10s_8_LOGIC_ONE_14678,
      IB => sig_tank2rom10s_8_CYMUXF2_14679,
      SEL => sig_tank2rom10s_8_CYSELG_14671,
      O => sig_tank2rom10s_8_CYMUXG2_14680
    );
  sig_tank2rom10s_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom10s_lut_9_Q_14670,
      O => sig_tank2rom10s_8_CYSELG_14671
    );
  sig_tank2rom10s_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      O => sig_tank2rom10s_10_LOGIC_ZERO_14727
    );
  sig_tank2rom10s_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_10_XORF_14728,
      O => sig_tank2rom10s(10)
    );
  sig_tank2rom10s_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => sig_tank2rom10s_10_CYINIT_14726,
      I1 => U3_tank1rom10s_sub0001_10_111_14718,
      O => sig_tank2rom10s_10_XORF_14728
    );
  sig_tank2rom10s_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => sig_tank2rom10s_10_LOGIC_ZERO_14727,
      IB => sig_tank2rom10s_10_CYINIT_14726,
      SEL => sig_tank2rom10s_10_CYSELF_14719,
      O => U3_Madd_tank2rom10s_cy_10_Q
    );
  sig_tank2rom10s_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_8_CYMUXFAST_14683,
      O => sig_tank2rom10s_10_CYINIT_14726
    );
  sig_tank2rom10s_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_10_111_14718,
      O => sig_tank2rom10s_10_CYSELF_14719
    );
  sig_tank2rom10s_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s_10_XORG_14716,
      O => sig_tank2rom10s(11)
    );
  sig_tank2rom10s_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => U3_Madd_tank2rom10s_cy_10_Q,
      I1 => U3_tank1rom10s_sub0001_10_115_14713,
      O => sig_tank2rom10s_10_XORG_14716
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X12Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F_14758,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT_14759,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF_14750,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_0_Q
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X12Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV_14748,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT_14759
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X12Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(0),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F_14758
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X12Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(0),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF_14750
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV_14748
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X12Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G_14745,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG_14737,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG_14747
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X12Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(1),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G_14745
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X12Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(1),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG_14737
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_14790,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_14790,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_14781,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2_14776
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(2),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_14790
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(2),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_14781
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG_14747,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY_14778
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X12Y47"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_14767,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_14781,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND_14779
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X12Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2_14777,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY_14778,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND_14779,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST_14780
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G_14775,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2_14776,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_14767,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2_14777
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(3),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G_14775
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(3),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_14767
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_14821,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_14821,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_14813,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2_14808
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_add0004_4_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_14821
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(4),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_14813
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST_14780,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY_14810
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X12Y48"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_14801,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_14813,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND_14811
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X12Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2_14809,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY_14810,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND_14811,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST_14812
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G_14807,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2_14808,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_14801,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2_14809
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_cy_5_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G_14807
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(5),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_14801
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_14854,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_14854,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_14846,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2_14841
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X12Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(6),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_14854
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X12Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(6),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_14846
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X12Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST_14812,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY_14843
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X12Y49"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_14832,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_14846,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND_14844
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X12Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2_14842,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY_14843,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND_14844,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST_14845
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G_14840,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2_14841,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_14832,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2_14842
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X12Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut_7_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G_14840
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X12Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(7),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_14832
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_14887,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_14887,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_14880,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2_14875
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut_8_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_14887
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(8),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_14880
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST_14879,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_Q
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST_14845,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY_14877
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X12Y50"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_14868,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_14880,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND_14878
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X12Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2_14876,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY_14877,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND_14878,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST_14879
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G_14874,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2_14875,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_14868,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2_14876
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(9),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G_14874
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X12Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(9),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_14868
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F_14916,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT_14917,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF_14908,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV_14906,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT_14917
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F_14916
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF_14908
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV_14906
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G_14903,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG_14895,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG_14905
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G_14903
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG_14895
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_14948,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_14948,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_14939,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2_14934
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_14948
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_14939
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG_14905,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY_14936
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_14925,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_14939,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND_14937
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2_14935,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY_14936,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND_14937,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST_14938
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G_14933,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2_14934,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_14925,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2_14935
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G_14933
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_14925
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X29Y48"
    )
    port map (
      ADR0 => U3_C1(4),
      ADR1 => U2_hcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_14979,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_14979,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_14970,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2_14965
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_14979
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_14970
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST_14938,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY_14967
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_14957,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_14970,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND_14968
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2_14966,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY_14967,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND_14968,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST_14969
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G_14964,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2_14965,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_14957,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2_14966
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G_14964
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_14957
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X29Y49"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C1(6),
      ADR2 => U3_C1(4),
      ADR3 => U3_C1(5),
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_15010,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_15010,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_15003,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2_14998
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_15010
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_15003
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST_14969,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY_15000
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y49"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_14991,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_15003,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND_15001
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2_14999,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY_15000,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND_15001,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST_15002
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G_14997,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2_14998,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_14991,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2_14999
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G_14997
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_14991
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X29Y49"
    )
    port map (
      ADR0 => U3_Madd_spriteon1_addsub0001_cy_5_0,
      ADR1 => U2_hcs(7),
      ADR2 => U3_Madd_spriteon1_addsub0001_lut_7_0,
      ADR3 => U3_Madd_spriteon1_addsub0001_lut_6_0,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(7)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X29Y50"
    )
    port map (
      ADR0 => U3_C1(8),
      ADR1 => U2_hcs(8),
      ADR2 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      ADR3 => U3_Madd_spriteon1_addsub0001_cy_7_Q,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(8)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_15041,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_15041,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_15034,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2_15029
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_15041
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_15034
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST_15033,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST_15002,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY_15031
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y50"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_15020,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_15034,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND_15032
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2_15030,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY_15031,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND_15032,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST_15033
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G_15028,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2_15029,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_15020,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2_15030
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G_15028
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_15020
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y50"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteon1_addsub0001_9_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(9)
    );
  U3_Madd_tank2rom1s_lut_4_Q : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X55Y50"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_4_0,
      ADR1 => U3_font3_cmp_lt0000_0,
      ADR2 => VCC,
      ADR3 => U3_RMht2(0),
      O => U3_Madd_tank2rom1s_lut(4)
    );
  sig_tank2rom1s_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_4_XORF_15078,
      O => sig_tank2rom1s(4)
    );
  sig_tank2rom1s_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => sig_tank2rom1s_4_CYINIT_15077,
      I1 => U3_Madd_tank2rom1s_lut(4),
      O => sig_tank2rom1s_4_XORF_15078
    );
  sig_tank2rom1s_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => sig_tank2rom1s_4_CY0F_15076,
      IB => sig_tank2rom1s_4_CYINIT_15077,
      SEL => sig_tank2rom1s_4_CYSELF_15069,
      O => U3_Madd_tank2rom1s_cy_4_Q
    );
  sig_tank2rom1s_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_4_BXINV_15067,
      O => sig_tank2rom1s_4_CYINIT_15077
    );
  sig_tank2rom1s_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_4_0,
      O => sig_tank2rom1s_4_CY0F_15076
    );
  sig_tank2rom1s_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_lut(4),
      O => sig_tank2rom1s_4_CYSELF_15069
    );
  sig_tank2rom1s_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => sig_tank2rom1s_4_BXINV_15067
    );
  sig_tank2rom1s_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_4_XORG_15065,
      O => sig_tank2rom1s(5)
    );
  sig_tank2rom1s_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => U3_Madd_tank2rom1s_cy_4_Q,
      I1 => U3_Madd_tank2rom1s_lut(5),
      O => sig_tank2rom1s_4_XORG_15065
    );
  sig_tank2rom1s_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_4_CYMUXG_15064,
      O => U3_Madd_tank2rom1s_cy_5_Q
    );
  sig_tank2rom1s_4_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      IA => sig_tank2rom1s_4_CY0G_15062,
      IB => U3_Madd_tank2rom1s_cy_4_Q,
      SEL => sig_tank2rom1s_4_CYSELG_15056,
      O => sig_tank2rom1s_4_CYMUXG_15064
    );
  sig_tank2rom1s_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_5_0,
      O => sig_tank2rom1s_4_CY0G_15062
    );
  sig_tank2rom1s_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_lut(5),
      O => sig_tank2rom1s_4_CYSELG_15056
    );
  U3_Madd_tank2rom1s_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X55Y50"
    )
    port map (
      ADR0 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR1 => U3_font3_cmp_lt0000_0,
      ADR2 => N358_0,
      ADR3 => U3_Msub_ypix1_Madd_lut(5),
      O => U3_Madd_tank2rom1s_lut(5)
    );
  U3_Madd_tank2rom1s_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C69",
      LOC => "SLICE_X55Y51"
    )
    port map (
      ADR0 => U3_Msub_ypix1_Madd_lut(5),
      ADR1 => U3_tank1rom10s_sub0000(6),
      ADR2 => U3_font4_2_Q,
      ADR3 => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => U3_Madd_tank2rom1s_lut(6)
    );
  sig_tank2rom1s_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_6_XORF_15119,
      O => sig_tank2rom1s(6)
    );
  sig_tank2rom1s_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => sig_tank2rom1s_6_CYINIT_15118,
      I1 => U3_Madd_tank2rom1s_lut(6),
      O => sig_tank2rom1s_6_XORF_15119
    );
  sig_tank2rom1s_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => sig_tank2rom1s_6_CY0F_15117,
      IB => sig_tank2rom1s_6_CYINIT_15118,
      SEL => sig_tank2rom1s_6_CYSELF_15106,
      O => U3_Madd_tank2rom1s_cy_6_Q
    );
  sig_tank2rom1s_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => sig_tank2rom1s_6_CY0F_15117,
      IB => sig_tank2rom1s_6_CY0F_15117,
      SEL => sig_tank2rom1s_6_CYSELF_15106,
      O => sig_tank2rom1s_6_CYMUXF2_15101
    );
  sig_tank2rom1s_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_cy_5_Q,
      O => sig_tank2rom1s_6_CYINIT_15118
    );
  sig_tank2rom1s_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_6_0,
      O => sig_tank2rom1s_6_CY0F_15117
    );
  sig_tank2rom1s_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_lut(6),
      O => sig_tank2rom1s_6_CYSELF_15106
    );
  sig_tank2rom1s_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_6_XORG_15108,
      O => sig_tank2rom1s(7)
    );
  sig_tank2rom1s_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => U3_Madd_tank2rom1s_cy_6_Q,
      I1 => U3_Madd_tank2rom1s_lut(7),
      O => sig_tank2rom1s_6_XORG_15108
    );
  sig_tank2rom1s_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_6_CYMUXFAST_15105,
      O => U3_Madd_tank2rom1s_cy_7_Q
    );
  sig_tank2rom1s_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_cy_5_Q,
      O => sig_tank2rom1s_6_FASTCARRY_15103
    );
  sig_tank2rom1s_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      I0 => sig_tank2rom1s_6_CYSELG_15094,
      I1 => sig_tank2rom1s_6_CYSELF_15106,
      O => sig_tank2rom1s_6_CYAND_15104
    );
  sig_tank2rom1s_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => sig_tank2rom1s_6_CYMUXG2_15102,
      IB => sig_tank2rom1s_6_FASTCARRY_15103,
      SEL => sig_tank2rom1s_6_CYAND_15104,
      O => sig_tank2rom1s_6_CYMUXFAST_15105
    );
  sig_tank2rom1s_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y51"
    )
    port map (
      IA => sig_tank2rom1s_6_CY0G_15100,
      IB => sig_tank2rom1s_6_CYMUXF2_15101,
      SEL => sig_tank2rom1s_6_CYSELG_15094,
      O => sig_tank2rom1s_6_CYMUXG2_15102
    );
  sig_tank2rom1s_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_7_0,
      O => sig_tank2rom1s_6_CY0G_15100
    );
  sig_tank2rom1s_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_lut(7),
      O => sig_tank2rom1s_6_CYSELG_15094
    );
  U3_Madd_tank2rom1s_lut_7_Q : X_LUT4
    generic map(
      INIT => X"A66A",
      LOC => "SLICE_X55Y51"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_7_0,
      ADR1 => U3_font3_cmp_lt0000_0,
      ADR2 => U3_RMht2(3),
      ADR3 => N456_0,
      O => U3_Madd_tank2rom1s_lut(7)
    );
  U3_Madd_tank2rom1s_lut_8_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X55Y52"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(8),
      ADR1 => U3_tank1rom10s_sub0001_8_0,
      ADR2 => U3_Madd_tank2ascii1s_add0000_cy(4),
      ADR3 => U3_tank1rom10s_sub0001_10_bdd0,
      O => U3_Madd_tank2rom1s_lut(8)
    );
  sig_tank2rom1s_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_8_XORF_15158,
      O => sig_tank2rom1s(8)
    );
  sig_tank2rom1s_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => sig_tank2rom1s_8_CYINIT_15157,
      I1 => U3_Madd_tank2rom1s_lut(8),
      O => sig_tank2rom1s_8_XORF_15158
    );
  sig_tank2rom1s_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => sig_tank2rom1s_8_CY0F_15156,
      IB => sig_tank2rom1s_8_CYINIT_15157,
      SEL => sig_tank2rom1s_8_CYSELF_15146,
      O => U3_Madd_tank2rom1s_cy_8_Q
    );
  sig_tank2rom1s_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => sig_tank2rom1s_8_CY0F_15156,
      IB => sig_tank2rom1s_8_CY0F_15156,
      SEL => sig_tank2rom1s_8_CYSELF_15146,
      O => sig_tank2rom1s_8_CYMUXF2_15141
    );
  sig_tank2rom1s_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_cy_7_Q,
      O => sig_tank2rom1s_8_CYINIT_15157
    );
  sig_tank2rom1s_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_8_0,
      O => sig_tank2rom1s_8_CY0F_15156
    );
  sig_tank2rom1s_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_lut(8),
      O => sig_tank2rom1s_8_CYSELF_15146
    );
  sig_tank2rom1s_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_8_XORG_15148,
      O => sig_tank2rom1s(9)
    );
  sig_tank2rom1s_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => U3_Madd_tank2rom1s_cy_8_Q,
      I1 => U3_Madd_tank2rom1s_lut(9),
      O => sig_tank2rom1s_8_XORG_15148
    );
  sig_tank2rom1s_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_cy_7_Q,
      O => sig_tank2rom1s_8_FASTCARRY_15143
    );
  sig_tank2rom1s_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      I0 => sig_tank2rom1s_8_CYSELG_15133,
      I1 => sig_tank2rom1s_8_CYSELF_15146,
      O => sig_tank2rom1s_8_CYAND_15144
    );
  sig_tank2rom1s_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => sig_tank2rom1s_8_CYMUXG2_15142,
      IB => sig_tank2rom1s_8_FASTCARRY_15143,
      SEL => sig_tank2rom1s_8_CYAND_15144,
      O => sig_tank2rom1s_8_CYMUXFAST_15145
    );
  sig_tank2rom1s_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y52"
    )
    port map (
      IA => sig_tank2rom1s_8_CY0G_15140,
      IB => sig_tank2rom1s_8_CYMUXF2_15141,
      SEL => sig_tank2rom1s_8_CYSELG_15133,
      O => sig_tank2rom1s_8_CYMUXG2_15142
    );
  sig_tank2rom1s_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_9_0,
      O => sig_tank2rom1s_8_CY0G_15140
    );
  sig_tank2rom1s_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_lut(9),
      O => sig_tank2rom1s_8_CYSELG_15133
    );
  U3_Madd_tank2rom1s_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X55Y52"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_9_0,
      ADR1 => U3_font4_5_0,
      ADR2 => U3_Madd_tank2ascii1s_add0000_cy(4),
      ADR3 => VCC,
      O => U3_Madd_tank2rom1s_lut(9)
    );
  U3_Madd_tank2rom1s_lut_10_Q : X_LUT4
    generic map(
      INIT => X"3636",
      LOC => "SLICE_X55Y53"
    )
    port map (
      ADR0 => U3_font4_5_0,
      ADR1 => U3_tank1rom10s_sub0001_10_0,
      ADR2 => U3_Madd_tank2ascii1s_add0000_cy(4),
      ADR3 => VCC,
      O => U3_Madd_tank2rom1s_lut(10)
    );
  sig_tank2rom1s_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_10_XORF_15189,
      O => sig_tank2rom1s(10)
    );
  sig_tank2rom1s_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => sig_tank2rom1s_10_CYINIT_15188,
      I1 => U3_Madd_tank2rom1s_lut(10),
      O => sig_tank2rom1s_10_XORF_15189
    );
  sig_tank2rom1s_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      IA => sig_tank2rom1s_10_CY0F_15187,
      IB => sig_tank2rom1s_10_CYINIT_15188,
      SEL => sig_tank2rom1s_10_CYSELF_15180,
      O => U3_Madd_tank2rom1s_cy_10_Q
    );
  sig_tank2rom1s_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_8_CYMUXFAST_15145,
      O => sig_tank2rom1s_10_CYINIT_15188
    );
  sig_tank2rom1s_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_10_0,
      O => sig_tank2rom1s_10_CY0F_15187
    );
  sig_tank2rom1s_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2rom1s_lut(10),
      O => sig_tank2rom1s_10_CYSELF_15180
    );
  sig_tank2rom1s_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s_10_XORG_15177,
      O => sig_tank2rom1s(11)
    );
  sig_tank2rom1s_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y53"
    )
    port map (
      I0 => U3_Madd_tank2rom1s_cy_10_Q,
      I1 => U3_tank1rom10s_sub0001_10_112_15174,
      O => sig_tank2rom1s_10_XORG_15177
    );
  U3_tank1rom10s_sub0001_10_113 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X55Y53"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(9),
      ADR1 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR2 => U3_tank1rom10s_sub0000(8),
      ADR3 => VCC,
      O => U3_tank1rom10s_sub0001_10_112_15174
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U3_CM1(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(0)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0F_15219,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYINIT_15220,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELF_15211,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_0_Q
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_BXINV_15209,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYINIT_15220
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1(0),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0F_15219
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(0),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELF_15211
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_BXINV_15209
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0G_15206,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELG_15198,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXG_15208
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1(1),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0G_15206
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(1),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELG_15198
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => U3_CM1(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(1)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y13"
    )
    port map (
      ADR0 => U3_CM1(2),
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(2)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F_15251,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F_15251,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF_15242,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXF2_15237
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1(2),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F_15251
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(2),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF_15242
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXG_15208,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_FASTCARRY_15239
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG_15228,
      I1 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF_15242,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYAND_15240
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXG2_15238,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_FASTCARRY_15239,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYAND_15240,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXFAST_15241
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0G_15236,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXF2_15237,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG_15228,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXG2_15238
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1(3),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0G_15236
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(3),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG_15228
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y13"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_CM1(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(3)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X31Y14"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0000_4_0,
      ADR1 => U3_CM1(4),
      ADR2 => U2_hcs(4),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(4)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F_15282,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F_15282,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF_15274,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXF2_15269
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_4_0,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F_15282
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(4),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF_15274
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXFAST_15241,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_FASTCARRY_15271
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG_15262,
      I1 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF_15274,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYAND_15272
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXG2_15270,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_FASTCARRY_15271,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYAND_15272,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXFAST_15273
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0G_15268,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXF2_15269,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG_15262,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXG2_15270
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_5_0,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0G_15268
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(5),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG_15262
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X31Y14"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0000_5_0,
      ADR1 => U3_CM1(5),
      ADR2 => U3_CM1(4),
      ADR3 => U2_hcs(5),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(5)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6999",
      LOC => "SLICE_X31Y15"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_CM1(6),
      ADR2 => U3_CM1(4),
      ADR3 => U3_CM1(5),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(6)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y15"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F_15315,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F_15315,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF_15307,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXF2_15302
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(6),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F_15315
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(6),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF_15307
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXFAST_15273,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_FASTCARRY_15304
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y15"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG_15293,
      I1 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF_15307,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYAND_15305
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y15"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXG2_15303,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_FASTCARRY_15304,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYAND_15305,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXFAST_15306
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y15"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0G_15301,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXF2_15302,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG_15293,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXG2_15303
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_7_0,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0G_15301
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(7),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG_15293
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X31Y15"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_spriteonM1_addsub0000_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(7)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X31Y16"
    )
    port map (
      ADR0 => U3_CM1(8),
      ADR1 => U3_spriteonM1_addsub0000_8_0,
      ADR2 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR3 => U2_hcs(8),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(8)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y16"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F_15348,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F_15348,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF_15341,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXF2_15336
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_8_0,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F_15348
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(8),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF_15341
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXFAST_15340,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_Q
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXFAST_15306,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_FASTCARRY_15338
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y16"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG_15329,
      I1 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF_15341,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYAND_15339
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y16"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXG2_15337,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_FASTCARRY_15338,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYAND_15339,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXFAST_15340
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y16"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0G_15335,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXF2_15336,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG_15329,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXG2_15337
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(9),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0G_15335
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(9),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG_15329
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9A65",
      LOC => "SLICE_X31Y16"
    )
    port map (
      ADR0 => U3_CM1(9),
      ADR1 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR2 => U3_CM1(8),
      ADR3 => U2_hcs(9),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(9)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y61"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U3_spriteonM1_addsub0003(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y61"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0F_15377,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYINIT_15378,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELF_15369,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_BXINV_15367,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYINIT_15378
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0F_15377
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELF_15369
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_BXINV_15367
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y61"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0G_15364,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELG_15356,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXG_15366
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0G_15364
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELG_15356
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X25Y61"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0003(1),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X25Y62"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0003(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y62"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F_15409,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F_15409,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF_15400,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXF2_15395
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F_15409
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF_15400
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXG_15366,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_FASTCARRY_15397
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y62"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG_15386,
      I1 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF_15400,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYAND_15398
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y62"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXG2_15396,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_FASTCARRY_15397,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYAND_15398,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXFAST_15399
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y62"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0G_15394,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXF2_15395,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG_15386,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXG2_15396
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0G_15394
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG_15386
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y62"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U3_spriteonM1_addsub0003(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y63"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U3_spriteonM1_addsub0003(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F_15440,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F_15440,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF_15431,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXF2_15426
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F_15440
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF_15431
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXFAST_15399,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_FASTCARRY_15428
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG_15417,
      I1 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF_15431,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYAND_15429
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXG2_15427,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_FASTCARRY_15428,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYAND_15429,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXFAST_15430
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0G_15425,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXF2_15426,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG_15417,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXG2_15427
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0G_15425
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG_15417
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X25Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0003(5),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(5)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y64"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0003(6),
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F_15471,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F_15471,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF_15462,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXF2_15457
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F_15471
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF_15462
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXFAST_15430,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_FASTCARRY_15459
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG_15448,
      I1 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF_15462,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYAND_15460
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXG2_15458,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_FASTCARRY_15459,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYAND_15460,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXFAST_15461
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y64"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0G_15456,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXF2_15457,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG_15448,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXG2_15458
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0G_15456
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG_15448
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y64"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U3_spriteonM1_addsub0003(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(7)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y65"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U3_spriteonM1_addsub0003(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(8)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F_15502,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F_15502,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF_15493,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXF2_15488
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F_15502
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF_15493
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXFAST_15492,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXFAST_15461,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_FASTCARRY_15490
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG_15479,
      I1 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF_15493,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYAND_15491
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXG2_15489,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_FASTCARRY_15490,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYAND_15491,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXFAST_15492
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y65"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0G_15487,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXF2_15488,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG_15479,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXG2_15489
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0G_15487
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG_15479
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X25Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0003(9),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(9)
    );
  U3_Madd_spriteonM1_addsub0001_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X23Y8"
    )
    port map (
      ADR0 => U3_CM1(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0001_lut_0_Q
    );
  U3_spriteonM1_addsub0001_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y8"
    )
    port map (
      O => U3_spriteonM1_addsub0001_0_LOGIC_ZERO_15519
    );
  U3_spriteonM1_addsub0001_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y8"
    )
    port map (
      O => U3_spriteonM1_addsub0001_0_LOGIC_ONE_15536
    );
  U3_spriteonM1_addsub0001_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_XORF_15537,
      O => U3_spriteonM1_addsub0001(0)
    );
  U3_spriteonM1_addsub0001_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y8"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_0_CYINIT_15535,
      I1 => U3_Madd_spriteonM1_addsub0001_lut_0_Q,
      O => U3_spriteonM1_addsub0001_0_XORF_15537
    );
  U3_spriteonM1_addsub0001_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y8"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_0_LOGIC_ONE_15536,
      IB => U3_spriteonM1_addsub0001_0_CYINIT_15535,
      SEL => U3_spriteonM1_addsub0001_0_CYSELF_15526,
      O => U3_Madd_spriteonM1_addsub0001_cy_0_Q
    );
  U3_spriteonM1_addsub0001_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_BXINV_15524,
      O => U3_spriteonM1_addsub0001_0_CYINIT_15535
    );
  U3_spriteonM1_addsub0001_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_lut_0_Q,
      O => U3_spriteonM1_addsub0001_0_CYSELF_15526
    );
  U3_spriteonM1_addsub0001_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM1_addsub0001_0_BXINV_15524
    );
  U3_spriteonM1_addsub0001_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_XORG_15522,
      O => U3_spriteonM1_addsub0001(1)
    );
  U3_spriteonM1_addsub0001_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y8"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_0_Q,
      I1 => U3_spriteonM1_addsub0001_0_G,
      O => U3_spriteonM1_addsub0001_0_XORG_15522
    );
  U3_spriteonM1_addsub0001_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_CYMUXG_15521,
      O => U3_Madd_spriteonM1_addsub0001_cy_1_Q
    );
  U3_spriteonM1_addsub0001_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y8"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_0_LOGIC_ZERO_15519,
      IB => U3_Madd_spriteonM1_addsub0001_cy_0_Q,
      SEL => U3_spriteonM1_addsub0001_0_CYSELG_15510,
      O => U3_spriteonM1_addsub0001_0_CYMUXG_15521
    );
  U3_spriteonM1_addsub0001_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_G,
      O => U3_spriteonM1_addsub0001_0_CYSELG_15510
    );
  U3_Madd_spriteonM1_addsub0001_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X23Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0001_lut_2_Q
    );
  U3_spriteonM1_addsub0001_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y9"
    )
    port map (
      O => U3_spriteonM1_addsub0001_2_LOGIC_ZERO_15555
    );
  U3_spriteonM1_addsub0001_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y9"
    )
    port map (
      O => U3_spriteonM1_addsub0001_2_LOGIC_ONE_15575
    );
  U3_spriteonM1_addsub0001_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_2_XORF_15576,
      O => U3_spriteonM1_addsub0001(2)
    );
  U3_spriteonM1_addsub0001_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y9"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_2_CYINIT_15574,
      I1 => U3_Madd_spriteonM1_addsub0001_lut_2_Q,
      O => U3_spriteonM1_addsub0001_2_XORF_15576
    );
  U3_spriteonM1_addsub0001_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y9"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_2_LOGIC_ONE_15575,
      IB => U3_spriteonM1_addsub0001_2_CYINIT_15574,
      SEL => U3_spriteonM1_addsub0001_2_CYSELF_15561,
      O => U3_Madd_spriteonM1_addsub0001_cy_2_Q
    );
  U3_spriteonM1_addsub0001_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y9"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_2_LOGIC_ONE_15575,
      IB => U3_spriteonM1_addsub0001_2_LOGIC_ONE_15575,
      SEL => U3_spriteonM1_addsub0001_2_CYSELF_15561,
      O => U3_spriteonM1_addsub0001_2_CYMUXF2_15556
    );
  U3_spriteonM1_addsub0001_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_1_Q,
      O => U3_spriteonM1_addsub0001_2_CYINIT_15574
    );
  U3_spriteonM1_addsub0001_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_lut_2_Q,
      O => U3_spriteonM1_addsub0001_2_CYSELF_15561
    );
  U3_spriteonM1_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_2_XORG_15563,
      O => U3_spriteonM1_addsub0001(3)
    );
  U3_spriteonM1_addsub0001_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y9"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_2_Q,
      I1 => U3_spriteonM1_addsub0001_2_G,
      O => U3_spriteonM1_addsub0001_2_XORG_15563
    );
  U3_spriteonM1_addsub0001_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_2_CYMUXFAST_15560,
      O => U3_Madd_spriteonM1_addsub0001_cy_3_Q
    );
  U3_spriteonM1_addsub0001_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_1_Q,
      O => U3_spriteonM1_addsub0001_2_FASTCARRY_15558
    );
  U3_spriteonM1_addsub0001_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y9"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_2_CYSELG_15546,
      I1 => U3_spriteonM1_addsub0001_2_CYSELF_15561,
      O => U3_spriteonM1_addsub0001_2_CYAND_15559
    );
  U3_spriteonM1_addsub0001_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y9"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_2_CYMUXG2_15557,
      IB => U3_spriteonM1_addsub0001_2_FASTCARRY_15558,
      SEL => U3_spriteonM1_addsub0001_2_CYAND_15559,
      O => U3_spriteonM1_addsub0001_2_CYMUXFAST_15560
    );
  U3_spriteonM1_addsub0001_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y9"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_2_LOGIC_ZERO_15555,
      IB => U3_spriteonM1_addsub0001_2_CYMUXF2_15556,
      SEL => U3_spriteonM1_addsub0001_2_CYSELG_15546,
      O => U3_spriteonM1_addsub0001_2_CYMUXG2_15557
    );
  U3_spriteonM1_addsub0001_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_2_G,
      O => U3_spriteonM1_addsub0001_2_CYSELG_15546
    );
  U3_Madd_spriteonM1_addsub0000_xor_4_111_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X23Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(4),
      O => U3_Madd_spriteonM1_addsub0000_xor_4_11
    );
  U3_spriteonM1_addsub0001_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y10"
    )
    port map (
      O => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_15594
    );
  U3_spriteonM1_addsub0001_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_4_XORF_15614,
      O => U3_spriteonM1_addsub0001(4)
    );
  U3_spriteonM1_addsub0001_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y10"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_4_CYINIT_15613,
      I1 => U3_Madd_spriteonM1_addsub0000_xor_4_11,
      O => U3_spriteonM1_addsub0001_4_XORF_15614
    );
  U3_spriteonM1_addsub0001_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y10"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_15594,
      IB => U3_spriteonM1_addsub0001_4_CYINIT_15613,
      SEL => U3_spriteonM1_addsub0001_4_CYSELF_15600,
      O => U3_Madd_spriteonM1_addsub0001_cy_4_Q
    );
  U3_spriteonM1_addsub0001_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y10"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_15594,
      IB => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_15594,
      SEL => U3_spriteonM1_addsub0001_4_CYSELF_15600,
      O => U3_spriteonM1_addsub0001_4_CYMUXF2_15595
    );
  U3_spriteonM1_addsub0001_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_3_Q,
      O => U3_spriteonM1_addsub0001_4_CYINIT_15613
    );
  U3_spriteonM1_addsub0001_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0000_xor_4_11,
      O => U3_spriteonM1_addsub0001_4_CYSELF_15600
    );
  U3_spriteonM1_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_4_XORG_15602,
      O => U3_spriteonM1_addsub0001(5)
    );
  U3_spriteonM1_addsub0001_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y10"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_4_Q,
      I1 => U3_Madd_spriteonM1_addsub0000_xor_5_11_15585,
      O => U3_spriteonM1_addsub0001_4_XORG_15602
    );
  U3_spriteonM1_addsub0001_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_4_CYMUXFAST_15599,
      O => U3_Madd_spriteonM1_addsub0001_cy_5_Q
    );
  U3_spriteonM1_addsub0001_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_3_Q,
      O => U3_spriteonM1_addsub0001_4_FASTCARRY_15597
    );
  U3_spriteonM1_addsub0001_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y10"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_4_CYSELG_15586,
      I1 => U3_spriteonM1_addsub0001_4_CYSELF_15600,
      O => U3_spriteonM1_addsub0001_4_CYAND_15598
    );
  U3_spriteonM1_addsub0001_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y10"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_4_CYMUXG2_15596,
      IB => U3_spriteonM1_addsub0001_4_FASTCARRY_15597,
      SEL => U3_spriteonM1_addsub0001_4_CYAND_15598,
      O => U3_spriteonM1_addsub0001_4_CYMUXFAST_15599
    );
  U3_spriteonM1_addsub0001_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y10"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_15594,
      IB => U3_spriteonM1_addsub0001_4_CYMUXF2_15595,
      SEL => U3_spriteonM1_addsub0001_4_CYSELG_15586,
      O => U3_spriteonM1_addsub0001_4_CYMUXG2_15596
    );
  U3_spriteonM1_addsub0001_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0000_xor_5_11_15585,
      O => U3_spriteonM1_addsub0001_4_CYSELG_15586
    );
  U3_Madd_spriteonM1_addsub0000_xor_5_111 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X23Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(4),
      ADR2 => VCC,
      ADR3 => U3_CM1(5),
      O => U3_Madd_spriteonM1_addsub0000_xor_5_11_15585
    );
  U3_Madd_spriteonM1_addsub0000_xor_6_111 : X_LUT4
    generic map(
      INIT => X"5AAA",
      LOC => "SLICE_X23Y11"
    )
    port map (
      ADR0 => U3_CM1(6),
      ADR1 => VCC,
      ADR2 => U3_CM1(5),
      ADR3 => U3_CM1(4),
      O => U3_Madd_spriteonM1_addsub0000_xor_6_11_15644
    );
  U3_spriteonM1_addsub0001_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y11"
    )
    port map (
      O => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_15634
    );
  U3_spriteonM1_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_6_XORF_15652,
      O => U3_spriteonM1_addsub0001(6)
    );
  U3_spriteonM1_addsub0001_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y11"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_6_CYINIT_15651,
      I1 => U3_Madd_spriteonM1_addsub0000_xor_6_11_15644,
      O => U3_spriteonM1_addsub0001_6_XORF_15652
    );
  U3_spriteonM1_addsub0001_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y11"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_15634,
      IB => U3_spriteonM1_addsub0001_6_CYINIT_15651,
      SEL => U3_spriteonM1_addsub0001_6_CYSELF_15640,
      O => U3_Madd_spriteonM1_addsub0001_cy_6_Q
    );
  U3_spriteonM1_addsub0001_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y11"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_15634,
      IB => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_15634,
      SEL => U3_spriteonM1_addsub0001_6_CYSELF_15640,
      O => U3_spriteonM1_addsub0001_6_CYMUXF2_15635
    );
  U3_spriteonM1_addsub0001_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_5_Q,
      O => U3_spriteonM1_addsub0001_6_CYINIT_15651
    );
  U3_spriteonM1_addsub0001_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0000_xor_6_11_15644,
      O => U3_spriteonM1_addsub0001_6_CYSELF_15640
    );
  U3_spriteonM1_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_6_XORG_15642,
      O => U3_spriteonM1_addsub0001(7)
    );
  U3_spriteonM1_addsub0001_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y11"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_6_Q,
      I1 => U3_Madd_spriteonM1_addsub0000_xor_7_11_15627,
      O => U3_spriteonM1_addsub0001_6_XORG_15642
    );
  U3_spriteonM1_addsub0001_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_5_Q,
      O => U3_spriteonM1_addsub0001_6_FASTCARRY_15637
    );
  U3_spriteonM1_addsub0001_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y11"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_6_CYSELG_15628,
      I1 => U3_spriteonM1_addsub0001_6_CYSELF_15640,
      O => U3_spriteonM1_addsub0001_6_CYAND_15638
    );
  U3_spriteonM1_addsub0001_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y11"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_6_CYMUXG2_15636,
      IB => U3_spriteonM1_addsub0001_6_FASTCARRY_15637,
      SEL => U3_spriteonM1_addsub0001_6_CYAND_15638,
      O => U3_spriteonM1_addsub0001_6_CYMUXFAST_15639
    );
  U3_spriteonM1_addsub0001_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y11"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_15634,
      IB => U3_spriteonM1_addsub0001_6_CYMUXF2_15635,
      SEL => U3_spriteonM1_addsub0001_6_CYSELG_15628,
      O => U3_spriteonM1_addsub0001_6_CYMUXG2_15636
    );
  U3_spriteonM1_addsub0001_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0000_xor_7_11_15627,
      O => U3_spriteonM1_addsub0001_6_CYSELG_15628
    );
  U3_Madd_spriteonM1_addsub0000_xor_7_111 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X23Y11"
    )
    port map (
      ADR0 => U3_CM1(6),
      ADR1 => U3_CM1(7),
      ADR2 => U3_CM1(5),
      ADR3 => U3_CM1(4),
      O => U3_Madd_spriteonM1_addsub0000_xor_7_11_15627
    );
  U3_spriteonM1_addsub0000_8_21 : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X23Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(8),
      ADR2 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0000_8_2_15672
    );
  U3_spriteonM1_addsub0001_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y12"
    )
    port map (
      O => U3_spriteonM1_addsub0001_8_LOGIC_ZERO_15682
    );
  U3_spriteonM1_addsub0001_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_8_XORF_15683,
      O => U3_spriteonM1_addsub0001(8)
    );
  U3_spriteonM1_addsub0001_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y12"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_8_CYINIT_15681,
      I1 => U3_spriteonM1_addsub0000_8_2_15672,
      O => U3_spriteonM1_addsub0001_8_XORF_15683
    );
  U3_spriteonM1_addsub0001_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y12"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_8_LOGIC_ZERO_15682,
      IB => U3_spriteonM1_addsub0001_8_CYINIT_15681,
      SEL => U3_spriteonM1_addsub0001_8_CYSELF_15673,
      O => U3_Madd_spriteonM1_addsub0001_cy_8_Q
    );
  U3_spriteonM1_addsub0001_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_6_CYMUXFAST_15639,
      O => U3_spriteonM1_addsub0001_8_CYINIT_15681
    );
  U3_spriteonM1_addsub0001_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_8_2_15672,
      O => U3_spriteonM1_addsub0001_8_CYSELF_15673
    );
  U3_spriteonM1_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_8_XORG_15670,
      O => U3_spriteonM1_addsub0001(9)
    );
  U3_spriteonM1_addsub0001_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y12"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_8_Q,
      I1 => U3_spriteonM1_addsub0000_9_1_15667,
      O => U3_spriteonM1_addsub0001_8_XORG_15670
    );
  U3_spriteonM1_addsub0000_9_11 : X_LUT4
    generic map(
      INIT => X"F30C",
      LOC => "SLICE_X23Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(8),
      ADR2 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR3 => U3_CM1(9),
      O => U3_spriteonM1_addsub0000_9_1_15667
    );
  U3_Madd_spriteonM1_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X29Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM1(0),
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0002_lut(0)
    );
  U3_spriteonM1_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X29Y63"
    )
    port map (
      O => U3_spriteonM1_addsub0002_0_LOGIC_ONE_15701
    );
  U3_spriteonM1_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_0_XORF_15718,
      O => U3_spriteonM1_addsub0002(0)
    );
  U3_spriteonM1_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y63"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_0_CYINIT_15717,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(0),
      O => U3_spriteonM1_addsub0002_0_XORF_15718
    );
  U3_spriteonM1_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y63"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_0_LOGIC_ONE_15701,
      IB => U3_spriteonM1_addsub0002_0_CYINIT_15717,
      SEL => U3_spriteonM1_addsub0002_0_CYSELF_15708,
      O => U3_Madd_spriteonM1_addsub0002_cy_0_Q
    );
  U3_spriteonM1_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_0_BXINV_15706,
      O => U3_spriteonM1_addsub0002_0_CYINIT_15717
    );
  U3_spriteonM1_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(0),
      O => U3_spriteonM1_addsub0002_0_CYSELF_15708
    );
  U3_spriteonM1_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM1_addsub0002_0_BXINV_15706
    );
  U3_spriteonM1_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_0_XORG_15704,
      O => U3_spriteonM1_addsub0002(1)
    );
  U3_spriteonM1_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y63"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_0_Q,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(1),
      O => U3_spriteonM1_addsub0002_0_XORG_15704
    );
  U3_spriteonM1_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_0_CYMUXG_15703,
      O => U3_Madd_spriteonM1_addsub0002_cy_1_Q
    );
  U3_spriteonM1_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y63"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_0_LOGIC_ONE_15701,
      IB => U3_Madd_spriteonM1_addsub0002_cy_0_Q,
      SEL => U3_spriteonM1_addsub0002_0_CYSELG_15692,
      O => U3_spriteonM1_addsub0002_0_CYMUXG_15703
    );
  U3_spriteonM1_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(1),
      O => U3_spriteonM1_addsub0002_0_CYSELG_15692
    );
  U3_Madd_spriteonM1_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X29Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(1),
      O => U3_Madd_spriteonM1_addsub0002_lut(1)
    );
  U3_Madd_spriteonM1_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X29Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0002_lut(2)
    );
  U3_spriteonM1_addsub0002_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      O => U3_spriteonM1_addsub0002_2_LOGIC_ONE_15736
    );
  U3_spriteonM1_addsub0002_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_2_XORF_15756,
      O => U3_spriteonM1_addsub0002(2)
    );
  U3_spriteonM1_addsub0002_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_2_CYINIT_15755,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(2),
      O => U3_spriteonM1_addsub0002_2_XORF_15756
    );
  U3_spriteonM1_addsub0002_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_2_LOGIC_ONE_15736,
      IB => U3_spriteonM1_addsub0002_2_CYINIT_15755,
      SEL => U3_spriteonM1_addsub0002_2_CYSELF_15742,
      O => U3_Madd_spriteonM1_addsub0002_cy_2_Q
    );
  U3_spriteonM1_addsub0002_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_2_LOGIC_ONE_15736,
      IB => U3_spriteonM1_addsub0002_2_LOGIC_ONE_15736,
      SEL => U3_spriteonM1_addsub0002_2_CYSELF_15742,
      O => U3_spriteonM1_addsub0002_2_CYMUXF2_15737
    );
  U3_spriteonM1_addsub0002_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_1_Q,
      O => U3_spriteonM1_addsub0002_2_CYINIT_15755
    );
  U3_spriteonM1_addsub0002_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(2),
      O => U3_spriteonM1_addsub0002_2_CYSELF_15742
    );
  U3_spriteonM1_addsub0002_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_2_XORG_15744,
      O => U3_spriteonM1_addsub0002(3)
    );
  U3_spriteonM1_addsub0002_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_2_Q,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(3),
      O => U3_spriteonM1_addsub0002_2_XORG_15744
    );
  U3_spriteonM1_addsub0002_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_2_CYMUXFAST_15741,
      O => U3_Madd_spriteonM1_addsub0002_cy_3_Q
    );
  U3_spriteonM1_addsub0002_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_1_Q,
      O => U3_spriteonM1_addsub0002_2_FASTCARRY_15739
    );
  U3_spriteonM1_addsub0002_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_2_CYSELG_15727,
      I1 => U3_spriteonM1_addsub0002_2_CYSELF_15742,
      O => U3_spriteonM1_addsub0002_2_CYAND_15740
    );
  U3_spriteonM1_addsub0002_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_2_CYMUXG2_15738,
      IB => U3_spriteonM1_addsub0002_2_FASTCARRY_15739,
      SEL => U3_spriteonM1_addsub0002_2_CYAND_15740,
      O => U3_spriteonM1_addsub0002_2_CYMUXFAST_15741
    );
  U3_spriteonM1_addsub0002_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_2_LOGIC_ONE_15736,
      IB => U3_spriteonM1_addsub0002_2_CYMUXF2_15737,
      SEL => U3_spriteonM1_addsub0002_2_CYSELG_15727,
      O => U3_spriteonM1_addsub0002_2_CYMUXG2_15738
    );
  U3_spriteonM1_addsub0002_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(3),
      O => U3_spriteonM1_addsub0002_2_CYSELG_15727
    );
  U3_Madd_spriteonM1_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X29Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM1(3),
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0002_lut(3)
    );
  U3_Madd_spriteonM1_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X29Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(4),
      O => U3_Madd_spriteonM1_addsub0002_lut(4)
    );
  U3_spriteonM1_addsub0002_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      O => U3_spriteonM1_addsub0002_4_LOGIC_ZERO_15774
    );
  U3_spriteonM1_addsub0002_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      O => U3_spriteonM1_addsub0002_4_LOGIC_ONE_15794
    );
  U3_spriteonM1_addsub0002_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_4_XORF_15795,
      O => U3_spriteonM1_addsub0002(4)
    );
  U3_spriteonM1_addsub0002_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_4_CYINIT_15793,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(4),
      O => U3_spriteonM1_addsub0002_4_XORF_15795
    );
  U3_spriteonM1_addsub0002_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_4_LOGIC_ONE_15794,
      IB => U3_spriteonM1_addsub0002_4_CYINIT_15793,
      SEL => U3_spriteonM1_addsub0002_4_CYSELF_15780,
      O => U3_Madd_spriteonM1_addsub0002_cy_4_Q
    );
  U3_spriteonM1_addsub0002_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_4_LOGIC_ONE_15794,
      IB => U3_spriteonM1_addsub0002_4_LOGIC_ONE_15794,
      SEL => U3_spriteonM1_addsub0002_4_CYSELF_15780,
      O => U3_spriteonM1_addsub0002_4_CYMUXF2_15775
    );
  U3_spriteonM1_addsub0002_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_3_Q,
      O => U3_spriteonM1_addsub0002_4_CYINIT_15793
    );
  U3_spriteonM1_addsub0002_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(4),
      O => U3_spriteonM1_addsub0002_4_CYSELF_15780
    );
  U3_spriteonM1_addsub0002_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_4_XORG_15782,
      O => U3_spriteonM1_addsub0002(5)
    );
  U3_spriteonM1_addsub0002_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_4_Q,
      I1 => U3_spriteonM1_addsub0002_4_G,
      O => U3_spriteonM1_addsub0002_4_XORG_15782
    );
  U3_spriteonM1_addsub0002_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_4_CYMUXFAST_15779,
      O => U3_Madd_spriteonM1_addsub0002_cy_5_Q
    );
  U3_spriteonM1_addsub0002_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_3_Q,
      O => U3_spriteonM1_addsub0002_4_FASTCARRY_15777
    );
  U3_spriteonM1_addsub0002_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_4_CYSELG_15765,
      I1 => U3_spriteonM1_addsub0002_4_CYSELF_15780,
      O => U3_spriteonM1_addsub0002_4_CYAND_15778
    );
  U3_spriteonM1_addsub0002_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_4_CYMUXG2_15776,
      IB => U3_spriteonM1_addsub0002_4_FASTCARRY_15777,
      SEL => U3_spriteonM1_addsub0002_4_CYAND_15778,
      O => U3_spriteonM1_addsub0002_4_CYMUXFAST_15779
    );
  U3_spriteonM1_addsub0002_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_4_LOGIC_ZERO_15774,
      IB => U3_spriteonM1_addsub0002_4_CYMUXF2_15775,
      SEL => U3_spriteonM1_addsub0002_4_CYSELG_15765,
      O => U3_spriteonM1_addsub0002_4_CYMUXG2_15776
    );
  U3_spriteonM1_addsub0002_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_4_G,
      O => U3_spriteonM1_addsub0002_4_CYSELG_15765
    );
  U3_spriteonM1_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      O => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_15813
    );
  U3_spriteonM1_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_XORF_15833,
      O => U3_spriteonM1_addsub0002(6)
    );
  U3_spriteonM1_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_6_CYINIT_15832,
      I1 => U3_spriteonM1_addsub0002_6_F,
      O => U3_spriteonM1_addsub0002_6_XORF_15833
    );
  U3_spriteonM1_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_15813,
      IB => U3_spriteonM1_addsub0002_6_CYINIT_15832,
      SEL => U3_spriteonM1_addsub0002_6_CYSELF_15819,
      O => U3_Madd_spriteonM1_addsub0002_cy_6_Q
    );
  U3_spriteonM1_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_15813,
      IB => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_15813,
      SEL => U3_spriteonM1_addsub0002_6_CYSELF_15819,
      O => U3_spriteonM1_addsub0002_6_CYMUXF2_15814
    );
  U3_spriteonM1_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_5_Q,
      O => U3_spriteonM1_addsub0002_6_CYINIT_15832
    );
  U3_spriteonM1_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_F,
      O => U3_spriteonM1_addsub0002_6_CYSELF_15819
    );
  U3_spriteonM1_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_XORG_15821,
      O => U3_spriteonM1_addsub0002(7)
    );
  U3_spriteonM1_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_6_Q,
      I1 => U3_spriteonM1_addsub0002_6_G,
      O => U3_spriteonM1_addsub0002_6_XORG_15821
    );
  U3_spriteonM1_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_5_Q,
      O => U3_spriteonM1_addsub0002_6_FASTCARRY_15816
    );
  U3_spriteonM1_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_6_CYSELG_15804,
      I1 => U3_spriteonM1_addsub0002_6_CYSELF_15819,
      O => U3_spriteonM1_addsub0002_6_CYAND_15817
    );
  U3_spriteonM1_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_6_CYMUXG2_15815,
      IB => U3_spriteonM1_addsub0002_6_FASTCARRY_15816,
      SEL => U3_spriteonM1_addsub0002_6_CYAND_15817,
      O => U3_spriteonM1_addsub0002_6_CYMUXFAST_15818
    );
  U3_spriteonM1_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_15813,
      IB => U3_spriteonM1_addsub0002_6_CYMUXF2_15814,
      SEL => U3_spriteonM1_addsub0002_6_CYSELG_15804,
      O => U3_spriteonM1_addsub0002_6_CYMUXG2_15815
    );
  U3_spriteonM1_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_G,
      O => U3_spriteonM1_addsub0002_6_CYSELG_15804
    );
  U3_spriteonM1_addsub0002_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      O => U3_spriteonM1_addsub0002_8_LOGIC_ZERO_15863
    );
  U3_spriteonM1_addsub0002_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_8_XORF_15864,
      O => U3_spriteonM1_addsub0002(8)
    );
  U3_spriteonM1_addsub0002_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_8_CYINIT_15862,
      I1 => U3_spriteonM1_addsub0002_8_F,
      O => U3_spriteonM1_addsub0002_8_XORF_15864
    );
  U3_spriteonM1_addsub0002_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_8_LOGIC_ZERO_15863,
      IB => U3_spriteonM1_addsub0002_8_CYINIT_15862,
      SEL => U3_spriteonM1_addsub0002_8_CYSELF_15853,
      O => U3_Madd_spriteonM1_addsub0002_cy_8_Q
    );
  U3_spriteonM1_addsub0002_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_CYMUXFAST_15818,
      O => U3_spriteonM1_addsub0002_8_CYINIT_15862
    );
  U3_spriteonM1_addsub0002_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_8_F,
      O => U3_spriteonM1_addsub0002_8_CYSELF_15853
    );
  U3_spriteonM1_addsub0002_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_8_XORG_15850,
      O => U3_spriteonM1_addsub0002(9)
    );
  U3_spriteonM1_addsub0002_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_8_Q,
      I1 => U3_RM1_9_rt_15847,
      O => U3_spriteonM1_addsub0002_8_XORG_15850
    );
  U3_RM1_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(9),
      O => U3_RM1_9_rt_15847
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X13Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(0),
      ADR2 => U3_C2(0),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X13Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F_15894,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT_15895,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF_15886,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X13Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV_15884,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT_15895
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F_15894
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF_15886
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV_15884
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X13Y49"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G_15881,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG_15873,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG_15883
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G_15881
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG_15873
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X13Y49"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => VCC,
      ADR2 => U3_C2(1),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X13Y50"
    )
    port map (
      ADR0 => U3_C2(2),
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_15926,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_15926,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_15917,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2_15912
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_15926
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_15917
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG_15883,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY_15914
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y50"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_15903,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_15917,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND_15915
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2_15913,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY_15914,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND_15915,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST_15916
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y50"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G_15911,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2_15912,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_15903,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2_15913
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G_15911
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_15903
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X13Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => U3_C2(3),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X13Y51"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y51"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_15957,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_15957,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_15948,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2_15943
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_15957
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_15948
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST_15916,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY_15945
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y51"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_15935,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_15948,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND_15946
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y51"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2_15944,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY_15945,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND_15946,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST_15947
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y51"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G_15942,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2_15943,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_15935,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2_15944
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G_15942
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_15935
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X13Y51"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U3_C2(5),
      ADR2 => U3_C2(4),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(5)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C69",
      LOC => "SLICE_X13Y52"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U2_hcs(6),
      ADR2 => U3_C2(6),
      ADR3 => U3_C2(5),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y52"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_15988,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_15988,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_15981,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2_15976
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_15988
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_15981
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST_15947,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY_15978
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y52"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_15967,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_15981,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND_15979
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y52"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2_15977,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY_15978,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND_15979,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST_15980
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y52"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G_15975,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2_15976,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_15967,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2_15977
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G_15975
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_15967
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X13Y52"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_spriteon2_addsub0000_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(7)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X13Y53"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U2_hcs(8),
      ADR2 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR3 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(8)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y53"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_16019,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_16019,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_16012,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2_16007
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_16019
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_16012
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST_16011,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST_15980,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY_16009
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X13Y53"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_15998,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_16012,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND_16010
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X13Y53"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2_16008,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY_16009,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND_16010,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST_16011
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X13Y53"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G_16006,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2_16007,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_15998,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2_16008
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G_16006
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_15998
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X13Y53"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteon2_addsub0000_9_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(9)
    );
  U3_Madd_spriteonM1_addsub0003_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X27Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0003_lut_0_Q
    );
  U3_spriteonM1_addsub0003_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y63"
    )
    port map (
      O => U3_spriteonM1_addsub0003_0_LOGIC_ZERO_16036
    );
  U3_spriteonM1_addsub0003_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y63"
    )
    port map (
      O => U3_spriteonM1_addsub0003_0_LOGIC_ONE_16053
    );
  U3_spriteonM1_addsub0003_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_XORF_16054,
      O => U3_spriteonM1_addsub0003(0)
    );
  U3_spriteonM1_addsub0003_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y63"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_0_CYINIT_16052,
      I1 => U3_Madd_spriteonM1_addsub0003_lut_0_Q,
      O => U3_spriteonM1_addsub0003_0_XORF_16054
    );
  U3_spriteonM1_addsub0003_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y63"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_0_LOGIC_ONE_16053,
      IB => U3_spriteonM1_addsub0003_0_CYINIT_16052,
      SEL => U3_spriteonM1_addsub0003_0_CYSELF_16043,
      O => U3_Madd_spriteonM1_addsub0003_cy_0_Q
    );
  U3_spriteonM1_addsub0003_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_BXINV_16041,
      O => U3_spriteonM1_addsub0003_0_CYINIT_16052
    );
  U3_spriteonM1_addsub0003_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_lut_0_Q,
      O => U3_spriteonM1_addsub0003_0_CYSELF_16043
    );
  U3_spriteonM1_addsub0003_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM1_addsub0003_0_BXINV_16041
    );
  U3_spriteonM1_addsub0003_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_XORG_16039,
      O => U3_spriteonM1_addsub0003(1)
    );
  U3_spriteonM1_addsub0003_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y63"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_0_Q,
      I1 => U3_spriteonM1_addsub0003_0_G,
      O => U3_spriteonM1_addsub0003_0_XORG_16039
    );
  U3_spriteonM1_addsub0003_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_CYMUXG_16038,
      O => U3_Madd_spriteonM1_addsub0003_cy_1_Q
    );
  U3_spriteonM1_addsub0003_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y63"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_0_LOGIC_ZERO_16036,
      IB => U3_Madd_spriteonM1_addsub0003_cy_0_Q,
      SEL => U3_spriteonM1_addsub0003_0_CYSELG_16027,
      O => U3_spriteonM1_addsub0003_0_CYMUXG_16038
    );
  U3_spriteonM1_addsub0003_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_G,
      O => U3_spriteonM1_addsub0003_0_CYSELG_16027
    );
  U3_Madd_spriteonM1_addsub0003_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X27Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0003_lut_2_Q
    );
  U3_spriteonM1_addsub0003_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y64"
    )
    port map (
      O => U3_spriteonM1_addsub0003_2_LOGIC_ZERO_16072
    );
  U3_spriteonM1_addsub0003_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y64"
    )
    port map (
      O => U3_spriteonM1_addsub0003_2_LOGIC_ONE_16092
    );
  U3_spriteonM1_addsub0003_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_2_XORF_16093,
      O => U3_spriteonM1_addsub0003(2)
    );
  U3_spriteonM1_addsub0003_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y64"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_2_CYINIT_16091,
      I1 => U3_Madd_spriteonM1_addsub0003_lut_2_Q,
      O => U3_spriteonM1_addsub0003_2_XORF_16093
    );
  U3_spriteonM1_addsub0003_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y64"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_2_LOGIC_ONE_16092,
      IB => U3_spriteonM1_addsub0003_2_CYINIT_16091,
      SEL => U3_spriteonM1_addsub0003_2_CYSELF_16078,
      O => U3_Madd_spriteonM1_addsub0003_cy_2_Q
    );
  U3_spriteonM1_addsub0003_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y64"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_2_LOGIC_ONE_16092,
      IB => U3_spriteonM1_addsub0003_2_LOGIC_ONE_16092,
      SEL => U3_spriteonM1_addsub0003_2_CYSELF_16078,
      O => U3_spriteonM1_addsub0003_2_CYMUXF2_16073
    );
  U3_spriteonM1_addsub0003_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_1_Q,
      O => U3_spriteonM1_addsub0003_2_CYINIT_16091
    );
  U3_spriteonM1_addsub0003_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_lut_2_Q,
      O => U3_spriteonM1_addsub0003_2_CYSELF_16078
    );
  U3_spriteonM1_addsub0003_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_2_XORG_16080,
      O => U3_spriteonM1_addsub0003(3)
    );
  U3_spriteonM1_addsub0003_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y64"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_2_Q,
      I1 => U3_spriteonM1_addsub0003_2_G,
      O => U3_spriteonM1_addsub0003_2_XORG_16080
    );
  U3_spriteonM1_addsub0003_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_2_CYMUXFAST_16077,
      O => U3_Madd_spriteonM1_addsub0003_cy_3_Q
    );
  U3_spriteonM1_addsub0003_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_1_Q,
      O => U3_spriteonM1_addsub0003_2_FASTCARRY_16075
    );
  U3_spriteonM1_addsub0003_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y64"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_2_CYSELG_16063,
      I1 => U3_spriteonM1_addsub0003_2_CYSELF_16078,
      O => U3_spriteonM1_addsub0003_2_CYAND_16076
    );
  U3_spriteonM1_addsub0003_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y64"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_2_CYMUXG2_16074,
      IB => U3_spriteonM1_addsub0003_2_FASTCARRY_16075,
      SEL => U3_spriteonM1_addsub0003_2_CYAND_16076,
      O => U3_spriteonM1_addsub0003_2_CYMUXFAST_16077
    );
  U3_spriteonM1_addsub0003_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y64"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_2_LOGIC_ZERO_16072,
      IB => U3_spriteonM1_addsub0003_2_CYMUXF2_16073,
      SEL => U3_spriteonM1_addsub0003_2_CYSELG_16063,
      O => U3_spriteonM1_addsub0003_2_CYMUXG2_16074
    );
  U3_spriteonM1_addsub0003_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_2_G,
      O => U3_spriteonM1_addsub0003_2_CYSELG_16063
    );
  U3_spriteonM1_addsub0003_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y65"
    )
    port map (
      O => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_16111
    );
  U3_spriteonM1_addsub0003_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_XORF_16131,
      O => U3_spriteonM1_addsub0003(4)
    );
  U3_spriteonM1_addsub0003_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y65"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_4_CYINIT_16130,
      I1 => U3_spriteonM1_addsub0003_4_F,
      O => U3_spriteonM1_addsub0003_4_XORF_16131
    );
  U3_spriteonM1_addsub0003_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y65"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_16111,
      IB => U3_spriteonM1_addsub0003_4_CYINIT_16130,
      SEL => U3_spriteonM1_addsub0003_4_CYSELF_16117,
      O => U3_Madd_spriteonM1_addsub0003_cy_4_Q
    );
  U3_spriteonM1_addsub0003_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y65"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_16111,
      IB => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_16111,
      SEL => U3_spriteonM1_addsub0003_4_CYSELF_16117,
      O => U3_spriteonM1_addsub0003_4_CYMUXF2_16112
    );
  U3_spriteonM1_addsub0003_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_3_Q,
      O => U3_spriteonM1_addsub0003_4_CYINIT_16130
    );
  U3_spriteonM1_addsub0003_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_F,
      O => U3_spriteonM1_addsub0003_4_CYSELF_16117
    );
  U3_spriteonM1_addsub0003_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_XORG_16119,
      O => U3_spriteonM1_addsub0003(5)
    );
  U3_spriteonM1_addsub0003_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y65"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_4_Q,
      I1 => U3_spriteonM1_addsub0003_4_G,
      O => U3_spriteonM1_addsub0003_4_XORG_16119
    );
  U3_spriteonM1_addsub0003_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_CYMUXFAST_16116,
      O => U3_Madd_spriteonM1_addsub0003_cy_5_Q
    );
  U3_spriteonM1_addsub0003_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_3_Q,
      O => U3_spriteonM1_addsub0003_4_FASTCARRY_16114
    );
  U3_spriteonM1_addsub0003_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y65"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_4_CYSELG_16102,
      I1 => U3_spriteonM1_addsub0003_4_CYSELF_16117,
      O => U3_spriteonM1_addsub0003_4_CYAND_16115
    );
  U3_spriteonM1_addsub0003_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y65"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_4_CYMUXG2_16113,
      IB => U3_spriteonM1_addsub0003_4_FASTCARRY_16114,
      SEL => U3_spriteonM1_addsub0003_4_CYAND_16115,
      O => U3_spriteonM1_addsub0003_4_CYMUXFAST_16116
    );
  U3_spriteonM1_addsub0003_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y65"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_16111,
      IB => U3_spriteonM1_addsub0003_4_CYMUXF2_16112,
      SEL => U3_spriteonM1_addsub0003_4_CYSELG_16102,
      O => U3_spriteonM1_addsub0003_4_CYMUXG2_16113
    );
  U3_spriteonM1_addsub0003_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_G,
      O => U3_spriteonM1_addsub0003_4_CYSELG_16102
    );
  U3_spriteonM1_addsub0003_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y66"
    )
    port map (
      O => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_16149
    );
  U3_spriteonM1_addsub0003_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_XORF_16169,
      O => U3_spriteonM1_addsub0003(6)
    );
  U3_spriteonM1_addsub0003_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y66"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_6_CYINIT_16168,
      I1 => U3_spriteonM1_addsub0003_6_F,
      O => U3_spriteonM1_addsub0003_6_XORF_16169
    );
  U3_spriteonM1_addsub0003_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y66"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_16149,
      IB => U3_spriteonM1_addsub0003_6_CYINIT_16168,
      SEL => U3_spriteonM1_addsub0003_6_CYSELF_16155,
      O => U3_Madd_spriteonM1_addsub0003_cy_6_Q
    );
  U3_spriteonM1_addsub0003_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y66"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_16149,
      IB => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_16149,
      SEL => U3_spriteonM1_addsub0003_6_CYSELF_16155,
      O => U3_spriteonM1_addsub0003_6_CYMUXF2_16150
    );
  U3_spriteonM1_addsub0003_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_5_Q,
      O => U3_spriteonM1_addsub0003_6_CYINIT_16168
    );
  U3_spriteonM1_addsub0003_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_F,
      O => U3_spriteonM1_addsub0003_6_CYSELF_16155
    );
  U3_spriteonM1_addsub0003_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_XORG_16157,
      O => U3_spriteonM1_addsub0003(7)
    );
  U3_spriteonM1_addsub0003_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y66"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_6_Q,
      I1 => U3_spriteonM1_addsub0003_6_G,
      O => U3_spriteonM1_addsub0003_6_XORG_16157
    );
  U3_spriteonM1_addsub0003_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_5_Q,
      O => U3_spriteonM1_addsub0003_6_FASTCARRY_16152
    );
  U3_spriteonM1_addsub0003_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y66"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_6_CYSELG_16140,
      I1 => U3_spriteonM1_addsub0003_6_CYSELF_16155,
      O => U3_spriteonM1_addsub0003_6_CYAND_16153
    );
  U3_spriteonM1_addsub0003_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y66"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_6_CYMUXG2_16151,
      IB => U3_spriteonM1_addsub0003_6_FASTCARRY_16152,
      SEL => U3_spriteonM1_addsub0003_6_CYAND_16153,
      O => U3_spriteonM1_addsub0003_6_CYMUXFAST_16154
    );
  U3_spriteonM1_addsub0003_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y66"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_16149,
      IB => U3_spriteonM1_addsub0003_6_CYMUXF2_16150,
      SEL => U3_spriteonM1_addsub0003_6_CYSELG_16140,
      O => U3_spriteonM1_addsub0003_6_CYMUXG2_16151
    );
  U3_spriteonM1_addsub0003_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_G,
      O => U3_spriteonM1_addsub0003_6_CYSELG_16140
    );
  U3_spriteonM1_addsub0003_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y67"
    )
    port map (
      O => U3_spriteonM1_addsub0003_8_LOGIC_ZERO_16199
    );
  U3_spriteonM1_addsub0003_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_8_XORF_16200,
      O => U3_spriteonM1_addsub0003(8)
    );
  U3_spriteonM1_addsub0003_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y67"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_8_CYINIT_16198,
      I1 => U3_spriteonM1_addsub0003_8_F,
      O => U3_spriteonM1_addsub0003_8_XORF_16200
    );
  U3_spriteonM1_addsub0003_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y67"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_8_LOGIC_ZERO_16199,
      IB => U3_spriteonM1_addsub0003_8_CYINIT_16198,
      SEL => U3_spriteonM1_addsub0003_8_CYSELF_16189,
      O => U3_Madd_spriteonM1_addsub0003_cy_8_Q
    );
  U3_spriteonM1_addsub0003_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_CYMUXFAST_16154,
      O => U3_spriteonM1_addsub0003_8_CYINIT_16198
    );
  U3_spriteonM1_addsub0003_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_8_F,
      O => U3_spriteonM1_addsub0003_8_CYSELF_16189
    );
  U3_spriteonM1_addsub0003_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_8_XORG_16186,
      O => U3_spriteonM1_addsub0003(9)
    );
  U3_spriteonM1_addsub0003_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y67"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_8_Q,
      I1 => U3_spriteonM1_addsub0002_9_rt_16183,
      O => U3_spriteonM1_addsub0003_8_XORG_16186
    );
  U3_spriteonM1_addsub0002_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(9),
      O => U3_spriteonM1_addsub0002_9_rt_16183
    );
  nes_Madd_scalar_next_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X51Y1"
    )
    port map (
      ADR0 => nes_scalar_reg(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Madd_scalar_next_addsub0000_lut(0)
    );
  nes_scalar_next_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      O => nes_scalar_next_addsub0000_0_LOGIC_ZERO_16218
    );
  nes_scalar_next_addsub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      O => nes_scalar_next_addsub0000_0_LOGIC_ONE_16235
    );
  nes_scalar_next_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_XORF_16236,
      O => nes_scalar_next_addsub0000(0)
    );
  nes_scalar_next_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_0_CYINIT_16234,
      I1 => nes_Madd_scalar_next_addsub0000_lut(0),
      O => nes_scalar_next_addsub0000_0_XORF_16236
    );
  nes_scalar_next_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      IA => nes_scalar_next_addsub0000_0_LOGIC_ONE_16235,
      IB => nes_scalar_next_addsub0000_0_CYINIT_16234,
      SEL => nes_scalar_next_addsub0000_0_CYSELF_16225,
      O => nes_Madd_scalar_next_addsub0000_cy_0_Q
    );
  nes_scalar_next_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_BXINV_16223,
      O => nes_scalar_next_addsub0000_0_CYINIT_16234
    );
  nes_scalar_next_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_lut(0),
      O => nes_scalar_next_addsub0000_0_CYSELF_16225
    );
  nes_scalar_next_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => nes_scalar_next_addsub0000_0_BXINV_16223
    );
  nes_scalar_next_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_XORG_16221,
      O => nes_scalar_next_addsub0000(1)
    );
  nes_scalar_next_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_0_Q,
      I1 => nes_scalar_next_addsub0000_0_G,
      O => nes_scalar_next_addsub0000_0_XORG_16221
    );
  nes_scalar_next_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_CYMUXG_16220,
      O => nes_Madd_scalar_next_addsub0000_cy_1_Q
    );
  nes_scalar_next_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y1"
    )
    port map (
      IA => nes_scalar_next_addsub0000_0_LOGIC_ZERO_16218,
      IB => nes_Madd_scalar_next_addsub0000_cy_0_Q,
      SEL => nes_scalar_next_addsub0000_0_CYSELG_16209,
      O => nes_scalar_next_addsub0000_0_CYMUXG_16220
    );
  nes_scalar_next_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_G,
      O => nes_scalar_next_addsub0000_0_CYSELG_16209
    );
  nes_scalar_next_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      O => nes_scalar_next_addsub0000_2_LOGIC_ZERO_16254
    );
  nes_scalar_next_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_XORF_16274,
      O => nes_scalar_next_addsub0000(2)
    );
  nes_scalar_next_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_2_CYINIT_16273,
      I1 => nes_scalar_next_addsub0000_2_F,
      O => nes_scalar_next_addsub0000_2_XORF_16274
    );
  nes_scalar_next_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_LOGIC_ZERO_16254,
      IB => nes_scalar_next_addsub0000_2_CYINIT_16273,
      SEL => nes_scalar_next_addsub0000_2_CYSELF_16260,
      O => nes_Madd_scalar_next_addsub0000_cy_2_Q
    );
  nes_scalar_next_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_LOGIC_ZERO_16254,
      IB => nes_scalar_next_addsub0000_2_LOGIC_ZERO_16254,
      SEL => nes_scalar_next_addsub0000_2_CYSELF_16260,
      O => nes_scalar_next_addsub0000_2_CYMUXF2_16255
    );
  nes_scalar_next_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_1_Q,
      O => nes_scalar_next_addsub0000_2_CYINIT_16273
    );
  nes_scalar_next_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_F,
      O => nes_scalar_next_addsub0000_2_CYSELF_16260
    );
  nes_scalar_next_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_XORG_16262,
      O => nes_scalar_next_addsub0000(3)
    );
  nes_scalar_next_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_2_Q,
      I1 => nes_scalar_next_addsub0000_2_G,
      O => nes_scalar_next_addsub0000_2_XORG_16262
    );
  nes_scalar_next_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_CYMUXFAST_16259,
      O => nes_Madd_scalar_next_addsub0000_cy_3_Q
    );
  nes_scalar_next_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_1_Q,
      O => nes_scalar_next_addsub0000_2_FASTCARRY_16257
    );
  nes_scalar_next_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_2_CYSELG_16245,
      I1 => nes_scalar_next_addsub0000_2_CYSELF_16260,
      O => nes_scalar_next_addsub0000_2_CYAND_16258
    );
  nes_scalar_next_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_CYMUXG2_16256,
      IB => nes_scalar_next_addsub0000_2_FASTCARRY_16257,
      SEL => nes_scalar_next_addsub0000_2_CYAND_16258,
      O => nes_scalar_next_addsub0000_2_CYMUXFAST_16259
    );
  nes_scalar_next_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y2"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_LOGIC_ZERO_16254,
      IB => nes_scalar_next_addsub0000_2_CYMUXF2_16255,
      SEL => nes_scalar_next_addsub0000_2_CYSELG_16245,
      O => nes_scalar_next_addsub0000_2_CYMUXG2_16256
    );
  nes_scalar_next_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_G,
      O => nes_scalar_next_addsub0000_2_CYSELG_16245
    );
  nes_scalar_next_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      O => nes_scalar_next_addsub0000_4_LOGIC_ZERO_16292
    );
  nes_scalar_next_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_XORF_16312,
      O => nes_scalar_next_addsub0000(4)
    );
  nes_scalar_next_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_4_CYINIT_16311,
      I1 => nes_scalar_next_addsub0000_4_F,
      O => nes_scalar_next_addsub0000_4_XORF_16312
    );
  nes_scalar_next_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_LOGIC_ZERO_16292,
      IB => nes_scalar_next_addsub0000_4_CYINIT_16311,
      SEL => nes_scalar_next_addsub0000_4_CYSELF_16298,
      O => nes_Madd_scalar_next_addsub0000_cy_4_Q
    );
  nes_scalar_next_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_LOGIC_ZERO_16292,
      IB => nes_scalar_next_addsub0000_4_LOGIC_ZERO_16292,
      SEL => nes_scalar_next_addsub0000_4_CYSELF_16298,
      O => nes_scalar_next_addsub0000_4_CYMUXF2_16293
    );
  nes_scalar_next_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_3_Q,
      O => nes_scalar_next_addsub0000_4_CYINIT_16311
    );
  nes_scalar_next_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_F,
      O => nes_scalar_next_addsub0000_4_CYSELF_16298
    );
  nes_scalar_next_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_XORG_16300,
      O => nes_scalar_next_addsub0000(5)
    );
  nes_scalar_next_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_4_Q,
      I1 => nes_scalar_next_addsub0000_4_G,
      O => nes_scalar_next_addsub0000_4_XORG_16300
    );
  nes_scalar_next_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_CYMUXFAST_16297,
      O => nes_Madd_scalar_next_addsub0000_cy_5_Q
    );
  nes_scalar_next_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_3_Q,
      O => nes_scalar_next_addsub0000_4_FASTCARRY_16295
    );
  nes_scalar_next_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_4_CYSELG_16283,
      I1 => nes_scalar_next_addsub0000_4_CYSELF_16298,
      O => nes_scalar_next_addsub0000_4_CYAND_16296
    );
  nes_scalar_next_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_CYMUXG2_16294,
      IB => nes_scalar_next_addsub0000_4_FASTCARRY_16295,
      SEL => nes_scalar_next_addsub0000_4_CYAND_16296,
      O => nes_scalar_next_addsub0000_4_CYMUXFAST_16297
    );
  nes_scalar_next_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y3"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_LOGIC_ZERO_16292,
      IB => nes_scalar_next_addsub0000_4_CYMUXF2_16293,
      SEL => nes_scalar_next_addsub0000_4_CYSELG_16283,
      O => nes_scalar_next_addsub0000_4_CYMUXG2_16294
    );
  nes_scalar_next_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_G,
      O => nes_scalar_next_addsub0000_4_CYSELG_16283
    );
  nes_scalar_next_addsub0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      O => nes_scalar_next_addsub0000_6_LOGIC_ZERO_16330
    );
  nes_scalar_next_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_XORF_16350,
      O => nes_scalar_next_addsub0000(6)
    );
  nes_scalar_next_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_6_CYINIT_16349,
      I1 => nes_scalar_next_addsub0000_6_F,
      O => nes_scalar_next_addsub0000_6_XORF_16350
    );
  nes_scalar_next_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_LOGIC_ZERO_16330,
      IB => nes_scalar_next_addsub0000_6_CYINIT_16349,
      SEL => nes_scalar_next_addsub0000_6_CYSELF_16336,
      O => nes_Madd_scalar_next_addsub0000_cy_6_Q
    );
  nes_scalar_next_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_LOGIC_ZERO_16330,
      IB => nes_scalar_next_addsub0000_6_LOGIC_ZERO_16330,
      SEL => nes_scalar_next_addsub0000_6_CYSELF_16336,
      O => nes_scalar_next_addsub0000_6_CYMUXF2_16331
    );
  nes_scalar_next_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_5_Q,
      O => nes_scalar_next_addsub0000_6_CYINIT_16349
    );
  nes_scalar_next_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_F,
      O => nes_scalar_next_addsub0000_6_CYSELF_16336
    );
  nes_scalar_next_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_XORG_16338,
      O => nes_scalar_next_addsub0000(7)
    );
  nes_scalar_next_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_6_Q,
      I1 => nes_scalar_next_addsub0000_6_G,
      O => nes_scalar_next_addsub0000_6_XORG_16338
    );
  nes_scalar_next_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_5_Q,
      O => nes_scalar_next_addsub0000_6_FASTCARRY_16333
    );
  nes_scalar_next_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_6_CYSELG_16321,
      I1 => nes_scalar_next_addsub0000_6_CYSELF_16336,
      O => nes_scalar_next_addsub0000_6_CYAND_16334
    );
  nes_scalar_next_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_CYMUXG2_16332,
      IB => nes_scalar_next_addsub0000_6_FASTCARRY_16333,
      SEL => nes_scalar_next_addsub0000_6_CYAND_16334,
      O => nes_scalar_next_addsub0000_6_CYMUXFAST_16335
    );
  nes_scalar_next_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y4"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_LOGIC_ZERO_16330,
      IB => nes_scalar_next_addsub0000_6_CYMUXF2_16331,
      SEL => nes_scalar_next_addsub0000_6_CYSELG_16321,
      O => nes_scalar_next_addsub0000_6_CYMUXG2_16332
    );
  nes_scalar_next_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_G,
      O => nes_scalar_next_addsub0000_6_CYSELG_16321
    );
  nes_scalar_next_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X51Y5"
    )
    port map (
      O => nes_scalar_next_addsub0000_8_LOGIC_ZERO_16380
    );
  nes_scalar_next_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_8_XORF_16381,
      O => nes_scalar_next_addsub0000(8)
    );
  nes_scalar_next_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y5"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_8_CYINIT_16379,
      I1 => nes_scalar_next_addsub0000_8_F,
      O => nes_scalar_next_addsub0000_8_XORF_16381
    );
  nes_scalar_next_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y5"
    )
    port map (
      IA => nes_scalar_next_addsub0000_8_LOGIC_ZERO_16380,
      IB => nes_scalar_next_addsub0000_8_CYINIT_16379,
      SEL => nes_scalar_next_addsub0000_8_CYSELF_16370,
      O => nes_Madd_scalar_next_addsub0000_cy_8_Q
    );
  nes_scalar_next_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_CYMUXFAST_16335,
      O => nes_scalar_next_addsub0000_8_CYINIT_16379
    );
  nes_scalar_next_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_8_F,
      O => nes_scalar_next_addsub0000_8_CYSELF_16370
    );
  nes_scalar_next_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_8_XORG_16367,
      O => nes_scalar_next_addsub0000(9)
    );
  nes_scalar_next_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y5"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_8_Q,
      I1 => nes_scalar_reg_9_rt_16364,
      O => nes_scalar_next_addsub0000_8_XORG_16367
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y5"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0F_16411,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYINIT_16412,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELF_16403,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_0_Q
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_BXINV_16401,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYINIT_16412
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2(0),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0F_16411
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(0),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELF_16403
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_BXINV_16401
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X15Y5"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0G_16398,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELG_16390,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXG_16400
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2(1),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0G_16398
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(1),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELG_16390
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F_16443,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F_16443,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF_16434,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXF2_16429
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2(2),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F_16443
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(2),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF_16434
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXG_16400,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_FASTCARRY_16431
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG_16420,
      I1 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF_16434,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYAND_16432
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXG2_16430,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_FASTCARRY_16431,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYAND_16432,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXFAST_16433
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y6"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0G_16428,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXF2_16429,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG_16420,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXG2_16430
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2(3),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0G_16428
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(3),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG_16420
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F_16474,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F_16474,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF_16466,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXF2_16461
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_4_0,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F_16474
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(4),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF_16466
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXFAST_16433,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_FASTCARRY_16463
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG_16454,
      I1 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF_16466,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYAND_16464
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXG2_16462,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_FASTCARRY_16463,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYAND_16464,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXFAST_16465
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y7"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0G_16460,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXF2_16461,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG_16454,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXG2_16462
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_5_0,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0G_16460
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(5),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG_16454
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y8"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F_16507,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F_16507,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF_16499,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXF2_16494
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(6),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F_16507
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(6),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF_16499
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXFAST_16465,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_FASTCARRY_16496
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y8"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG_16485,
      I1 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF_16499,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYAND_16497
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y8"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXG2_16495,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_FASTCARRY_16496,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYAND_16497,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXFAST_16498
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y8"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0G_16493,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXF2_16494,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG_16485,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXG2_16495
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_7_0,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0G_16493
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(7),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG_16485
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y9"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F_16540,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F_16540,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF_16533,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXF2_16528
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_8_0,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F_16540
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(8),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF_16533
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXFAST_16532,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_Q
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXFAST_16498,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_FASTCARRY_16530
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y9"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG_16521,
      I1 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF_16533,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYAND_16531
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y9"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXG2_16529,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_FASTCARRY_16530,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYAND_16531,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXFAST_16532
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y9"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0G_16527,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXF2_16528,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG_16521,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXG2_16529
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(9),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0G_16527
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(9),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG_16521
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0F_16569,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYINIT_16570,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELF_16561,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_BXINV_16559,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYINIT_16570
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0F_16569
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELF_16561
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_BXINV_16559
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X19Y51"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0G_16556,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELG_16548,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXG_16558
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0G_16556
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELG_16548
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y52"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F_16601,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F_16601,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF_16592,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXF2_16587
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F_16601
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF_16592
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXG_16558,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_FASTCARRY_16589
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y52"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG_16578,
      I1 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF_16592,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYAND_16590
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y52"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXG2_16588,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_FASTCARRY_16589,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYAND_16590,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXFAST_16591
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y52"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0G_16586,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXF2_16587,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG_16578,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXG2_16588
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0G_16586
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG_16578
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y53"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F_16632,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F_16632,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF_16623,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXF2_16618
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F_16632
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF_16623
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXFAST_16591,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_FASTCARRY_16620
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y53"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG_16609,
      I1 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF_16623,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYAND_16621
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y53"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXG2_16619,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_FASTCARRY_16620,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYAND_16621,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXFAST_16622
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y53"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0G_16617,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXF2_16618,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG_16609,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXG2_16619
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0G_16617
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG_16609
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y54"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F_16663,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F_16663,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF_16654,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXF2_16649
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F_16663
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF_16654
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXFAST_16622,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_FASTCARRY_16651
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y54"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG_16640,
      I1 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF_16654,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYAND_16652
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y54"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXG2_16650,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_FASTCARRY_16651,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYAND_16652,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXFAST_16653
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y54"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0G_16648,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXF2_16649,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG_16640,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXG2_16650
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0G_16648
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG_16640
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y55"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F_16694,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F_16694,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF_16685,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXF2_16680
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F_16694
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF_16685
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXFAST_16684,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXFAST_16653,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_FASTCARRY_16682
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X19Y55"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG_16671,
      I1 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF_16685,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYAND_16683
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X19Y55"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXG2_16681,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_FASTCARRY_16682,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYAND_16683,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXFAST_16684
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X19Y55"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0G_16679,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXF2_16680,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG_16671,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXG2_16681
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0G_16679
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X19Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG_16671
    );
  U3_spriteonM2_addsub0001_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      O => U3_spriteonM2_addsub0001_0_LOGIC_ZERO_16711
    );
  U3_spriteonM2_addsub0001_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      O => U3_spriteonM2_addsub0001_0_LOGIC_ONE_16728
    );
  U3_spriteonM2_addsub0001_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_XORF_16729,
      O => U3_spriteonM2_addsub0001(0)
    );
  U3_spriteonM2_addsub0001_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_0_CYINIT_16727,
      I1 => U3_Madd_spriteonM2_addsub0001_lut_0_Q,
      O => U3_spriteonM2_addsub0001_0_XORF_16729
    );
  U3_spriteonM2_addsub0001_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_0_LOGIC_ONE_16728,
      IB => U3_spriteonM2_addsub0001_0_CYINIT_16727,
      SEL => U3_spriteonM2_addsub0001_0_CYSELF_16718,
      O => U3_Madd_spriteonM2_addsub0001_cy_0_Q
    );
  U3_spriteonM2_addsub0001_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_BXINV_16716,
      O => U3_spriteonM2_addsub0001_0_CYINIT_16727
    );
  U3_spriteonM2_addsub0001_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_lut_0_Q,
      O => U3_spriteonM2_addsub0001_0_CYSELF_16718
    );
  U3_spriteonM2_addsub0001_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM2_addsub0001_0_BXINV_16716
    );
  U3_spriteonM2_addsub0001_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_XORG_16714,
      O => U3_spriteonM2_addsub0001(1)
    );
  U3_spriteonM2_addsub0001_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_0_Q,
      I1 => U3_spriteonM2_addsub0001_0_G,
      O => U3_spriteonM2_addsub0001_0_XORG_16714
    );
  U3_spriteonM2_addsub0001_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_CYMUXG_16713,
      O => U3_Madd_spriteonM2_addsub0001_cy_1_Q
    );
  U3_spriteonM2_addsub0001_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X15Y10"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_0_LOGIC_ZERO_16711,
      IB => U3_Madd_spriteonM2_addsub0001_cy_0_Q,
      SEL => U3_spriteonM2_addsub0001_0_CYSELG_16702,
      O => U3_spriteonM2_addsub0001_0_CYMUXG_16713
    );
  U3_spriteonM2_addsub0001_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_G,
      O => U3_spriteonM2_addsub0001_0_CYSELG_16702
    );
  U3_spriteonM2_addsub0001_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      O => U3_spriteonM2_addsub0001_2_LOGIC_ZERO_16747
    );
  U3_spriteonM2_addsub0001_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      O => U3_spriteonM2_addsub0001_2_LOGIC_ONE_16767
    );
  U3_spriteonM2_addsub0001_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_2_XORF_16768,
      O => U3_spriteonM2_addsub0001(2)
    );
  U3_spriteonM2_addsub0001_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_2_CYINIT_16766,
      I1 => U3_Madd_spriteonM2_addsub0001_lut_2_Q,
      O => U3_spriteonM2_addsub0001_2_XORF_16768
    );
  U3_spriteonM2_addsub0001_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_2_LOGIC_ONE_16767,
      IB => U3_spriteonM2_addsub0001_2_CYINIT_16766,
      SEL => U3_spriteonM2_addsub0001_2_CYSELF_16753,
      O => U3_Madd_spriteonM2_addsub0001_cy_2_Q
    );
  U3_spriteonM2_addsub0001_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_2_LOGIC_ONE_16767,
      IB => U3_spriteonM2_addsub0001_2_LOGIC_ONE_16767,
      SEL => U3_spriteonM2_addsub0001_2_CYSELF_16753,
      O => U3_spriteonM2_addsub0001_2_CYMUXF2_16748
    );
  U3_spriteonM2_addsub0001_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_1_Q,
      O => U3_spriteonM2_addsub0001_2_CYINIT_16766
    );
  U3_spriteonM2_addsub0001_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_lut_2_Q,
      O => U3_spriteonM2_addsub0001_2_CYSELF_16753
    );
  U3_spriteonM2_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_2_XORG_16755,
      O => U3_spriteonM2_addsub0001(3)
    );
  U3_spriteonM2_addsub0001_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_2_Q,
      I1 => U3_spriteonM2_addsub0001_2_G,
      O => U3_spriteonM2_addsub0001_2_XORG_16755
    );
  U3_spriteonM2_addsub0001_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_2_CYMUXFAST_16752,
      O => U3_Madd_spriteonM2_addsub0001_cy_3_Q
    );
  U3_spriteonM2_addsub0001_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_1_Q,
      O => U3_spriteonM2_addsub0001_2_FASTCARRY_16750
    );
  U3_spriteonM2_addsub0001_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_2_CYSELG_16738,
      I1 => U3_spriteonM2_addsub0001_2_CYSELF_16753,
      O => U3_spriteonM2_addsub0001_2_CYAND_16751
    );
  U3_spriteonM2_addsub0001_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_2_CYMUXG2_16749,
      IB => U3_spriteonM2_addsub0001_2_FASTCARRY_16750,
      SEL => U3_spriteonM2_addsub0001_2_CYAND_16751,
      O => U3_spriteonM2_addsub0001_2_CYMUXFAST_16752
    );
  U3_spriteonM2_addsub0001_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y11"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_2_LOGIC_ZERO_16747,
      IB => U3_spriteonM2_addsub0001_2_CYMUXF2_16748,
      SEL => U3_spriteonM2_addsub0001_2_CYSELG_16738,
      O => U3_spriteonM2_addsub0001_2_CYMUXG2_16749
    );
  U3_spriteonM2_addsub0001_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_2_G,
      O => U3_spriteonM2_addsub0001_2_CYSELG_16738
    );
  U3_spriteonM2_addsub0001_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      O => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_16786
    );
  U3_spriteonM2_addsub0001_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_4_XORF_16806,
      O => U3_spriteonM2_addsub0001(4)
    );
  U3_spriteonM2_addsub0001_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_4_CYINIT_16805,
      I1 => U3_Madd_spriteonM2_addsub0000_xor_4_11,
      O => U3_spriteonM2_addsub0001_4_XORF_16806
    );
  U3_spriteonM2_addsub0001_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_16786,
      IB => U3_spriteonM2_addsub0001_4_CYINIT_16805,
      SEL => U3_spriteonM2_addsub0001_4_CYSELF_16792,
      O => U3_Madd_spriteonM2_addsub0001_cy_4_Q
    );
  U3_spriteonM2_addsub0001_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_16786,
      IB => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_16786,
      SEL => U3_spriteonM2_addsub0001_4_CYSELF_16792,
      O => U3_spriteonM2_addsub0001_4_CYMUXF2_16787
    );
  U3_spriteonM2_addsub0001_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_3_Q,
      O => U3_spriteonM2_addsub0001_4_CYINIT_16805
    );
  U3_spriteonM2_addsub0001_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0000_xor_4_11,
      O => U3_spriteonM2_addsub0001_4_CYSELF_16792
    );
  U3_spriteonM2_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_4_XORG_16794,
      O => U3_spriteonM2_addsub0001(5)
    );
  U3_spriteonM2_addsub0001_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_4_Q,
      I1 => U3_Madd_spriteonM2_addsub0000_xor_5_11_16777,
      O => U3_spriteonM2_addsub0001_4_XORG_16794
    );
  U3_spriteonM2_addsub0001_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_4_CYMUXFAST_16791,
      O => U3_Madd_spriteonM2_addsub0001_cy_5_Q
    );
  U3_spriteonM2_addsub0001_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_3_Q,
      O => U3_spriteonM2_addsub0001_4_FASTCARRY_16789
    );
  U3_spriteonM2_addsub0001_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_4_CYSELG_16778,
      I1 => U3_spriteonM2_addsub0001_4_CYSELF_16792,
      O => U3_spriteonM2_addsub0001_4_CYAND_16790
    );
  U3_spriteonM2_addsub0001_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_4_CYMUXG2_16788,
      IB => U3_spriteonM2_addsub0001_4_FASTCARRY_16789,
      SEL => U3_spriteonM2_addsub0001_4_CYAND_16790,
      O => U3_spriteonM2_addsub0001_4_CYMUXFAST_16791
    );
  U3_spriteonM2_addsub0001_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y12"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_16786,
      IB => U3_spriteonM2_addsub0001_4_CYMUXF2_16787,
      SEL => U3_spriteonM2_addsub0001_4_CYSELG_16778,
      O => U3_spriteonM2_addsub0001_4_CYMUXG2_16788
    );
  U3_spriteonM2_addsub0001_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0000_xor_5_11_16777,
      O => U3_spriteonM2_addsub0001_4_CYSELG_16778
    );
  U3_spriteonM2_addsub0001_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y13"
    )
    port map (
      O => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_16826
    );
  U3_spriteonM2_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_6_XORF_16844,
      O => U3_spriteonM2_addsub0001(6)
    );
  U3_spriteonM2_addsub0001_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y13"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_6_CYINIT_16843,
      I1 => U3_Madd_spriteonM2_addsub0000_xor_6_11_16836,
      O => U3_spriteonM2_addsub0001_6_XORF_16844
    );
  U3_spriteonM2_addsub0001_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y13"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_16826,
      IB => U3_spriteonM2_addsub0001_6_CYINIT_16843,
      SEL => U3_spriteonM2_addsub0001_6_CYSELF_16832,
      O => U3_Madd_spriteonM2_addsub0001_cy_6_Q
    );
  U3_spriteonM2_addsub0001_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y13"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_16826,
      IB => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_16826,
      SEL => U3_spriteonM2_addsub0001_6_CYSELF_16832,
      O => U3_spriteonM2_addsub0001_6_CYMUXF2_16827
    );
  U3_spriteonM2_addsub0001_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_5_Q,
      O => U3_spriteonM2_addsub0001_6_CYINIT_16843
    );
  U3_spriteonM2_addsub0001_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0000_xor_6_11_16836,
      O => U3_spriteonM2_addsub0001_6_CYSELF_16832
    );
  U3_spriteonM2_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_6_XORG_16834,
      O => U3_spriteonM2_addsub0001(7)
    );
  U3_spriteonM2_addsub0001_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y13"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_6_Q,
      I1 => U3_Madd_spriteonM2_addsub0000_xor_7_11_16819,
      O => U3_spriteonM2_addsub0001_6_XORG_16834
    );
  U3_spriteonM2_addsub0001_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_5_Q,
      O => U3_spriteonM2_addsub0001_6_FASTCARRY_16829
    );
  U3_spriteonM2_addsub0001_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X15Y13"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_6_CYSELG_16820,
      I1 => U3_spriteonM2_addsub0001_6_CYSELF_16832,
      O => U3_spriteonM2_addsub0001_6_CYAND_16830
    );
  U3_spriteonM2_addsub0001_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X15Y13"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_6_CYMUXG2_16828,
      IB => U3_spriteonM2_addsub0001_6_FASTCARRY_16829,
      SEL => U3_spriteonM2_addsub0001_6_CYAND_16830,
      O => U3_spriteonM2_addsub0001_6_CYMUXFAST_16831
    );
  U3_spriteonM2_addsub0001_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X15Y13"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_16826,
      IB => U3_spriteonM2_addsub0001_6_CYMUXF2_16827,
      SEL => U3_spriteonM2_addsub0001_6_CYSELG_16820,
      O => U3_spriteonM2_addsub0001_6_CYMUXG2_16828
    );
  U3_spriteonM2_addsub0001_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0000_xor_7_11_16819,
      O => U3_spriteonM2_addsub0001_6_CYSELG_16820
    );
  U3_spriteonM2_addsub0001_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X15Y14"
    )
    port map (
      O => U3_spriteonM2_addsub0001_8_LOGIC_ZERO_16874
    );
  U3_spriteonM2_addsub0001_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_8_XORF_16875,
      O => U3_spriteonM2_addsub0001(8)
    );
  U3_spriteonM2_addsub0001_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X15Y14"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_8_CYINIT_16873,
      I1 => U3_spriteonM2_addsub0000_8_2_16864,
      O => U3_spriteonM2_addsub0001_8_XORF_16875
    );
  U3_spriteonM2_addsub0001_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X15Y14"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_8_LOGIC_ZERO_16874,
      IB => U3_spriteonM2_addsub0001_8_CYINIT_16873,
      SEL => U3_spriteonM2_addsub0001_8_CYSELF_16865,
      O => U3_Madd_spriteonM2_addsub0001_cy_8_Q
    );
  U3_spriteonM2_addsub0001_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_6_CYMUXFAST_16831,
      O => U3_spriteonM2_addsub0001_8_CYINIT_16873
    );
  U3_spriteonM2_addsub0001_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_8_2_16864,
      O => U3_spriteonM2_addsub0001_8_CYSELF_16865
    );
  U3_spriteonM2_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_8_XORG_16862,
      O => U3_spriteonM2_addsub0001(9)
    );
  U3_spriteonM2_addsub0001_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X15Y14"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_8_Q,
      I1 => U3_spriteonM2_addsub0000_9_1_16859,
      O => U3_spriteonM2_addsub0001_8_XORG_16862
    );
  U3_spriteonM2_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      O => U3_spriteonM2_addsub0002_0_LOGIC_ONE_16893
    );
  U3_spriteonM2_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_0_XORF_16910,
      O => U3_spriteonM2_addsub0002(0)
    );
  U3_spriteonM2_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_0_CYINIT_16909,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(0),
      O => U3_spriteonM2_addsub0002_0_XORF_16910
    );
  U3_spriteonM2_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_0_LOGIC_ONE_16893,
      IB => U3_spriteonM2_addsub0002_0_CYINIT_16909,
      SEL => U3_spriteonM2_addsub0002_0_CYSELF_16900,
      O => U3_Madd_spriteonM2_addsub0002_cy_0_Q
    );
  U3_spriteonM2_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_0_BXINV_16898,
      O => U3_spriteonM2_addsub0002_0_CYINIT_16909
    );
  U3_spriteonM2_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(0),
      O => U3_spriteonM2_addsub0002_0_CYSELF_16900
    );
  U3_spriteonM2_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM2_addsub0002_0_BXINV_16898
    );
  U3_spriteonM2_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_0_XORG_16896,
      O => U3_spriteonM2_addsub0002(1)
    );
  U3_spriteonM2_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_0_Q,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(1),
      O => U3_spriteonM2_addsub0002_0_XORG_16896
    );
  U3_spriteonM2_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_0_CYMUXG_16895,
      O => U3_Madd_spriteonM2_addsub0002_cy_1_Q
    );
  U3_spriteonM2_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_0_LOGIC_ONE_16893,
      IB => U3_Madd_spriteonM2_addsub0002_cy_0_Q,
      SEL => U3_spriteonM2_addsub0002_0_CYSELG_16884,
      O => U3_spriteonM2_addsub0002_0_CYMUXG_16895
    );
  U3_spriteonM2_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(1),
      O => U3_spriteonM2_addsub0002_0_CYSELG_16884
    );
  U3_spriteonM2_addsub0002_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      O => U3_spriteonM2_addsub0002_2_LOGIC_ONE_16928
    );
  U3_spriteonM2_addsub0002_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_2_XORF_16948,
      O => U3_spriteonM2_addsub0002(2)
    );
  U3_spriteonM2_addsub0002_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_2_CYINIT_16947,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(2),
      O => U3_spriteonM2_addsub0002_2_XORF_16948
    );
  U3_spriteonM2_addsub0002_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_2_LOGIC_ONE_16928,
      IB => U3_spriteonM2_addsub0002_2_CYINIT_16947,
      SEL => U3_spriteonM2_addsub0002_2_CYSELF_16934,
      O => U3_Madd_spriteonM2_addsub0002_cy_2_Q
    );
  U3_spriteonM2_addsub0002_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_2_LOGIC_ONE_16928,
      IB => U3_spriteonM2_addsub0002_2_LOGIC_ONE_16928,
      SEL => U3_spriteonM2_addsub0002_2_CYSELF_16934,
      O => U3_spriteonM2_addsub0002_2_CYMUXF2_16929
    );
  U3_spriteonM2_addsub0002_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_1_Q,
      O => U3_spriteonM2_addsub0002_2_CYINIT_16947
    );
  U3_spriteonM2_addsub0002_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(2),
      O => U3_spriteonM2_addsub0002_2_CYSELF_16934
    );
  U3_spriteonM2_addsub0002_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_2_XORG_16936,
      O => U3_spriteonM2_addsub0002(3)
    );
  U3_spriteonM2_addsub0002_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_2_Q,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(3),
      O => U3_spriteonM2_addsub0002_2_XORG_16936
    );
  U3_spriteonM2_addsub0002_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_2_CYMUXFAST_16933,
      O => U3_Madd_spriteonM2_addsub0002_cy_3_Q
    );
  U3_spriteonM2_addsub0002_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_1_Q,
      O => U3_spriteonM2_addsub0002_2_FASTCARRY_16931
    );
  U3_spriteonM2_addsub0002_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_2_CYSELG_16919,
      I1 => U3_spriteonM2_addsub0002_2_CYSELF_16934,
      O => U3_spriteonM2_addsub0002_2_CYAND_16932
    );
  U3_spriteonM2_addsub0002_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_2_CYMUXG2_16930,
      IB => U3_spriteonM2_addsub0002_2_FASTCARRY_16931,
      SEL => U3_spriteonM2_addsub0002_2_CYAND_16932,
      O => U3_spriteonM2_addsub0002_2_CYMUXFAST_16933
    );
  U3_spriteonM2_addsub0002_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_2_LOGIC_ONE_16928,
      IB => U3_spriteonM2_addsub0002_2_CYMUXF2_16929,
      SEL => U3_spriteonM2_addsub0002_2_CYSELG_16919,
      O => U3_spriteonM2_addsub0002_2_CYMUXG2_16930
    );
  U3_spriteonM2_addsub0002_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(3),
      O => U3_spriteonM2_addsub0002_2_CYSELG_16919
    );
  U3_spriteonM2_addsub0002_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      O => U3_spriteonM2_addsub0002_4_LOGIC_ZERO_16966
    );
  U3_spriteonM2_addsub0002_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      O => U3_spriteonM2_addsub0002_4_LOGIC_ONE_16986
    );
  U3_spriteonM2_addsub0002_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_4_XORF_16987,
      O => U3_spriteonM2_addsub0002(4)
    );
  U3_spriteonM2_addsub0002_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_4_CYINIT_16985,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(4),
      O => U3_spriteonM2_addsub0002_4_XORF_16987
    );
  U3_spriteonM2_addsub0002_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_4_LOGIC_ONE_16986,
      IB => U3_spriteonM2_addsub0002_4_CYINIT_16985,
      SEL => U3_spriteonM2_addsub0002_4_CYSELF_16972,
      O => U3_Madd_spriteonM2_addsub0002_cy_4_Q
    );
  U3_spriteonM2_addsub0002_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_4_LOGIC_ONE_16986,
      IB => U3_spriteonM2_addsub0002_4_LOGIC_ONE_16986,
      SEL => U3_spriteonM2_addsub0002_4_CYSELF_16972,
      O => U3_spriteonM2_addsub0002_4_CYMUXF2_16967
    );
  U3_spriteonM2_addsub0002_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_3_Q,
      O => U3_spriteonM2_addsub0002_4_CYINIT_16985
    );
  U3_spriteonM2_addsub0002_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(4),
      O => U3_spriteonM2_addsub0002_4_CYSELF_16972
    );
  U3_spriteonM2_addsub0002_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_4_XORG_16974,
      O => U3_spriteonM2_addsub0002(5)
    );
  U3_spriteonM2_addsub0002_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_4_Q,
      I1 => U3_spriteonM2_addsub0002_4_G,
      O => U3_spriteonM2_addsub0002_4_XORG_16974
    );
  U3_spriteonM2_addsub0002_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_4_CYMUXFAST_16971,
      O => U3_Madd_spriteonM2_addsub0002_cy_5_Q
    );
  U3_spriteonM2_addsub0002_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_3_Q,
      O => U3_spriteonM2_addsub0002_4_FASTCARRY_16969
    );
  U3_spriteonM2_addsub0002_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_4_CYSELG_16957,
      I1 => U3_spriteonM2_addsub0002_4_CYSELF_16972,
      O => U3_spriteonM2_addsub0002_4_CYAND_16970
    );
  U3_spriteonM2_addsub0002_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_4_CYMUXG2_16968,
      IB => U3_spriteonM2_addsub0002_4_FASTCARRY_16969,
      SEL => U3_spriteonM2_addsub0002_4_CYAND_16970,
      O => U3_spriteonM2_addsub0002_4_CYMUXFAST_16971
    );
  U3_spriteonM2_addsub0002_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y54"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_4_LOGIC_ZERO_16966,
      IB => U3_spriteonM2_addsub0002_4_CYMUXF2_16967,
      SEL => U3_spriteonM2_addsub0002_4_CYSELG_16957,
      O => U3_spriteonM2_addsub0002_4_CYMUXG2_16968
    );
  U3_spriteonM2_addsub0002_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_4_G,
      O => U3_spriteonM2_addsub0002_4_CYSELG_16957
    );
  U3_spriteonM2_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      O => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17005
    );
  U3_spriteonM2_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_XORF_17025,
      O => U3_spriteonM2_addsub0002(6)
    );
  U3_spriteonM2_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_6_CYINIT_17024,
      I1 => U3_spriteonM2_addsub0002_6_F,
      O => U3_spriteonM2_addsub0002_6_XORF_17025
    );
  U3_spriteonM2_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17005,
      IB => U3_spriteonM2_addsub0002_6_CYINIT_17024,
      SEL => U3_spriteonM2_addsub0002_6_CYSELF_17011,
      O => U3_Madd_spriteonM2_addsub0002_cy_6_Q
    );
  U3_spriteonM2_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17005,
      IB => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17005,
      SEL => U3_spriteonM2_addsub0002_6_CYSELF_17011,
      O => U3_spriteonM2_addsub0002_6_CYMUXF2_17006
    );
  U3_spriteonM2_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_5_Q,
      O => U3_spriteonM2_addsub0002_6_CYINIT_17024
    );
  U3_spriteonM2_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_F,
      O => U3_spriteonM2_addsub0002_6_CYSELF_17011
    );
  U3_spriteonM2_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_XORG_17013,
      O => U3_spriteonM2_addsub0002(7)
    );
  U3_spriteonM2_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_6_Q,
      I1 => U3_spriteonM2_addsub0002_6_G,
      O => U3_spriteonM2_addsub0002_6_XORG_17013
    );
  U3_spriteonM2_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_5_Q,
      O => U3_spriteonM2_addsub0002_6_FASTCARRY_17008
    );
  U3_spriteonM2_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_6_CYSELG_16996,
      I1 => U3_spriteonM2_addsub0002_6_CYSELF_17011,
      O => U3_spriteonM2_addsub0002_6_CYAND_17009
    );
  U3_spriteonM2_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_6_CYMUXG2_17007,
      IB => U3_spriteonM2_addsub0002_6_FASTCARRY_17008,
      SEL => U3_spriteonM2_addsub0002_6_CYAND_17009,
      O => U3_spriteonM2_addsub0002_6_CYMUXFAST_17010
    );
  U3_spriteonM2_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y55"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17005,
      IB => U3_spriteonM2_addsub0002_6_CYMUXF2_17006,
      SEL => U3_spriteonM2_addsub0002_6_CYSELG_16996,
      O => U3_spriteonM2_addsub0002_6_CYMUXG2_17007
    );
  U3_spriteonM2_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_G,
      O => U3_spriteonM2_addsub0002_6_CYSELG_16996
    );
  U3_spriteonM2_addsub0002_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      O => U3_spriteonM2_addsub0002_8_LOGIC_ZERO_17055
    );
  U3_spriteonM2_addsub0002_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_8_XORF_17056,
      O => U3_spriteonM2_addsub0002(8)
    );
  U3_spriteonM2_addsub0002_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_8_CYINIT_17054,
      I1 => U3_spriteonM2_addsub0002_8_F,
      O => U3_spriteonM2_addsub0002_8_XORF_17056
    );
  U3_spriteonM2_addsub0002_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_8_LOGIC_ZERO_17055,
      IB => U3_spriteonM2_addsub0002_8_CYINIT_17054,
      SEL => U3_spriteonM2_addsub0002_8_CYSELF_17045,
      O => U3_Madd_spriteonM2_addsub0002_cy_8_Q
    );
  U3_spriteonM2_addsub0002_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_CYMUXFAST_17010,
      O => U3_spriteonM2_addsub0002_8_CYINIT_17054
    );
  U3_spriteonM2_addsub0002_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_8_F,
      O => U3_spriteonM2_addsub0002_8_CYSELF_17045
    );
  U3_spriteonM2_addsub0002_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_8_XORG_17042,
      O => U3_spriteonM2_addsub0002(9)
    );
  U3_spriteonM2_addsub0002_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y56"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_8_Q,
      I1 => U3_RM2_9_rt_17039,
      O => U3_spriteonM2_addsub0002_8_XORG_17042
    );
  U3_spriteonM2_addsub0003_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      O => U3_spriteonM2_addsub0003_0_LOGIC_ZERO_17074
    );
  U3_spriteonM2_addsub0003_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      O => U3_spriteonM2_addsub0003_0_LOGIC_ONE_17091
    );
  U3_spriteonM2_addsub0003_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_XORF_17092,
      O => U3_spriteonM2_addsub0003(0)
    );
  U3_spriteonM2_addsub0003_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_0_CYINIT_17090,
      I1 => U3_Madd_spriteonM2_addsub0003_lut_0_Q,
      O => U3_spriteonM2_addsub0003_0_XORF_17092
    );
  U3_spriteonM2_addsub0003_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_0_LOGIC_ONE_17091,
      IB => U3_spriteonM2_addsub0003_0_CYINIT_17090,
      SEL => U3_spriteonM2_addsub0003_0_CYSELF_17081,
      O => U3_Madd_spriteonM2_addsub0003_cy_0_Q
    );
  U3_spriteonM2_addsub0003_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_BXINV_17079,
      O => U3_spriteonM2_addsub0003_0_CYINIT_17090
    );
  U3_spriteonM2_addsub0003_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_lut_0_Q,
      O => U3_spriteonM2_addsub0003_0_CYSELF_17081
    );
  U3_spriteonM2_addsub0003_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM2_addsub0003_0_BXINV_17079
    );
  U3_spriteonM2_addsub0003_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_XORG_17077,
      O => U3_spriteonM2_addsub0003(1)
    );
  U3_spriteonM2_addsub0003_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_0_Q,
      I1 => U3_spriteonM2_addsub0003_0_G,
      O => U3_spriteonM2_addsub0003_0_XORG_17077
    );
  U3_spriteonM2_addsub0003_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_CYMUXG_17076,
      O => U3_Madd_spriteonM2_addsub0003_cy_1_Q
    );
  U3_spriteonM2_addsub0003_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y52"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_0_LOGIC_ZERO_17074,
      IB => U3_Madd_spriteonM2_addsub0003_cy_0_Q,
      SEL => U3_spriteonM2_addsub0003_0_CYSELG_17065,
      O => U3_spriteonM2_addsub0003_0_CYMUXG_17076
    );
  U3_spriteonM2_addsub0003_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_G,
      O => U3_spriteonM2_addsub0003_0_CYSELG_17065
    );
  U3_spriteonM2_addsub0003_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      O => U3_spriteonM2_addsub0003_2_LOGIC_ZERO_17110
    );
  U3_spriteonM2_addsub0003_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      O => U3_spriteonM2_addsub0003_2_LOGIC_ONE_17130
    );
  U3_spriteonM2_addsub0003_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_2_XORF_17131,
      O => U3_spriteonM2_addsub0003(2)
    );
  U3_spriteonM2_addsub0003_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_2_CYINIT_17129,
      I1 => U3_Madd_spriteonM2_addsub0003_lut_2_Q,
      O => U3_spriteonM2_addsub0003_2_XORF_17131
    );
  U3_spriteonM2_addsub0003_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_2_LOGIC_ONE_17130,
      IB => U3_spriteonM2_addsub0003_2_CYINIT_17129,
      SEL => U3_spriteonM2_addsub0003_2_CYSELF_17116,
      O => U3_Madd_spriteonM2_addsub0003_cy_2_Q
    );
  U3_spriteonM2_addsub0003_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_2_LOGIC_ONE_17130,
      IB => U3_spriteonM2_addsub0003_2_LOGIC_ONE_17130,
      SEL => U3_spriteonM2_addsub0003_2_CYSELF_17116,
      O => U3_spriteonM2_addsub0003_2_CYMUXF2_17111
    );
  U3_spriteonM2_addsub0003_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_1_Q,
      O => U3_spriteonM2_addsub0003_2_CYINIT_17129
    );
  U3_spriteonM2_addsub0003_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_lut_2_Q,
      O => U3_spriteonM2_addsub0003_2_CYSELF_17116
    );
  U3_spriteonM2_addsub0003_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_2_XORG_17118,
      O => U3_spriteonM2_addsub0003(3)
    );
  U3_spriteonM2_addsub0003_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_2_Q,
      I1 => U3_spriteonM2_addsub0003_2_G,
      O => U3_spriteonM2_addsub0003_2_XORG_17118
    );
  U3_spriteonM2_addsub0003_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_2_CYMUXFAST_17115,
      O => U3_Madd_spriteonM2_addsub0003_cy_3_Q
    );
  U3_spriteonM2_addsub0003_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_1_Q,
      O => U3_spriteonM2_addsub0003_2_FASTCARRY_17113
    );
  U3_spriteonM2_addsub0003_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_2_CYSELG_17101,
      I1 => U3_spriteonM2_addsub0003_2_CYSELF_17116,
      O => U3_spriteonM2_addsub0003_2_CYAND_17114
    );
  U3_spriteonM2_addsub0003_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_2_CYMUXG2_17112,
      IB => U3_spriteonM2_addsub0003_2_FASTCARRY_17113,
      SEL => U3_spriteonM2_addsub0003_2_CYAND_17114,
      O => U3_spriteonM2_addsub0003_2_CYMUXFAST_17115
    );
  U3_spriteonM2_addsub0003_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y53"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_2_LOGIC_ZERO_17110,
      IB => U3_spriteonM2_addsub0003_2_CYMUXF2_17111,
      SEL => U3_spriteonM2_addsub0003_2_CYSELG_17101,
      O => U3_spriteonM2_addsub0003_2_CYMUXG2_17112
    );
  U3_spriteonM2_addsub0003_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_2_G,
      O => U3_spriteonM2_addsub0003_2_CYSELG_17101
    );
  U3_spriteonM2_addsub0003_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      O => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_17149
    );
  U3_spriteonM2_addsub0003_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_XORF_17169,
      O => U3_spriteonM2_addsub0003(4)
    );
  U3_spriteonM2_addsub0003_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_4_CYINIT_17168,
      I1 => U3_spriteonM2_addsub0003_4_F,
      O => U3_spriteonM2_addsub0003_4_XORF_17169
    );
  U3_spriteonM2_addsub0003_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_17149,
      IB => U3_spriteonM2_addsub0003_4_CYINIT_17168,
      SEL => U3_spriteonM2_addsub0003_4_CYSELF_17155,
      O => U3_Madd_spriteonM2_addsub0003_cy_4_Q
    );
  U3_spriteonM2_addsub0003_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_17149,
      IB => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_17149,
      SEL => U3_spriteonM2_addsub0003_4_CYSELF_17155,
      O => U3_spriteonM2_addsub0003_4_CYMUXF2_17150
    );
  U3_spriteonM2_addsub0003_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_3_Q,
      O => U3_spriteonM2_addsub0003_4_CYINIT_17168
    );
  U3_spriteonM2_addsub0003_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_F,
      O => U3_spriteonM2_addsub0003_4_CYSELF_17155
    );
  U3_spriteonM2_addsub0003_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_XORG_17157,
      O => U3_spriteonM2_addsub0003(5)
    );
  U3_spriteonM2_addsub0003_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_4_Q,
      I1 => U3_spriteonM2_addsub0003_4_G,
      O => U3_spriteonM2_addsub0003_4_XORG_17157
    );
  U3_spriteonM2_addsub0003_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_CYMUXFAST_17154,
      O => U3_Madd_spriteonM2_addsub0003_cy_5_Q
    );
  U3_spriteonM2_addsub0003_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_3_Q,
      O => U3_spriteonM2_addsub0003_4_FASTCARRY_17152
    );
  U3_spriteonM2_addsub0003_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_4_CYSELG_17140,
      I1 => U3_spriteonM2_addsub0003_4_CYSELF_17155,
      O => U3_spriteonM2_addsub0003_4_CYAND_17153
    );
  U3_spriteonM2_addsub0003_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_4_CYMUXG2_17151,
      IB => U3_spriteonM2_addsub0003_4_FASTCARRY_17152,
      SEL => U3_spriteonM2_addsub0003_4_CYAND_17153,
      O => U3_spriteonM2_addsub0003_4_CYMUXFAST_17154
    );
  U3_spriteonM2_addsub0003_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y54"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_17149,
      IB => U3_spriteonM2_addsub0003_4_CYMUXF2_17150,
      SEL => U3_spriteonM2_addsub0003_4_CYSELG_17140,
      O => U3_spriteonM2_addsub0003_4_CYMUXG2_17151
    );
  U3_spriteonM2_addsub0003_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_G,
      O => U3_spriteonM2_addsub0003_4_CYSELG_17140
    );
  U3_spriteonM2_addsub0003_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      O => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_17187
    );
  U3_spriteonM2_addsub0003_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_XORF_17207,
      O => U3_spriteonM2_addsub0003(6)
    );
  U3_spriteonM2_addsub0003_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_6_CYINIT_17206,
      I1 => U3_spriteonM2_addsub0003_6_F,
      O => U3_spriteonM2_addsub0003_6_XORF_17207
    );
  U3_spriteonM2_addsub0003_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_17187,
      IB => U3_spriteonM2_addsub0003_6_CYINIT_17206,
      SEL => U3_spriteonM2_addsub0003_6_CYSELF_17193,
      O => U3_Madd_spriteonM2_addsub0003_cy_6_Q
    );
  U3_spriteonM2_addsub0003_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_17187,
      IB => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_17187,
      SEL => U3_spriteonM2_addsub0003_6_CYSELF_17193,
      O => U3_spriteonM2_addsub0003_6_CYMUXF2_17188
    );
  U3_spriteonM2_addsub0003_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_5_Q,
      O => U3_spriteonM2_addsub0003_6_CYINIT_17206
    );
  U3_spriteonM2_addsub0003_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_F,
      O => U3_spriteonM2_addsub0003_6_CYSELF_17193
    );
  U3_spriteonM2_addsub0003_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_XORG_17195,
      O => U3_spriteonM2_addsub0003(7)
    );
  U3_spriteonM2_addsub0003_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_6_Q,
      I1 => U3_spriteonM2_addsub0003_6_G,
      O => U3_spriteonM2_addsub0003_6_XORG_17195
    );
  U3_spriteonM2_addsub0003_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_5_Q,
      O => U3_spriteonM2_addsub0003_6_FASTCARRY_17190
    );
  U3_spriteonM2_addsub0003_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_6_CYSELG_17178,
      I1 => U3_spriteonM2_addsub0003_6_CYSELF_17193,
      O => U3_spriteonM2_addsub0003_6_CYAND_17191
    );
  U3_spriteonM2_addsub0003_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_6_CYMUXG2_17189,
      IB => U3_spriteonM2_addsub0003_6_FASTCARRY_17190,
      SEL => U3_spriteonM2_addsub0003_6_CYAND_17191,
      O => U3_spriteonM2_addsub0003_6_CYMUXFAST_17192
    );
  U3_spriteonM2_addsub0003_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y55"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_17187,
      IB => U3_spriteonM2_addsub0003_6_CYMUXF2_17188,
      SEL => U3_spriteonM2_addsub0003_6_CYSELG_17178,
      O => U3_spriteonM2_addsub0003_6_CYMUXG2_17189
    );
  U3_spriteonM2_addsub0003_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_G,
      O => U3_spriteonM2_addsub0003_6_CYSELG_17178
    );
  U3_spriteonM2_addsub0003_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X21Y56"
    )
    port map (
      O => U3_spriteonM2_addsub0003_8_LOGIC_ZERO_17237
    );
  U3_spriteonM2_addsub0003_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_8_XORF_17238,
      O => U3_spriteonM2_addsub0003(8)
    );
  U3_spriteonM2_addsub0003_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X21Y56"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_8_CYINIT_17236,
      I1 => U3_spriteonM2_addsub0003_8_F,
      O => U3_spriteonM2_addsub0003_8_XORF_17238
    );
  U3_spriteonM2_addsub0003_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y56"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_8_LOGIC_ZERO_17237,
      IB => U3_spriteonM2_addsub0003_8_CYINIT_17236,
      SEL => U3_spriteonM2_addsub0003_8_CYSELF_17227,
      O => U3_Madd_spriteonM2_addsub0003_cy_8_Q
    );
  U3_spriteonM2_addsub0003_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_CYMUXFAST_17192,
      O => U3_spriteonM2_addsub0003_8_CYINIT_17236
    );
  U3_spriteonM2_addsub0003_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_8_F,
      O => U3_spriteonM2_addsub0003_8_CYSELF_17227
    );
  U3_spriteonM2_addsub0003_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_8_XORG_17224,
      O => U3_spriteonM2_addsub0003(9)
    );
  U3_spriteonM2_addsub0003_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X21Y56"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_8_Q,
      I1 => U3_spriteonM2_addsub0002_9_rt_17221,
      O => U3_spriteonM2_addsub0003_8_XORG_17224
    );
  U2_Result_0_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ZERO_17256
    );
  U2_Result_0_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ONE_17273
    );
  U2_Result_0_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORF_17274,
      O => U2_Result_0_1
    );
  U2_Result_0_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      I0 => U2_Result_0_1_CYINIT_17272,
      I1 => U2_Mcount_hcs_lut(0),
      O => U2_Result_0_1_XORF_17274
    );
  U2_Result_0_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ONE_17273,
      IB => U2_Result_0_1_CYINIT_17272,
      SEL => U2_Result_0_1_CYSELF_17263,
      O => U2_Mcount_hcs_cy_0_Q
    );
  U2_Result_0_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_BXINV_17261,
      O => U2_Result_0_1_CYINIT_17272
    );
  U2_Result_0_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_lut(0),
      O => U2_Result_0_1_CYSELF_17263
    );
  U2_Result_0_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_1_BXINV_17261
    );
  U2_Result_0_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORG_17259,
      O => U2_Result_1_1
    );
  U2_Result_0_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_0_Q,
      I1 => U2_Result_0_1_G,
      O => U2_Result_0_1_XORG_17259
    );
  U2_Result_0_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_CYMUXG_17258,
      O => U2_Mcount_hcs_cy_1_Q
    );
  U2_Result_0_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y29"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ZERO_17256,
      IB => U2_Mcount_hcs_cy_0_Q,
      SEL => U2_Result_0_1_CYSELG_17247,
      O => U2_Result_0_1_CYMUXG_17258
    );
  U2_Result_0_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_G,
      O => U2_Result_0_1_CYSELG_17247
    );
  U2_Result_2_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      O => U2_Result_2_1_LOGIC_ZERO_17292
    );
  U2_Result_2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORF_17312,
      O => U2_Result_2_1
    );
  U2_Result_2_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      I0 => U2_Result_2_1_CYINIT_17311,
      I1 => U2_Result_2_1_F,
      O => U2_Result_2_1_XORF_17312
    );
  U2_Result_2_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_17292,
      IB => U2_Result_2_1_CYINIT_17311,
      SEL => U2_Result_2_1_CYSELF_17298,
      O => U2_Mcount_hcs_cy_2_Q
    );
  U2_Result_2_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_17292,
      IB => U2_Result_2_1_LOGIC_ZERO_17292,
      SEL => U2_Result_2_1_CYSELF_17298,
      O => U2_Result_2_1_CYMUXF2_17293
    );
  U2_Result_2_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_1_Q,
      O => U2_Result_2_1_CYINIT_17311
    );
  U2_Result_2_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_F,
      O => U2_Result_2_1_CYSELF_17298
    );
  U2_Result_2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORG_17300,
      O => U2_Result_3_1
    );
  U2_Result_2_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_2_Q,
      I1 => U2_Result_2_1_G,
      O => U2_Result_2_1_XORG_17300
    );
  U2_Result_2_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_CYMUXFAST_17297,
      O => U2_Mcount_hcs_cy_3_Q
    );
  U2_Result_2_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_1_Q,
      O => U2_Result_2_1_FASTCARRY_17295
    );
  U2_Result_2_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      I0 => U2_Result_2_1_CYSELG_17283,
      I1 => U2_Result_2_1_CYSELF_17298,
      O => U2_Result_2_1_CYAND_17296
    );
  U2_Result_2_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      IA => U2_Result_2_1_CYMUXG2_17294,
      IB => U2_Result_2_1_FASTCARRY_17295,
      SEL => U2_Result_2_1_CYAND_17296,
      O => U2_Result_2_1_CYMUXFAST_17297
    );
  U2_Result_2_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y30"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_17292,
      IB => U2_Result_2_1_CYMUXF2_17293,
      SEL => U2_Result_2_1_CYSELG_17283,
      O => U2_Result_2_1_CYMUXG2_17294
    );
  U2_Result_2_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_G,
      O => U2_Result_2_1_CYSELG_17283
    );
  U2_Result_4_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      O => U2_Result_4_1_LOGIC_ZERO_17330
    );
  U2_Result_4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORF_17350,
      O => U2_Result_4_1
    );
  U2_Result_4_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      I0 => U2_Result_4_1_CYINIT_17349,
      I1 => U2_Result_4_1_F,
      O => U2_Result_4_1_XORF_17350
    );
  U2_Result_4_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_17330,
      IB => U2_Result_4_1_CYINIT_17349,
      SEL => U2_Result_4_1_CYSELF_17336,
      O => U2_Mcount_hcs_cy_4_Q
    );
  U2_Result_4_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_17330,
      IB => U2_Result_4_1_LOGIC_ZERO_17330,
      SEL => U2_Result_4_1_CYSELF_17336,
      O => U2_Result_4_1_CYMUXF2_17331
    );
  U2_Result_4_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_3_Q,
      O => U2_Result_4_1_CYINIT_17349
    );
  U2_Result_4_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_F,
      O => U2_Result_4_1_CYSELF_17336
    );
  U2_Result_4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORG_17338,
      O => U2_Result_5_1
    );
  U2_Result_4_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_4_Q,
      I1 => U2_Result_4_1_G,
      O => U2_Result_4_1_XORG_17338
    );
  U2_Result_4_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_CYMUXFAST_17335,
      O => U2_Mcount_hcs_cy_5_Q
    );
  U2_Result_4_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_3_Q,
      O => U2_Result_4_1_FASTCARRY_17333
    );
  U2_Result_4_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      I0 => U2_Result_4_1_CYSELG_17321,
      I1 => U2_Result_4_1_CYSELF_17336,
      O => U2_Result_4_1_CYAND_17334
    );
  U2_Result_4_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      IA => U2_Result_4_1_CYMUXG2_17332,
      IB => U2_Result_4_1_FASTCARRY_17333,
      SEL => U2_Result_4_1_CYAND_17334,
      O => U2_Result_4_1_CYMUXFAST_17335
    );
  U2_Result_4_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_17330,
      IB => U2_Result_4_1_CYMUXF2_17331,
      SEL => U2_Result_4_1_CYSELG_17321,
      O => U2_Result_4_1_CYMUXG2_17332
    );
  U2_Result_4_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_G,
      O => U2_Result_4_1_CYSELG_17321
    );
  U2_Result_6_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y32"
    )
    port map (
      O => U2_Result_6_1_LOGIC_ZERO_17368
    );
  U2_Result_6_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORF_17388,
      O => U2_Result_6_1
    );
  U2_Result_6_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y32"
    )
    port map (
      I0 => U2_Result_6_1_CYINIT_17387,
      I1 => U2_Result_6_1_F,
      O => U2_Result_6_1_XORF_17388
    );
  U2_Result_6_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y32"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_17368,
      IB => U2_Result_6_1_CYINIT_17387,
      SEL => U2_Result_6_1_CYSELF_17374,
      O => U2_Mcount_hcs_cy_6_Q
    );
  U2_Result_6_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y32"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_17368,
      IB => U2_Result_6_1_LOGIC_ZERO_17368,
      SEL => U2_Result_6_1_CYSELF_17374,
      O => U2_Result_6_1_CYMUXF2_17369
    );
  U2_Result_6_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_5_Q,
      O => U2_Result_6_1_CYINIT_17387
    );
  U2_Result_6_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_F,
      O => U2_Result_6_1_CYSELF_17374
    );
  U2_Result_6_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORG_17376,
      O => U2_Result_7_1
    );
  U2_Result_6_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y32"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_6_Q,
      I1 => U2_Result_6_1_G,
      O => U2_Result_6_1_XORG_17376
    );
  U2_Result_6_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_5_Q,
      O => U2_Result_6_1_FASTCARRY_17371
    );
  U2_Result_6_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y32"
    )
    port map (
      I0 => U2_Result_6_1_CYSELG_17359,
      I1 => U2_Result_6_1_CYSELF_17374,
      O => U2_Result_6_1_CYAND_17372
    );
  U2_Result_6_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y32"
    )
    port map (
      IA => U2_Result_6_1_CYMUXG2_17370,
      IB => U2_Result_6_1_FASTCARRY_17371,
      SEL => U2_Result_6_1_CYAND_17372,
      O => U2_Result_6_1_CYMUXFAST_17373
    );
  U2_Result_6_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y32"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_17368,
      IB => U2_Result_6_1_CYMUXF2_17369,
      SEL => U2_Result_6_1_CYSELG_17359,
      O => U2_Result_6_1_CYMUXG2_17370
    );
  U2_Result_6_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_G,
      O => U2_Result_6_1_CYSELG_17359
    );
  U2_Result_8_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y33"
    )
    port map (
      O => U2_Result_8_1_LOGIC_ZERO_17418
    );
  U2_Result_8_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORF_17419,
      O => U2_Result_8_1
    );
  U2_Result_8_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y33"
    )
    port map (
      I0 => U2_Result_8_1_CYINIT_17417,
      I1 => U2_Result_8_1_F,
      O => U2_Result_8_1_XORF_17419
    );
  U2_Result_8_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y33"
    )
    port map (
      IA => U2_Result_8_1_LOGIC_ZERO_17418,
      IB => U2_Result_8_1_CYINIT_17417,
      SEL => U2_Result_8_1_CYSELF_17408,
      O => U2_Mcount_hcs_cy_8_Q
    );
  U2_Result_8_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_CYMUXFAST_17373,
      O => U2_Result_8_1_CYINIT_17417
    );
  U2_Result_8_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_F,
      O => U2_Result_8_1_CYSELF_17408
    );
  U2_Result_8_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORG_17405,
      O => U2_Result_9_1
    );
  U2_Result_8_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y33"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_8_Q,
      I1 => U2_hcs_9_rt_17402,
      O => U2_Result_8_1_XORG_17405
    );
  U3_RM1_share0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_0_XORF_17455,
      O => U3_RM1_share0000(0)
    );
  U3_RM1_share0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      I0 => U3_RM1_share0000_0_CYINIT_17454,
      I1 => U3_Maddsub_RM1_share0000_lut(0),
      O => U3_RM1_share0000_0_XORF_17455
    );
  U3_RM1_share0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      IA => U3_RM1_share0000_0_CY0F_17453,
      IB => U3_RM1_share0000_0_CYINIT_17454,
      SEL => U3_RM1_share0000_0_CYSELF_17446,
      O => U3_Maddsub_RM1_share0000_cy_0_Q
    );
  U3_RM1_share0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise_9464,
      O => U3_RM1_share0000_0_CYINIT_17454
    );
  U3_RM1_share0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(0),
      O => U3_RM1_share0000_0_CY0F_17453
    );
  U3_RM1_share0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(0),
      O => U3_RM1_share0000_0_CYSELF_17446
    );
  U3_RM1_share0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_0_XORG_17442,
      O => U3_RM1_share0000(1)
    );
  U3_RM1_share0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_0_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(1),
      O => U3_RM1_share0000_0_XORG_17442
    );
  U3_RM1_share0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_0_CYMUXG_17441,
      O => U3_Maddsub_RM1_share0000_cy_1_Q
    );
  U3_RM1_share0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y62"
    )
    port map (
      IA => U3_RM1_share0000_0_CY0G_17439,
      IB => U3_Maddsub_RM1_share0000_cy_0_Q,
      SEL => U3_RM1_share0000_0_CYSELG_17432,
      O => U3_RM1_share0000_0_CYMUXG_17441
    );
  U3_RM1_share0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(1),
      O => U3_RM1_share0000_0_CY0G_17439
    );
  U3_RM1_share0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(1),
      O => U3_RM1_share0000_0_CYSELG_17432
    );
  U3_RM1_share0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_2_XORF_17494,
      O => U3_RM1_share0000(2)
    );
  U3_RM1_share0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      I0 => U3_RM1_share0000_2_CYINIT_17493,
      I1 => U3_Maddsub_RM1_share0000_lut(2),
      O => U3_RM1_share0000_2_XORF_17494
    );
  U3_RM1_share0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      IA => U3_RM1_share0000_2_CY0F_17492,
      IB => U3_RM1_share0000_2_CYINIT_17493,
      SEL => U3_RM1_share0000_2_CYSELF_17481,
      O => U3_Maddsub_RM1_share0000_cy_2_Q
    );
  U3_RM1_share0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      IA => U3_RM1_share0000_2_CY0F_17492,
      IB => U3_RM1_share0000_2_CY0F_17492,
      SEL => U3_RM1_share0000_2_CYSELF_17481,
      O => U3_RM1_share0000_2_CYMUXF2_17476
    );
  U3_RM1_share0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_1_Q,
      O => U3_RM1_share0000_2_CYINIT_17493
    );
  U3_RM1_share0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(2),
      O => U3_RM1_share0000_2_CY0F_17492
    );
  U3_RM1_share0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(2),
      O => U3_RM1_share0000_2_CYSELF_17481
    );
  U3_RM1_share0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_2_XORG_17483,
      O => U3_RM1_share0000(3)
    );
  U3_RM1_share0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_2_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(3),
      O => U3_RM1_share0000_2_XORG_17483
    );
  U3_RM1_share0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_2_CYMUXFAST_17480,
      O => U3_Maddsub_RM1_share0000_cy_3_Q
    );
  U3_RM1_share0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_1_Q,
      O => U3_RM1_share0000_2_FASTCARRY_17478
    );
  U3_RM1_share0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      I0 => U3_RM1_share0000_2_CYSELG_17468,
      I1 => U3_RM1_share0000_2_CYSELF_17481,
      O => U3_RM1_share0000_2_CYAND_17479
    );
  U3_RM1_share0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      IA => U3_RM1_share0000_2_CYMUXG2_17477,
      IB => U3_RM1_share0000_2_FASTCARRY_17478,
      SEL => U3_RM1_share0000_2_CYAND_17479,
      O => U3_RM1_share0000_2_CYMUXFAST_17480
    );
  U3_RM1_share0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y63"
    )
    port map (
      IA => U3_RM1_share0000_2_CY0G_17475,
      IB => U3_RM1_share0000_2_CYMUXF2_17476,
      SEL => U3_RM1_share0000_2_CYSELG_17468,
      O => U3_RM1_share0000_2_CYMUXG2_17477
    );
  U3_RM1_share0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(3),
      O => U3_RM1_share0000_2_CY0G_17475
    );
  U3_RM1_share0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(3),
      O => U3_RM1_share0000_2_CYSELG_17468
    );
  U3_RM1_share0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_4_XORF_17533,
      O => U3_RM1_share0000(4)
    );
  U3_RM1_share0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      I0 => U3_RM1_share0000_4_CYINIT_17532,
      I1 => U3_Maddsub_RM1_share0000_lut(4),
      O => U3_RM1_share0000_4_XORF_17533
    );
  U3_RM1_share0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      IA => U3_RM1_share0000_4_CY0F_17531,
      IB => U3_RM1_share0000_4_CYINIT_17532,
      SEL => U3_RM1_share0000_4_CYSELF_17520,
      O => U3_Maddsub_RM1_share0000_cy_4_Q
    );
  U3_RM1_share0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      IA => U3_RM1_share0000_4_CY0F_17531,
      IB => U3_RM1_share0000_4_CY0F_17531,
      SEL => U3_RM1_share0000_4_CYSELF_17520,
      O => U3_RM1_share0000_4_CYMUXF2_17515
    );
  U3_RM1_share0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_3_Q,
      O => U3_RM1_share0000_4_CYINIT_17532
    );
  U3_RM1_share0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(4),
      O => U3_RM1_share0000_4_CY0F_17531
    );
  U3_RM1_share0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(4),
      O => U3_RM1_share0000_4_CYSELF_17520
    );
  U3_RM1_share0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_4_XORG_17522,
      O => U3_RM1_share0000(5)
    );
  U3_RM1_share0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_4_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(5),
      O => U3_RM1_share0000_4_XORG_17522
    );
  U3_RM1_share0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_4_CYMUXFAST_17519,
      O => U3_Maddsub_RM1_share0000_cy_5_Q
    );
  U3_RM1_share0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_3_Q,
      O => U3_RM1_share0000_4_FASTCARRY_17517
    );
  U3_RM1_share0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      I0 => U3_RM1_share0000_4_CYSELG_17506,
      I1 => U3_RM1_share0000_4_CYSELF_17520,
      O => U3_RM1_share0000_4_CYAND_17518
    );
  U3_RM1_share0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      IA => U3_RM1_share0000_4_CYMUXG2_17516,
      IB => U3_RM1_share0000_4_FASTCARRY_17517,
      SEL => U3_RM1_share0000_4_CYAND_17518,
      O => U3_RM1_share0000_4_CYMUXFAST_17519
    );
  U3_RM1_share0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y64"
    )
    port map (
      IA => U3_RM1_share0000_4_CY0G_17514,
      IB => U3_RM1_share0000_4_CYMUXF2_17515,
      SEL => U3_RM1_share0000_4_CYSELG_17506,
      O => U3_RM1_share0000_4_CYMUXG2_17516
    );
  U3_RM1_share0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(5),
      O => U3_RM1_share0000_4_CY0G_17514
    );
  U3_RM1_share0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(5),
      O => U3_RM1_share0000_4_CYSELG_17506
    );
  U3_RM1_share0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_6_XORF_17572,
      O => U3_RM1_share0000(6)
    );
  U3_RM1_share0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      I0 => U3_RM1_share0000_6_CYINIT_17571,
      I1 => U3_Maddsub_RM1_share0000_lut(6),
      O => U3_RM1_share0000_6_XORF_17572
    );
  U3_RM1_share0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      IA => U3_RM1_share0000_6_CY0F_17570,
      IB => U3_RM1_share0000_6_CYINIT_17571,
      SEL => U3_RM1_share0000_6_CYSELF_17558,
      O => U3_Maddsub_RM1_share0000_cy_6_Q
    );
  U3_RM1_share0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      IA => U3_RM1_share0000_6_CY0F_17570,
      IB => U3_RM1_share0000_6_CY0F_17570,
      SEL => U3_RM1_share0000_6_CYSELF_17558,
      O => U3_RM1_share0000_6_CYMUXF2_17553
    );
  U3_RM1_share0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_5_Q,
      O => U3_RM1_share0000_6_CYINIT_17571
    );
  U3_RM1_share0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(6),
      O => U3_RM1_share0000_6_CY0F_17570
    );
  U3_RM1_share0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(6),
      O => U3_RM1_share0000_6_CYSELF_17558
    );
  U3_RM1_share0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_6_XORG_17560,
      O => U3_RM1_share0000(7)
    );
  U3_RM1_share0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_6_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(7),
      O => U3_RM1_share0000_6_XORG_17560
    );
  U3_RM1_share0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_5_Q,
      O => U3_RM1_share0000_6_FASTCARRY_17555
    );
  U3_RM1_share0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      I0 => U3_RM1_share0000_6_CYSELG_17544,
      I1 => U3_RM1_share0000_6_CYSELF_17558,
      O => U3_RM1_share0000_6_CYAND_17556
    );
  U3_RM1_share0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      IA => U3_RM1_share0000_6_CYMUXG2_17554,
      IB => U3_RM1_share0000_6_FASTCARRY_17555,
      SEL => U3_RM1_share0000_6_CYAND_17556,
      O => U3_RM1_share0000_6_CYMUXFAST_17557
    );
  U3_RM1_share0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y65"
    )
    port map (
      IA => U3_RM1_share0000_6_CY0G_17552,
      IB => U3_RM1_share0000_6_CYMUXF2_17553,
      SEL => U3_RM1_share0000_6_CYSELG_17544,
      O => U3_RM1_share0000_6_CYMUXG2_17554
    );
  U3_RM1_share0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(7),
      O => U3_RM1_share0000_6_CY0G_17552
    );
  U3_RM1_share0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(7),
      O => U3_RM1_share0000_6_CYSELG_17544
    );
  U3_RM1_share0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_8_XORF_17603,
      O => U3_RM1_share0000(8)
    );
  U3_RM1_share0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      I0 => U3_RM1_share0000_8_CYINIT_17602,
      I1 => U3_Maddsub_RM1_share0000_lut(8),
      O => U3_RM1_share0000_8_XORF_17603
    );
  U3_RM1_share0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      IA => U3_RM1_share0000_8_CY0F_17601,
      IB => U3_RM1_share0000_8_CYINIT_17602,
      SEL => U3_RM1_share0000_8_CYSELF_17593,
      O => U3_Maddsub_RM1_share0000_cy_8_Q
    );
  U3_RM1_share0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_6_CYMUXFAST_17557,
      O => U3_RM1_share0000_8_CYINIT_17602
    );
  U3_RM1_share0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(8),
      O => U3_RM1_share0000_8_CY0F_17601
    );
  U3_RM1_share0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(8),
      O => U3_RM1_share0000_8_CYSELF_17593
    );
  U3_RM1_share0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_8_XORG_17590,
      O => U3_RM1_share0000(9)
    );
  U3_RM1_share0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y66"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_8_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(9),
      O => U3_RM1_share0000_8_XORG_17590
    );
  sig_tank1rom10s_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      O => sig_tank1rom10s_0_LOGIC_ZERO_17621
    );
  sig_tank1rom10s_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_XORF_17638,
      O => sig_tank1rom10s(0)
    );
  sig_tank1rom10s_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      I0 => sig_tank1rom10s_0_CYINIT_17637,
      I1 => sig_tank1rom10s_0_F,
      O => sig_tank1rom10s_0_XORF_17638
    );
  sig_tank1rom10s_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      IA => sig_tank1rom10s_0_LOGIC_ZERO_17621,
      IB => sig_tank1rom10s_0_CYINIT_17637,
      SEL => sig_tank1rom10s_0_CYSELF_17628,
      O => U3_Msub_tank1rom10s_sub0000_cy_0_Q
    );
  sig_tank1rom10s_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_BXINV_17626,
      O => sig_tank1rom10s_0_CYINIT_17637
    );
  sig_tank1rom10s_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_F,
      O => sig_tank1rom10s_0_CYSELF_17628
    );
  sig_tank1rom10s_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => sig_tank1rom10s_0_BXINV_17626
    );
  sig_tank1rom10s_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_XORG_17624,
      O => sig_tank1rom10s(1)
    );
  sig_tank1rom10s_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_0_Q,
      I1 => sig_tank1rom10s_0_G,
      O => sig_tank1rom10s_0_XORG_17624
    );
  sig_tank1rom10s_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_CYMUXG_17623,
      O => U3_Msub_tank1rom10s_sub0000_cy_1_Q
    );
  sig_tank1rom10s_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y38"
    )
    port map (
      IA => sig_tank1rom10s_0_LOGIC_ZERO_17621,
      IB => U3_Msub_tank1rom10s_sub0000_cy_0_Q,
      SEL => sig_tank1rom10s_0_CYSELG_17612,
      O => sig_tank1rom10s_0_CYMUXG_17623
    );
  sig_tank1rom10s_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_G,
      O => sig_tank1rom10s_0_CYSELG_17612
    );
  sig_tank1rom10s_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      O => sig_tank1rom10s_2_LOGIC_ZERO_17656
    );
  sig_tank1rom10s_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_XORF_17676,
      O => sig_tank1rom10s(2)
    );
  sig_tank1rom10s_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      I0 => sig_tank1rom10s_2_CYINIT_17675,
      I1 => sig_tank1rom10s_2_F,
      O => sig_tank1rom10s_2_XORF_17676
    );
  sig_tank1rom10s_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      IA => sig_tank1rom10s_2_LOGIC_ZERO_17656,
      IB => sig_tank1rom10s_2_CYINIT_17675,
      SEL => sig_tank1rom10s_2_CYSELF_17662,
      O => U3_Msub_tank1rom10s_sub0000_cy_2_Q
    );
  sig_tank1rom10s_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      IA => sig_tank1rom10s_2_LOGIC_ZERO_17656,
      IB => sig_tank1rom10s_2_LOGIC_ZERO_17656,
      SEL => sig_tank1rom10s_2_CYSELF_17662,
      O => sig_tank1rom10s_2_CYMUXF2_17657
    );
  sig_tank1rom10s_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_1_Q,
      O => sig_tank1rom10s_2_CYINIT_17675
    );
  sig_tank1rom10s_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_F,
      O => sig_tank1rom10s_2_CYSELF_17662
    );
  sig_tank1rom10s_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_XORG_17664,
      O => sig_tank1rom10s(3)
    );
  sig_tank1rom10s_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_2_Q,
      I1 => sig_tank1rom10s_2_G,
      O => sig_tank1rom10s_2_XORG_17664
    );
  sig_tank1rom10s_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_CYMUXFAST_17661,
      O => U3_Msub_tank1rom10s_sub0000_cy_3_Q
    );
  sig_tank1rom10s_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_1_Q,
      O => sig_tank1rom10s_2_FASTCARRY_17659
    );
  sig_tank1rom10s_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      I0 => sig_tank1rom10s_2_CYSELG_17647,
      I1 => sig_tank1rom10s_2_CYSELF_17662,
      O => sig_tank1rom10s_2_CYAND_17660
    );
  sig_tank1rom10s_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      IA => sig_tank1rom10s_2_CYMUXG2_17658,
      IB => sig_tank1rom10s_2_FASTCARRY_17659,
      SEL => sig_tank1rom10s_2_CYAND_17660,
      O => sig_tank1rom10s_2_CYMUXFAST_17661
    );
  sig_tank1rom10s_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y39"
    )
    port map (
      IA => sig_tank1rom10s_2_LOGIC_ZERO_17656,
      IB => sig_tank1rom10s_2_CYMUXF2_17657,
      SEL => sig_tank1rom10s_2_CYSELG_17647,
      O => sig_tank1rom10s_2_CYMUXG2_17658
    );
  sig_tank1rom10s_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_G,
      O => sig_tank1rom10s_2_CYSELG_17647
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      O => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ONE_17694
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      O => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_17714
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy_4_XORF_17715,
      O => U3_Msub_tank1rom10s_sub0001_cy(4)
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT_17713,
      I1 => U3_Msub_tank1rom10s_sub0001_cy_4_F,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_XORF_17715
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      IA => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_17714,
      IB => U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT_17713,
      SEL => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_17700,
      O => U3_Msub_tank1rom10s_sub0000_cy_4_Q
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      IA => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_17714,
      IB => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_17714,
      SEL => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_17700,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF2_17695
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_3_Q,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT_17713
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy_4_F,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_17700
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy_4_XORG_17702,
      O => U3_Msub_ypix1_Madd_lut(5)
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_4_Q,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(5),
      O => U3_Msub_tank1rom10s_sub0001_cy_4_XORG_17702
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXFAST_17699,
      O => U3_Msub_tank1rom10s_sub0000_cy_5_Q
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_3_Q,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_FASTCARRY_17697
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG_17685,
      I1 => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_17700,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYAND_17698
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      IA => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXG2_17696,
      IB => U3_Msub_tank1rom10s_sub0001_cy_4_FASTCARRY_17697,
      SEL => U3_Msub_tank1rom10s_sub0001_cy_4_CYAND_17698,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXFAST_17699
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y40"
    )
    port map (
      IA => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ONE_17694,
      IB => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF2_17695,
      SEL => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG_17685,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXG2_17696
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_lut(5),
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG_17685
    );
  U3_tank1rom10s_sub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      O => U3_tank1rom10s_sub0000_6_LOGIC_ONE_17733
    );
  U3_tank1rom10s_sub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_6_XORF_17753,
      O => U3_tank1rom10s_sub0000(6)
    );
  U3_tank1rom10s_sub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      I0 => U3_tank1rom10s_sub0000_6_CYINIT_17752,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(6),
      O => U3_tank1rom10s_sub0000_6_XORF_17753
    );
  U3_tank1rom10s_sub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_6_LOGIC_ONE_17733,
      IB => U3_tank1rom10s_sub0000_6_CYINIT_17752,
      SEL => U3_tank1rom10s_sub0000_6_CYSELF_17739,
      O => U3_Msub_tank1rom10s_sub0000_cy_6_Q
    );
  U3_tank1rom10s_sub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_6_LOGIC_ONE_17733,
      IB => U3_tank1rom10s_sub0000_6_LOGIC_ONE_17733,
      SEL => U3_tank1rom10s_sub0000_6_CYSELF_17739,
      O => U3_tank1rom10s_sub0000_6_CYMUXF2_17734
    );
  U3_tank1rom10s_sub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_5_Q,
      O => U3_tank1rom10s_sub0000_6_CYINIT_17752
    );
  U3_tank1rom10s_sub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_lut(6),
      O => U3_tank1rom10s_sub0000_6_CYSELF_17739
    );
  U3_tank1rom10s_sub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_6_XORG_17741,
      O => U3_tank1rom10s_sub0000(7)
    );
  U3_tank1rom10s_sub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_6_Q,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(7),
      O => U3_tank1rom10s_sub0000_6_XORG_17741
    );
  U3_tank1rom10s_sub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_5_Q,
      O => U3_tank1rom10s_sub0000_6_FASTCARRY_17736
    );
  U3_tank1rom10s_sub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      I0 => U3_tank1rom10s_sub0000_6_CYSELG_17724,
      I1 => U3_tank1rom10s_sub0000_6_CYSELF_17739,
      O => U3_tank1rom10s_sub0000_6_CYAND_17737
    );
  U3_tank1rom10s_sub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_6_CYMUXG2_17735,
      IB => U3_tank1rom10s_sub0000_6_FASTCARRY_17736,
      SEL => U3_tank1rom10s_sub0000_6_CYAND_17737,
      O => U3_tank1rom10s_sub0000_6_CYMUXFAST_17738
    );
  U3_tank1rom10s_sub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y41"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_6_LOGIC_ONE_17733,
      IB => U3_tank1rom10s_sub0000_6_CYMUXF2_17734,
      SEL => U3_tank1rom10s_sub0000_6_CYSELG_17724,
      O => U3_tank1rom10s_sub0000_6_CYMUXG2_17735
    );
  U3_tank1rom10s_sub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_lut(7),
      O => U3_tank1rom10s_sub0000_6_CYSELG_17724
    );
  U3_tank1rom10s_sub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      O => U3_tank1rom10s_sub0000_8_LOGIC_ONE_17783
    );
  U3_tank1rom10s_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_8_XORF_17784,
      O => U3_tank1rom10s_sub0000(8)
    );
  U3_tank1rom10s_sub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      I0 => U3_tank1rom10s_sub0000_8_CYINIT_17782,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(8),
      O => U3_tank1rom10s_sub0000_8_XORF_17784
    );
  U3_tank1rom10s_sub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_8_LOGIC_ONE_17783,
      IB => U3_tank1rom10s_sub0000_8_CYINIT_17782,
      SEL => U3_tank1rom10s_sub0000_8_CYSELF_17773,
      O => U3_Msub_tank1rom10s_sub0000_cy_8_Q
    );
  U3_tank1rom10s_sub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_6_CYMUXFAST_17738,
      O => U3_tank1rom10s_sub0000_8_CYINIT_17782
    );
  U3_tank1rom10s_sub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_lut(8),
      O => U3_tank1rom10s_sub0000_8_CYSELF_17773
    );
  U3_tank1rom10s_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_8_XORG_17770,
      O => U3_tank1rom10s_sub0000(9)
    );
  U3_tank1rom10s_sub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y42"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_8_Q,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(9),
      O => U3_tank1rom10s_sub0000_8_XORG_17770
    );
  nes_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y8"
    )
    port map (
      O => nes_Result_0_LOGIC_ZERO_17802
    );
  nes_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X55Y8"
    )
    port map (
      O => nes_Result_0_LOGIC_ONE_17819
    );
  nes_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_XORF_17820,
      O => nes_Result(0)
    );
  nes_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y8"
    )
    port map (
      I0 => nes_Result_0_CYINIT_17818,
      I1 => nes_Mcount_counter_reg_lut(0),
      O => nes_Result_0_XORF_17820
    );
  nes_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y8"
    )
    port map (
      IA => nes_Result_0_LOGIC_ONE_17819,
      IB => nes_Result_0_CYINIT_17818,
      SEL => nes_Result_0_CYSELF_17809,
      O => nes_Mcount_counter_reg_cy_0_Q
    );
  nes_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_BXINV_17807,
      O => nes_Result_0_CYINIT_17818
    );
  nes_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_lut(0),
      O => nes_Result_0_CYSELF_17809
    );
  nes_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => nes_Result_0_BXINV_17807
    );
  nes_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_XORG_17805,
      O => nes_Result(1)
    );
  nes_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y8"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_0_Q,
      I1 => nes_Result_0_G,
      O => nes_Result_0_XORG_17805
    );
  nes_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_CYMUXG_17804,
      O => nes_Mcount_counter_reg_cy_1_Q
    );
  nes_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y8"
    )
    port map (
      IA => nes_Result_0_LOGIC_ZERO_17802,
      IB => nes_Mcount_counter_reg_cy_0_Q,
      SEL => nes_Result_0_CYSELG_17793,
      O => nes_Result_0_CYMUXG_17804
    );
  nes_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_G,
      O => nes_Result_0_CYSELG_17793
    );
  nes_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y9"
    )
    port map (
      O => nes_Result_2_LOGIC_ZERO_17838
    );
  nes_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_XORF_17858,
      O => nes_Result(2)
    );
  nes_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y9"
    )
    port map (
      I0 => nes_Result_2_CYINIT_17857,
      I1 => nes_Result_2_F,
      O => nes_Result_2_XORF_17858
    );
  nes_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y9"
    )
    port map (
      IA => nes_Result_2_LOGIC_ZERO_17838,
      IB => nes_Result_2_CYINIT_17857,
      SEL => nes_Result_2_CYSELF_17844,
      O => nes_Mcount_counter_reg_cy_2_Q
    );
  nes_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y9"
    )
    port map (
      IA => nes_Result_2_LOGIC_ZERO_17838,
      IB => nes_Result_2_LOGIC_ZERO_17838,
      SEL => nes_Result_2_CYSELF_17844,
      O => nes_Result_2_CYMUXF2_17839
    );
  nes_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_1_Q,
      O => nes_Result_2_CYINIT_17857
    );
  nes_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_F,
      O => nes_Result_2_CYSELF_17844
    );
  nes_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_XORG_17846,
      O => nes_Result(3)
    );
  nes_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y9"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_2_Q,
      I1 => nes_Result_2_G,
      O => nes_Result_2_XORG_17846
    );
  nes_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_CYMUXFAST_17843,
      O => nes_Mcount_counter_reg_cy_3_Q
    );
  nes_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_1_Q,
      O => nes_Result_2_FASTCARRY_17841
    );
  nes_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y9"
    )
    port map (
      I0 => nes_Result_2_CYSELG_17829,
      I1 => nes_Result_2_CYSELF_17844,
      O => nes_Result_2_CYAND_17842
    );
  nes_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y9"
    )
    port map (
      IA => nes_Result_2_CYMUXG2_17840,
      IB => nes_Result_2_FASTCARRY_17841,
      SEL => nes_Result_2_CYAND_17842,
      O => nes_Result_2_CYMUXFAST_17843
    );
  nes_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y9"
    )
    port map (
      IA => nes_Result_2_LOGIC_ZERO_17838,
      IB => nes_Result_2_CYMUXF2_17839,
      SEL => nes_Result_2_CYSELG_17829,
      O => nes_Result_2_CYMUXG2_17840
    );
  nes_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_G,
      O => nes_Result_2_CYSELG_17829
    );
  nes_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y10"
    )
    port map (
      O => nes_Result_4_LOGIC_ZERO_17876
    );
  nes_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_XORF_17896,
      O => nes_Result(4)
    );
  nes_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y10"
    )
    port map (
      I0 => nes_Result_4_CYINIT_17895,
      I1 => nes_Result_4_F,
      O => nes_Result_4_XORF_17896
    );
  nes_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y10"
    )
    port map (
      IA => nes_Result_4_LOGIC_ZERO_17876,
      IB => nes_Result_4_CYINIT_17895,
      SEL => nes_Result_4_CYSELF_17882,
      O => nes_Mcount_counter_reg_cy_4_Q
    );
  nes_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y10"
    )
    port map (
      IA => nes_Result_4_LOGIC_ZERO_17876,
      IB => nes_Result_4_LOGIC_ZERO_17876,
      SEL => nes_Result_4_CYSELF_17882,
      O => nes_Result_4_CYMUXF2_17877
    );
  nes_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_3_Q,
      O => nes_Result_4_CYINIT_17895
    );
  nes_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_F,
      O => nes_Result_4_CYSELF_17882
    );
  nes_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_XORG_17884,
      O => nes_Result(5)
    );
  nes_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y10"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_4_Q,
      I1 => nes_Result_4_G,
      O => nes_Result_4_XORG_17884
    );
  nes_Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_CYMUXFAST_17881,
      O => nes_Mcount_counter_reg_cy_5_Q
    );
  nes_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_3_Q,
      O => nes_Result_4_FASTCARRY_17879
    );
  nes_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y10"
    )
    port map (
      I0 => nes_Result_4_CYSELG_17867,
      I1 => nes_Result_4_CYSELF_17882,
      O => nes_Result_4_CYAND_17880
    );
  nes_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y10"
    )
    port map (
      IA => nes_Result_4_CYMUXG2_17878,
      IB => nes_Result_4_FASTCARRY_17879,
      SEL => nes_Result_4_CYAND_17880,
      O => nes_Result_4_CYMUXFAST_17881
    );
  nes_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y10"
    )
    port map (
      IA => nes_Result_4_LOGIC_ZERO_17876,
      IB => nes_Result_4_CYMUXF2_17877,
      SEL => nes_Result_4_CYSELG_17867,
      O => nes_Result_4_CYMUXG2_17878
    );
  nes_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_G,
      O => nes_Result_4_CYSELG_17867
    );
  nes_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y11"
    )
    port map (
      O => nes_Result_6_LOGIC_ZERO_17914
    );
  nes_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_XORF_17934,
      O => nes_Result(6)
    );
  nes_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y11"
    )
    port map (
      I0 => nes_Result_6_CYINIT_17933,
      I1 => nes_Result_6_F,
      O => nes_Result_6_XORF_17934
    );
  nes_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y11"
    )
    port map (
      IA => nes_Result_6_LOGIC_ZERO_17914,
      IB => nes_Result_6_CYINIT_17933,
      SEL => nes_Result_6_CYSELF_17920,
      O => nes_Mcount_counter_reg_cy_6_Q
    );
  nes_Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y11"
    )
    port map (
      IA => nes_Result_6_LOGIC_ZERO_17914,
      IB => nes_Result_6_LOGIC_ZERO_17914,
      SEL => nes_Result_6_CYSELF_17920,
      O => nes_Result_6_CYMUXF2_17915
    );
  nes_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_5_Q,
      O => nes_Result_6_CYINIT_17933
    );
  nes_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_F,
      O => nes_Result_6_CYSELF_17920
    );
  nes_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_XORG_17922,
      O => nes_Result(7)
    );
  nes_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y11"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_6_Q,
      I1 => nes_Result_6_G,
      O => nes_Result_6_XORG_17922
    );
  nes_Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_5_Q,
      O => nes_Result_6_FASTCARRY_17917
    );
  nes_Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y11"
    )
    port map (
      I0 => nes_Result_6_CYSELG_17905,
      I1 => nes_Result_6_CYSELF_17920,
      O => nes_Result_6_CYAND_17918
    );
  nes_Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y11"
    )
    port map (
      IA => nes_Result_6_CYMUXG2_17916,
      IB => nes_Result_6_FASTCARRY_17917,
      SEL => nes_Result_6_CYAND_17918,
      O => nes_Result_6_CYMUXFAST_17919
    );
  nes_Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y11"
    )
    port map (
      IA => nes_Result_6_LOGIC_ZERO_17914,
      IB => nes_Result_6_CYMUXF2_17915,
      SEL => nes_Result_6_CYSELG_17905,
      O => nes_Result_6_CYMUXG2_17916
    );
  nes_Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_G,
      O => nes_Result_6_CYSELG_17905
    );
  nes_Result_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y12"
    )
    port map (
      O => nes_Result_8_LOGIC_ZERO_17964
    );
  nes_Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_8_XORF_17965,
      O => nes_Result(8)
    );
  nes_Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y12"
    )
    port map (
      I0 => nes_Result_8_CYINIT_17963,
      I1 => nes_Result_8_F,
      O => nes_Result_8_XORF_17965
    );
  nes_Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y12"
    )
    port map (
      IA => nes_Result_8_LOGIC_ZERO_17964,
      IB => nes_Result_8_CYINIT_17963,
      SEL => nes_Result_8_CYSELF_17954,
      O => nes_Mcount_counter_reg_cy_8_Q
    );
  nes_Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_CYMUXFAST_17919,
      O => nes_Result_8_CYINIT_17963
    );
  nes_Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_8_F,
      O => nes_Result_8_CYSELF_17954
    );
  nes_Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_8_XORG_17951,
      O => nes_Result(9)
    );
  nes_Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y12"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_8_Q,
      I1 => nes_counter_reg_9_rt_17948,
      O => nes_Result_8_XORG_17951
    );
  U3_Q_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y64"
    )
    port map (
      O => U3_Q_0_LOGIC_ZERO_17987
    );
  U3_Q_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X35Y64"
    )
    port map (
      O => U3_Q_0_LOGIC_ONE_18011
    );
  U3_Q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_XORF_18012,
      O => U3_Q_0_DXMUX_18014
    );
  U3_Q_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y64"
    )
    port map (
      I0 => U3_Q_0_CYINIT_18010,
      I1 => U3_Mcount_q_lut(0),
      O => U3_Q_0_XORF_18012
    );
  U3_Q_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y64"
    )
    port map (
      IA => U3_Q_0_LOGIC_ONE_18011,
      IB => U3_Q_0_CYINIT_18010,
      SEL => U3_Q_0_CYSELF_18001,
      O => U3_Mcount_q_cy(0)
    );
  U3_Q_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_BXINV_17999,
      O => U3_Q_0_CYINIT_18010
    );
  U3_Q_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_lut(0),
      O => U3_Q_0_CYSELF_18001
    );
  U3_Q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_Q_0_BXINV_17999
    );
  U3_Q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_XORG_17990,
      O => U3_Q_0_DYMUX_17992
    );
  U3_Q_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y64"
    )
    port map (
      I0 => U3_Mcount_q_cy(0),
      I1 => U3_Q_0_G,
      O => U3_Q_0_XORG_17990
    );
  U3_Q_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_CYMUXG_17989,
      O => U3_Mcount_q_cy(1)
    );
  U3_Q_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y64"
    )
    port map (
      IA => U3_Q_0_LOGIC_ZERO_17987,
      IB => U3_Mcount_q_cy(0),
      SEL => U3_Q_0_CYSELG_17978,
      O => U3_Q_0_CYMUXG_17989
    );
  U3_Q_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_G,
      O => U3_Q_0_CYSELG_17978
    );
  U3_Q_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_Q_0_SRINV_17976
    );
  U3_Q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_0_CLKINV_17975
    );
  U3_Q_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y65"
    )
    port map (
      O => U3_Q_2_LOGIC_ZERO_18041
    );
  U3_Q_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_XORF_18068,
      O => U3_Q_2_DXMUX_18070
    );
  U3_Q_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y65"
    )
    port map (
      I0 => U3_Q_2_CYINIT_18067,
      I1 => U3_Q_2_F,
      O => U3_Q_2_XORF_18068
    );
  U3_Q_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y65"
    )
    port map (
      IA => U3_Q_2_LOGIC_ZERO_18041,
      IB => U3_Q_2_CYINIT_18067,
      SEL => U3_Q_2_CYSELF_18047,
      O => U3_Mcount_q_cy(2)
    );
  U3_Q_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y65"
    )
    port map (
      IA => U3_Q_2_LOGIC_ZERO_18041,
      IB => U3_Q_2_LOGIC_ZERO_18041,
      SEL => U3_Q_2_CYSELF_18047,
      O => U3_Q_2_CYMUXF2_18042
    );
  U3_Q_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(1),
      O => U3_Q_2_CYINIT_18067
    );
  U3_Q_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_F,
      O => U3_Q_2_CYSELF_18047
    );
  U3_Q_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_XORG_18049,
      O => U3_Q_2_DYMUX_18051
    );
  U3_Q_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y65"
    )
    port map (
      I0 => U3_Mcount_q_cy(2),
      I1 => U3_Q_2_G,
      O => U3_Q_2_XORG_18049
    );
  U3_Q_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_CYMUXFAST_18046,
      O => U3_Mcount_q_cy(3)
    );
  U3_Q_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(1),
      O => U3_Q_2_FASTCARRY_18044
    );
  U3_Q_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y65"
    )
    port map (
      I0 => U3_Q_2_CYSELG_18032,
      I1 => U3_Q_2_CYSELF_18047,
      O => U3_Q_2_CYAND_18045
    );
  U3_Q_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y65"
    )
    port map (
      IA => U3_Q_2_CYMUXG2_18043,
      IB => U3_Q_2_FASTCARRY_18044,
      SEL => U3_Q_2_CYAND_18045,
      O => U3_Q_2_CYMUXFAST_18046
    );
  U3_Q_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y65"
    )
    port map (
      IA => U3_Q_2_LOGIC_ZERO_18041,
      IB => U3_Q_2_CYMUXF2_18042,
      SEL => U3_Q_2_CYSELG_18032,
      O => U3_Q_2_CYMUXG2_18043
    );
  U3_Q_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_G,
      O => U3_Q_2_CYSELG_18032
    );
  U3_Q_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_Q_2_SRINV_18030
    );
  U3_Q_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_2_CLKINV_18029
    );
  U3_Q_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y66"
    )
    port map (
      O => U3_Q_4_LOGIC_ZERO_18097
    );
  U3_Q_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_XORF_18124,
      O => U3_Q_4_DXMUX_18126
    );
  U3_Q_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y66"
    )
    port map (
      I0 => U3_Q_4_CYINIT_18123,
      I1 => U3_Q_4_F,
      O => U3_Q_4_XORF_18124
    );
  U3_Q_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y66"
    )
    port map (
      IA => U3_Q_4_LOGIC_ZERO_18097,
      IB => U3_Q_4_CYINIT_18123,
      SEL => U3_Q_4_CYSELF_18103,
      O => U3_Mcount_q_cy(4)
    );
  U3_Q_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y66"
    )
    port map (
      IA => U3_Q_4_LOGIC_ZERO_18097,
      IB => U3_Q_4_LOGIC_ZERO_18097,
      SEL => U3_Q_4_CYSELF_18103,
      O => U3_Q_4_CYMUXF2_18098
    );
  U3_Q_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(3),
      O => U3_Q_4_CYINIT_18123
    );
  U3_Q_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_F,
      O => U3_Q_4_CYSELF_18103
    );
  U3_Q_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_XORG_18105,
      O => U3_Q_4_DYMUX_18107
    );
  U3_Q_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y66"
    )
    port map (
      I0 => U3_Mcount_q_cy(4),
      I1 => U3_Q_4_G,
      O => U3_Q_4_XORG_18105
    );
  U3_Q_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_CYMUXFAST_18102,
      O => U3_Mcount_q_cy(5)
    );
  U3_Q_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(3),
      O => U3_Q_4_FASTCARRY_18100
    );
  U3_Q_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y66"
    )
    port map (
      I0 => U3_Q_4_CYSELG_18088,
      I1 => U3_Q_4_CYSELF_18103,
      O => U3_Q_4_CYAND_18101
    );
  U3_Q_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y66"
    )
    port map (
      IA => U3_Q_4_CYMUXG2_18099,
      IB => U3_Q_4_FASTCARRY_18100,
      SEL => U3_Q_4_CYAND_18101,
      O => U3_Q_4_CYMUXFAST_18102
    );
  U3_Q_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y66"
    )
    port map (
      IA => U3_Q_4_LOGIC_ZERO_18097,
      IB => U3_Q_4_CYMUXF2_18098,
      SEL => U3_Q_4_CYSELG_18088,
      O => U3_Q_4_CYMUXG2_18099
    );
  U3_Q_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_G,
      O => U3_Q_4_CYSELG_18088
    );
  U3_Q_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_Q_4_SRINV_18086
    );
  U3_Q_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_4_CLKINV_18085
    );
  U3_Q_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y67"
    )
    port map (
      O => U3_Q_6_LOGIC_ZERO_18153
    );
  U3_Q_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_XORF_18180,
      O => U3_Q_6_DXMUX_18182
    );
  U3_Q_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y67"
    )
    port map (
      I0 => U3_Q_6_CYINIT_18179,
      I1 => U3_Q_6_F,
      O => U3_Q_6_XORF_18180
    );
  U3_Q_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y67"
    )
    port map (
      IA => U3_Q_6_LOGIC_ZERO_18153,
      IB => U3_Q_6_CYINIT_18179,
      SEL => U3_Q_6_CYSELF_18159,
      O => U3_Mcount_q_cy(6)
    );
  U3_Q_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y67"
    )
    port map (
      IA => U3_Q_6_LOGIC_ZERO_18153,
      IB => U3_Q_6_LOGIC_ZERO_18153,
      SEL => U3_Q_6_CYSELF_18159,
      O => U3_Q_6_CYMUXF2_18154
    );
  U3_Q_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(5),
      O => U3_Q_6_CYINIT_18179
    );
  U3_Q_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_F,
      O => U3_Q_6_CYSELF_18159
    );
  U3_Q_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_XORG_18161,
      O => U3_Q_6_DYMUX_18163
    );
  U3_Q_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y67"
    )
    port map (
      I0 => U3_Mcount_q_cy(6),
      I1 => U3_Q_6_G,
      O => U3_Q_6_XORG_18161
    );
  U3_Q_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_CYMUXFAST_18158,
      O => U3_Mcount_q_cy(7)
    );
  U3_Q_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(5),
      O => U3_Q_6_FASTCARRY_18156
    );
  U3_Q_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y67"
    )
    port map (
      I0 => U3_Q_6_CYSELG_18144,
      I1 => U3_Q_6_CYSELF_18159,
      O => U3_Q_6_CYAND_18157
    );
  U3_Q_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y67"
    )
    port map (
      IA => U3_Q_6_CYMUXG2_18155,
      IB => U3_Q_6_FASTCARRY_18156,
      SEL => U3_Q_6_CYAND_18157,
      O => U3_Q_6_CYMUXFAST_18158
    );
  U3_Q_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y67"
    )
    port map (
      IA => U3_Q_6_LOGIC_ZERO_18153,
      IB => U3_Q_6_CYMUXF2_18154,
      SEL => U3_Q_6_CYSELG_18144,
      O => U3_Q_6_CYMUXG2_18155
    );
  U3_Q_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_G,
      O => U3_Q_6_CYSELG_18144
    );
  U3_Q_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_Q_6_SRINV_18142
    );
  U3_Q_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_6_CLKINV_18141
    );
  U3_Q_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      O => U3_Q_8_LOGIC_ZERO_18209
    );
  U3_Q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_XORF_18236,
      O => U3_Q_8_DXMUX_18238
    );
  U3_Q_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      I0 => U3_Q_8_CYINIT_18235,
      I1 => U3_Q_8_F,
      O => U3_Q_8_XORF_18236
    );
  U3_Q_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      IA => U3_Q_8_LOGIC_ZERO_18209,
      IB => U3_Q_8_CYINIT_18235,
      SEL => U3_Q_8_CYSELF_18215,
      O => U3_Mcount_q_cy(8)
    );
  U3_Q_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      IA => U3_Q_8_LOGIC_ZERO_18209,
      IB => U3_Q_8_LOGIC_ZERO_18209,
      SEL => U3_Q_8_CYSELF_18215,
      O => U3_Q_8_CYMUXF2_18210
    );
  U3_Q_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(7),
      O => U3_Q_8_CYINIT_18235
    );
  U3_Q_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_F,
      O => U3_Q_8_CYSELF_18215
    );
  U3_Q_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_XORG_18217,
      O => U3_Q_8_DYMUX_18219
    );
  U3_Q_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      I0 => U3_Mcount_q_cy(8),
      I1 => U3_Q_8_G,
      O => U3_Q_8_XORG_18217
    );
  U3_Q_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_CYMUXFAST_18214,
      O => U3_Mcount_q_cy(9)
    );
  U3_Q_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(7),
      O => U3_Q_8_FASTCARRY_18212
    );
  U3_Q_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      I0 => U3_Q_8_CYSELG_18200,
      I1 => U3_Q_8_CYSELF_18215,
      O => U3_Q_8_CYAND_18213
    );
  U3_Q_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      IA => U3_Q_8_CYMUXG2_18211,
      IB => U3_Q_8_FASTCARRY_18212,
      SEL => U3_Q_8_CYAND_18213,
      O => U3_Q_8_CYMUXFAST_18214
    );
  U3_Q_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y68"
    )
    port map (
      IA => U3_Q_8_LOGIC_ZERO_18209,
      IB => U3_Q_8_CYMUXF2_18210,
      SEL => U3_Q_8_CYSELG_18200,
      O => U3_Q_8_CYMUXG2_18211
    );
  U3_Q_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_G,
      O => U3_Q_8_CYSELG_18200
    );
  U3_Q_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_Q_8_SRINV_18198
    );
  U3_Q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_8_CLKINV_18197
    );
  U3_Q_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      O => U3_Q_10_LOGIC_ZERO_18265
    );
  U3_Q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_XORF_18292,
      O => U3_Q_10_DXMUX_18294
    );
  U3_Q_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      I0 => U3_Q_10_CYINIT_18291,
      I1 => U3_Q_10_F,
      O => U3_Q_10_XORF_18292
    );
  U3_Q_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U3_Q_10_LOGIC_ZERO_18265,
      IB => U3_Q_10_CYINIT_18291,
      SEL => U3_Q_10_CYSELF_18271,
      O => U3_Mcount_q_cy(10)
    );
  U3_Q_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U3_Q_10_LOGIC_ZERO_18265,
      IB => U3_Q_10_LOGIC_ZERO_18265,
      SEL => U3_Q_10_CYSELF_18271,
      O => U3_Q_10_CYMUXF2_18266
    );
  U3_Q_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(9),
      O => U3_Q_10_CYINIT_18291
    );
  U3_Q_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_F,
      O => U3_Q_10_CYSELF_18271
    );
  U3_Q_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_XORG_18273,
      O => U3_Q_10_DYMUX_18275
    );
  U3_Q_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      I0 => U3_Mcount_q_cy(10),
      I1 => U3_Q_10_G,
      O => U3_Q_10_XORG_18273
    );
  U3_Q_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_CYMUXFAST_18270,
      O => U3_Mcount_q_cy(11)
    );
  U3_Q_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(9),
      O => U3_Q_10_FASTCARRY_18268
    );
  U3_Q_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      I0 => U3_Q_10_CYSELG_18256,
      I1 => U3_Q_10_CYSELF_18271,
      O => U3_Q_10_CYAND_18269
    );
  U3_Q_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U3_Q_10_CYMUXG2_18267,
      IB => U3_Q_10_FASTCARRY_18268,
      SEL => U3_Q_10_CYAND_18269,
      O => U3_Q_10_CYMUXFAST_18270
    );
  U3_Q_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y69"
    )
    port map (
      IA => U3_Q_10_LOGIC_ZERO_18265,
      IB => U3_Q_10_CYMUXF2_18266,
      SEL => U3_Q_10_CYSELG_18256,
      O => U3_Q_10_CYMUXG2_18267
    );
  U3_Q_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_G,
      O => U3_Q_10_CYSELG_18256
    );
  U3_Q_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_Q_10_SRINV_18254
    );
  U3_Q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_10_CLKINV_18253
    );
  U3_Q_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      O => U3_Q_12_LOGIC_ZERO_18321
    );
  U3_Q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_XORF_18348,
      O => U3_Q_12_DXMUX_18350
    );
  U3_Q_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      I0 => U3_Q_12_CYINIT_18347,
      I1 => U3_Q_12_F,
      O => U3_Q_12_XORF_18348
    );
  U3_Q_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U3_Q_12_LOGIC_ZERO_18321,
      IB => U3_Q_12_CYINIT_18347,
      SEL => U3_Q_12_CYSELF_18327,
      O => U3_Mcount_q_cy(12)
    );
  U3_Q_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U3_Q_12_LOGIC_ZERO_18321,
      IB => U3_Q_12_LOGIC_ZERO_18321,
      SEL => U3_Q_12_CYSELF_18327,
      O => U3_Q_12_CYMUXF2_18322
    );
  U3_Q_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(11),
      O => U3_Q_12_CYINIT_18347
    );
  U3_Q_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_F,
      O => U3_Q_12_CYSELF_18327
    );
  U3_Q_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_XORG_18329,
      O => U3_Q_12_DYMUX_18331
    );
  U3_Q_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      I0 => U3_Mcount_q_cy(12),
      I1 => U3_Q_12_G,
      O => U3_Q_12_XORG_18329
    );
  U3_Q_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_CYMUXFAST_18326,
      O => U3_Mcount_q_cy(13)
    );
  U3_Q_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(11),
      O => U3_Q_12_FASTCARRY_18324
    );
  U3_Q_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      I0 => U3_Q_12_CYSELG_18312,
      I1 => U3_Q_12_CYSELF_18327,
      O => U3_Q_12_CYAND_18325
    );
  U3_Q_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U3_Q_12_CYMUXG2_18323,
      IB => U3_Q_12_FASTCARRY_18324,
      SEL => U3_Q_12_CYAND_18325,
      O => U3_Q_12_CYMUXFAST_18326
    );
  U3_Q_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y70"
    )
    port map (
      IA => U3_Q_12_LOGIC_ZERO_18321,
      IB => U3_Q_12_CYMUXF2_18322,
      SEL => U3_Q_12_CYSELG_18312,
      O => U3_Q_12_CYMUXG2_18323
    );
  U3_Q_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_G,
      O => U3_Q_12_CYSELG_18312
    );
  U3_Q_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_Q_12_SRINV_18310
    );
  U3_Q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_12_CLKINV_18309
    );
  U3_Q_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      O => U3_Q_14_LOGIC_ZERO_18377
    );
  U3_Q_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_XORF_18404,
      O => U3_Q_14_DXMUX_18406
    );
  U3_Q_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      I0 => U3_Q_14_CYINIT_18403,
      I1 => U3_Q_14_F,
      O => U3_Q_14_XORF_18404
    );
  U3_Q_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U3_Q_14_LOGIC_ZERO_18377,
      IB => U3_Q_14_CYINIT_18403,
      SEL => U3_Q_14_CYSELF_18383,
      O => U3_Mcount_q_cy(14)
    );
  U3_Q_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U3_Q_14_LOGIC_ZERO_18377,
      IB => U3_Q_14_LOGIC_ZERO_18377,
      SEL => U3_Q_14_CYSELF_18383,
      O => U3_Q_14_CYMUXF2_18378
    );
  U3_Q_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(13),
      O => U3_Q_14_CYINIT_18403
    );
  U3_Q_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_F,
      O => U3_Q_14_CYSELF_18383
    );
  U3_Q_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_XORG_18385,
      O => U3_Q_14_DYMUX_18387
    );
  U3_Q_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      I0 => U3_Mcount_q_cy(14),
      I1 => U3_Q_14_G,
      O => U3_Q_14_XORG_18385
    );
  U3_Q_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_CYMUXFAST_18382,
      O => U3_Mcount_q_cy(15)
    );
  U3_Q_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(13),
      O => U3_Q_14_FASTCARRY_18380
    );
  U3_Q_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      I0 => U3_Q_14_CYSELG_18368,
      I1 => U3_Q_14_CYSELF_18383,
      O => U3_Q_14_CYAND_18381
    );
  U3_Q_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U3_Q_14_CYMUXG2_18379,
      IB => U3_Q_14_FASTCARRY_18380,
      SEL => U3_Q_14_CYAND_18381,
      O => U3_Q_14_CYMUXFAST_18382
    );
  U3_Q_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y71"
    )
    port map (
      IA => U3_Q_14_LOGIC_ZERO_18377,
      IB => U3_Q_14_CYMUXF2_18378,
      SEL => U3_Q_14_CYSELG_18368,
      O => U3_Q_14_CYMUXG2_18379
    );
  U3_Q_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_G,
      O => U3_Q_14_CYSELG_18368
    );
  U3_Q_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_Q_14_SRINV_18366
    );
  U3_Q_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_14_CLKINV_18365
    );
  U3_Q_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      O => U3_Q_16_LOGIC_ZERO_18433
    );
  U3_Q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_XORF_18460,
      O => U3_Q_16_DXMUX_18462
    );
  U3_Q_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      I0 => U3_Q_16_CYINIT_18459,
      I1 => U3_Q_16_F,
      O => U3_Q_16_XORF_18460
    );
  U3_Q_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U3_Q_16_LOGIC_ZERO_18433,
      IB => U3_Q_16_CYINIT_18459,
      SEL => U3_Q_16_CYSELF_18439,
      O => U3_Mcount_q_cy(16)
    );
  U3_Q_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U3_Q_16_LOGIC_ZERO_18433,
      IB => U3_Q_16_LOGIC_ZERO_18433,
      SEL => U3_Q_16_CYSELF_18439,
      O => U3_Q_16_CYMUXF2_18434
    );
  U3_Q_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(15),
      O => U3_Q_16_CYINIT_18459
    );
  U3_Q_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_F,
      O => U3_Q_16_CYSELF_18439
    );
  U3_Q_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_XORG_18441,
      O => U3_Q_16_DYMUX_18443
    );
  U3_Q_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      I0 => U3_Mcount_q_cy(16),
      I1 => U3_Q_16_G,
      O => U3_Q_16_XORG_18441
    );
  U3_Q_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_CYMUXFAST_18438,
      O => U3_Mcount_q_cy(17)
    );
  U3_Q_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(15),
      O => U3_Q_16_FASTCARRY_18436
    );
  U3_Q_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      I0 => U3_Q_16_CYSELG_18424,
      I1 => U3_Q_16_CYSELF_18439,
      O => U3_Q_16_CYAND_18437
    );
  U3_Q_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U3_Q_16_CYMUXG2_18435,
      IB => U3_Q_16_FASTCARRY_18436,
      SEL => U3_Q_16_CYAND_18437,
      O => U3_Q_16_CYMUXFAST_18438
    );
  U3_Q_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y72"
    )
    port map (
      IA => U3_Q_16_LOGIC_ZERO_18433,
      IB => U3_Q_16_CYMUXF2_18434,
      SEL => U3_Q_16_CYSELG_18424,
      O => U3_Q_16_CYMUXG2_18435
    );
  U3_Q_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_G,
      O => U3_Q_16_CYSELG_18424
    );
  U3_Q_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_Q_16_SRINV_18422
    );
  U3_Q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_16_CLKINV_18421
    );
  U3_q_181_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      O => U3_q_181_LOGIC_ZERO_18489
    );
  U3_q_181_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_XORF_18516,
      O => U3_q_181_DXMUX_18518
    );
  U3_q_181_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      I0 => U3_q_181_CYINIT_18515,
      I1 => U3_q_181_F,
      O => U3_q_181_XORF_18516
    );
  U3_q_181_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U3_q_181_LOGIC_ZERO_18489,
      IB => U3_q_181_CYINIT_18515,
      SEL => U3_q_181_CYSELF_18495,
      O => U3_Mcount_q_cy(18)
    );
  U3_q_181_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U3_q_181_LOGIC_ZERO_18489,
      IB => U3_q_181_LOGIC_ZERO_18489,
      SEL => U3_q_181_CYSELF_18495,
      O => U3_q_181_CYMUXF2_18490
    );
  U3_q_181_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(17),
      O => U3_q_181_CYINIT_18515
    );
  U3_q_181_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_F,
      O => U3_q_181_CYSELF_18495
    );
  U3_q_181_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_XORG_18497,
      O => U3_q_181_DYMUX_18499
    );
  U3_q_181_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      I0 => U3_Mcount_q_cy(18),
      I1 => U3_q_181_G,
      O => U3_q_181_XORG_18497
    );
  U3_q_181_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(17),
      O => U3_q_181_FASTCARRY_18492
    );
  U3_q_181_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      I0 => U3_q_181_CYSELG_18480,
      I1 => U3_q_181_CYSELF_18495,
      O => U3_q_181_CYAND_18493
    );
  U3_q_181_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U3_q_181_CYMUXG2_18491,
      IB => U3_q_181_FASTCARRY_18492,
      SEL => U3_q_181_CYAND_18493,
      O => U3_q_181_CYMUXFAST_18494
    );
  U3_q_181_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y73"
    )
    port map (
      IA => U3_q_181_LOGIC_ZERO_18489,
      IB => U3_q_181_CYMUXF2_18490,
      SEL => U3_q_181_CYSELG_18480,
      O => U3_q_181_CYMUXG2_18491
    );
  U3_q_181_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_G,
      O => U3_q_181_CYSELG_18480
    );
  U3_q_181_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_q_181_SRINV_18478
    );
  U3_q_181_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_q_181_CLKINV_18477
    );
  U3_q_201_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_201_XORF_18542,
      O => U3_q_201_DXMUX_18544
    );
  U3_q_201_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y74"
    )
    port map (
      I0 => U3_q_201_CYINIT_18541,
      I1 => U3_q_201_rt_18539,
      O => U3_q_201_XORF_18542
    );
  U3_q_201_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_CYMUXFAST_18494,
      O => U3_q_201_CYINIT_18541
    );
  U3_q_201_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_q_201_CLKINV_18530
    );
  U3_Mmux_M2a_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X40Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_5_f5_F5MUX_18580,
      O => U3_Mmux_M2a_mux0000_5_f5
    );
  U3_Mmux_M2a_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y50"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_7_18570,
      IB => U3_Mmux_M2a_mux0000_6_18578,
      SEL => U3_Mmux_M2a_mux0000_5_f5_BXINV_18573,
      O => U3_Mmux_M2a_mux0000_5_f5_F5MUX_18580
    );
  U3_Mmux_M2a_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_5_f5_BXINV_18573
    );
  U3_Mmux_M2a_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_5_f5_F6MUX_18572,
      O => U3_Mmux_M2a_mux0000_4_f6
    );
  U3_Mmux_M2a_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y50"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_6_f5,
      IB => U3_Mmux_M2a_mux0000_5_f5,
      SEL => U3_Mmux_M2a_mux0000_5_f5_BYINV_18565,
      O => U3_Mmux_M2a_mux0000_5_f5_F6MUX_18572
    );
  U3_Mmux_M2a_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2a_mux0000_5_f5_BYINV_18565
    );
  U3_Mmux_M2a_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X40Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f5_F5MUX_18610,
      O => U3_Mmux_M2a_mux0000_6_f5
    );
  U3_Mmux_M2a_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y51"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_8_18599,
      IB => U3_Mmux_M2a_mux0000_71_18608,
      SEL => U3_Mmux_M2a_mux0000_6_f5_BXINV_18602,
      O => U3_Mmux_M2a_mux0000_6_f5_F5MUX_18610
    );
  U3_Mmux_M2a_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_6_f5_BXINV_18602
    );
  U3_Mmux_M2a_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f5_F6MUX_18601,
      O => U3_Mmux_M2a_mux0000_3_f7
    );
  U3_Mmux_M2a_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y51"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_5_f6,
      IB => U3_Mmux_M2a_mux0000_4_f6,
      SEL => U3_Mmux_M2a_mux0000_6_f5_BYINV_18593,
      O => U3_Mmux_M2a_mux0000_6_f5_F6MUX_18601
    );
  U3_Mmux_M2a_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(3),
      O => U3_Mmux_M2a_mux0000_6_f5_BYINV_18593
    );
  U3_Mmux_M2a_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f52_F5MUX_18640,
      O => U3_Mmux_M2a_mux0000_6_f52
    );
  U3_Mmux_M2a_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y52"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_83_18629,
      IB => U3_Mmux_M2a_mux0000_73_18638,
      SEL => U3_Mmux_M2a_mux0000_6_f52_BXINV_18632,
      O => U3_Mmux_M2a_mux0000_6_f52_F5MUX_18640
    );
  U3_Mmux_M2a_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_6_f52_BXINV_18632
    );
  U3_Mmux_M2a_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f52_F6MUX_18631,
      O => U3_Mmux_M2a_mux0000_5_f61
    );
  U3_Mmux_M2a_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y52"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_7_f51,
      IB => U3_Mmux_M2a_mux0000_6_f52,
      SEL => U3_Mmux_M2a_mux0000_6_f52_BYINV_18623,
      O => U3_Mmux_M2a_mux0000_6_f52_F6MUX_18631
    );
  U3_Mmux_M2a_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2a_mux0000_6_f52_BYINV_18623
    );
  U3_Mmux_M2a_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X40Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f51_F5MUX_18670,
      O => U3_Mmux_M2a_mux0000_7_f51
    );
  U3_Mmux_M2a_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y53"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_91_18659,
      IB => U3_Mmux_M2a_mux0000_84_18668,
      SEL => U3_Mmux_M2a_mux0000_7_f51_BXINV_18662,
      O => U3_Mmux_M2a_mux0000_7_f51_F5MUX_18670
    );
  U3_Mmux_M2a_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_7_f51_BXINV_18662
    );
  U3_Mmux_M2a_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f51_F6MUX_18661,
      O => U3_Mmux_M2a_mux0000_4_f7
    );
  U3_Mmux_M2a_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y53"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_6_f6,
      IB => U3_Mmux_M2a_mux0000_5_f61,
      SEL => U3_Mmux_M2a_mux0000_7_f51_BYINV_18653,
      O => U3_Mmux_M2a_mux0000_7_f51_F6MUX_18661
    );
  U3_Mmux_M2a_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(3),
      O => U3_Mmux_M2a_mux0000_7_f51_BYINV_18653
    );
  U3_Mmux_M2a_mux0000_72 : X_LUT4
    generic map(
      INIT => X"50D8",
      LOC => "SLICE_X41Y50"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => M2a_22_Q,
      ADR3 => N390_0,
      O => U3_Mmux_M2a_mux0000_72_18698
    );
  U3_Mmux_M2a_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f51_F5MUX_18700,
      O => U3_Mmux_M2a_mux0000_6_f51
    );
  U3_Mmux_M2a_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_81_18690,
      IB => U3_Mmux_M2a_mux0000_72_18698,
      SEL => U3_Mmux_M2a_mux0000_6_f51_BXINV_18693,
      O => U3_Mmux_M2a_mux0000_6_f51_F5MUX_18700
    );
  U3_Mmux_M2a_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_6_f51_BXINV_18693
    );
  U3_Mmux_M2a_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f51_F6MUX_18692,
      O => U3_Mmux_M2a_mux0000_5_f6
    );
  U3_Mmux_M2a_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y50"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_7_f5,
      IB => U3_Mmux_M2a_mux0000_6_f51,
      SEL => U3_Mmux_M2a_mux0000_6_f51_BYINV_18684,
      O => U3_Mmux_M2a_mux0000_6_f51_F6MUX_18692
    );
  U3_Mmux_M2a_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2a_mux0000_6_f51_BYINV_18684
    );
  U3_Mmux_M2a_mux0000_81 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X41Y50"
    )
    port map (
      ADR0 => M2a_21_Q,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M2a_20_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2a_mux0000_81_18690
    );
  U3_Mmux_M2a_mux0000_82 : X_LUT4
    generic map(
      INIT => X"4477",
      LOC => "SLICE_X41Y51"
    )
    port map (
      ADR0 => N248,
      ADR1 => rom1_addr_4_Q,
      ADR2 => VCC,
      ADR3 => M1a_12_bdd1_0,
      O => U3_Mmux_M2a_mux0000_82_18729
    );
  U3_M2a_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2a_mux0000_F5MUX_18731,
      O => U3_Mmux_M2a_mux0000_7_f5
    );
  U3_M2a_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_9_18719,
      IB => U3_Mmux_M2a_mux0000_82_18729,
      SEL => U3_M2a_mux0000_BXINV_18723,
      O => U3_M2a_mux0000_F5MUX_18731
    );
  U3_M2a_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_M2a_mux0000_BXINV_18723
    );
  U3_M2a_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2a_mux0000_F6MUX_18721,
      O => U3_M2a_mux0000
    );
  U3_M2a_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y51"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_4_f7,
      IB => U3_Mmux_M2a_mux0000_3_f7,
      SEL => U3_M2a_mux0000_BYINV_18713,
      O => U3_M2a_mux0000_F6MUX_18721
    );
  U3_M2a_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(4),
      O => U3_M2a_mux0000_BYINV_18713
    );
  U3_Mmux_M2a_mux0000_9 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X41Y51"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M2a_14_Q,
      ADR2 => VCC,
      ADR3 => M2a_16_Q,
      O => U3_Mmux_M2a_mux0000_9_18719
    );
  U3_Mmux_M2a_mux0000_85 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => VCC,
      ADR2 => M2a_7_0,
      ADR3 => M2a_6_0,
      O => U3_Mmux_M2a_mux0000_85_18759
    );
  U3_Mmux_M2a_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f52_F5MUX_18761,
      O => U3_Mmux_M2a_mux0000_7_f52
    );
  U3_Mmux_M2a_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_92_18750,
      IB => U3_Mmux_M2a_mux0000_85_18759,
      SEL => U3_Mmux_M2a_mux0000_7_f52_BXINV_18753,
      O => U3_Mmux_M2a_mux0000_7_f52_F5MUX_18761
    );
  U3_Mmux_M2a_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_7_f52_BXINV_18753
    );
  U3_Mmux_M2a_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f52_F6MUX_18752,
      O => U3_Mmux_M2a_mux0000_6_f6
    );
  U3_Mmux_M2a_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y52"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_8_f5,
      IB => U3_Mmux_M2a_mux0000_7_f52,
      SEL => U3_Mmux_M2a_mux0000_7_f52_BYINV_18744,
      O => U3_Mmux_M2a_mux0000_7_f52_F6MUX_18752
    );
  U3_Mmux_M2a_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2a_mux0000_7_f52_BYINV_18744
    );
  U3_Mmux_M2a_mux0000_92 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X41Y52"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M2a_4_0,
      ADR2 => VCC,
      ADR3 => M2a_5_Q,
      O => U3_Mmux_M2a_mux0000_92_18750
    );
  U3_Mmux_M2a_mux0000_93 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => VCC,
      ADR2 => M2a_3_Q,
      ADR3 => M2a_2_0,
      O => U3_Mmux_M2a_mux0000_93_18783
    );
  U3_Mmux_M2a_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_8_f5_F5MUX_18785,
      O => U3_Mmux_M2a_mux0000_8_f5
    );
  U3_Mmux_M2a_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y53"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_10_18775,
      IB => U3_Mmux_M2a_mux0000_93_18783,
      SEL => U3_Mmux_M2a_mux0000_8_f5_BXINV_18777,
      O => U3_Mmux_M2a_mux0000_8_f5_F5MUX_18785
    );
  U3_Mmux_M2a_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_8_f5_BXINV_18777
    );
  U3_Mmux_M2a_mux0000_10 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X41Y53"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M2a_1_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mmux_M2a_mux0000_10_18775
    );
  U3_Mmux_M2_mux0000_6 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X42Y66"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M1_0_0,
      ADR2 => M2_30_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2_mux0000_6_18813
    );
  U3_Mmux_M2_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X42Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_5_f5_F5MUX_18815,
      O => U3_Mmux_M2_mux0000_5_f5
    );
  U3_Mmux_M2_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y66"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_7_18804,
      IB => U3_Mmux_M2_mux0000_6_18813,
      SEL => U3_Mmux_M2_mux0000_5_f5_BXINV_18807,
      O => U3_Mmux_M2_mux0000_5_f5_F5MUX_18815
    );
  U3_Mmux_M2_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_5_f5_BXINV_18807
    );
  U3_Mmux_M2_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_5_f5_F6MUX_18806,
      O => U3_Mmux_M2_mux0000_4_f6
    );
  U3_Mmux_M2_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y66"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_6_f5,
      IB => U3_Mmux_M2_mux0000_5_f5,
      SEL => U3_Mmux_M2_mux0000_5_f5_BYINV_18798,
      O => U3_Mmux_M2_mux0000_5_f5_F6MUX_18806
    );
  U3_Mmux_M2_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2_mux0000_5_f5_BYINV_18798
    );
  U3_Mmux_M2_mux0000_7 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X42Y66"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M2_28_Q,
      ADR2 => VCC,
      ADR3 => M2_29_Q,
      O => U3_Mmux_M2_mux0000_7_18804
    );
  U3_Mmux_M2_mux0000_71 : X_LUT4
    generic map(
      INIT => X"B1B1",
      LOC => "SLICE_X42Y67"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M1_4_bdd0_0,
      ADR2 => N406,
      ADR3 => VCC,
      O => U3_Mmux_M2_mux0000_71_18843
    );
  U3_Mmux_M2_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X42Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f5_F5MUX_18845,
      O => U3_Mmux_M2_mux0000_6_f5
    );
  U3_Mmux_M2_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y67"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_8_18834,
      IB => U3_Mmux_M2_mux0000_71_18843,
      SEL => U3_Mmux_M2_mux0000_6_f5_BXINV_18837,
      O => U3_Mmux_M2_mux0000_6_f5_F5MUX_18845
    );
  U3_Mmux_M2_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_6_f5_BXINV_18837
    );
  U3_Mmux_M2_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f5_F6MUX_18836,
      O => U3_Mmux_M2_mux0000_3_f7
    );
  U3_Mmux_M2_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y67"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_5_f6,
      IB => U3_Mmux_M2_mux0000_4_f6,
      SEL => U3_Mmux_M2_mux0000_6_f5_BYINV_18828,
      O => U3_Mmux_M2_mux0000_6_f5_F6MUX_18836
    );
  U3_Mmux_M2_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(3),
      O => U3_Mmux_M2_mux0000_6_f5_BYINV_18828
    );
  U3_Mmux_M2_mux0000_8 : X_LUT4
    generic map(
      INIT => X"11BB",
      LOC => "SLICE_X42Y67"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M1_4_bdd0_0,
      ADR2 => VCC,
      ADR3 => N408,
      O => U3_Mmux_M2_mux0000_8_18834
    );
  U3_Mmux_M2_mux0000_73 : X_LUT4
    generic map(
      INIT => X"05AF",
      LOC => "SLICE_X42Y68"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => VCC,
      ADR2 => M1_14_bdd1_0,
      ADR3 => N412,
      O => U3_Mmux_M2_mux0000_73_18873
    );
  U3_Mmux_M2_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X42Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f52_F5MUX_18875,
      O => U3_Mmux_M2_mux0000_6_f52
    );
  U3_Mmux_M2_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y68"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_83_18864,
      IB => U3_Mmux_M2_mux0000_73_18873,
      SEL => U3_Mmux_M2_mux0000_6_f52_BXINV_18867,
      O => U3_Mmux_M2_mux0000_6_f52_F5MUX_18875
    );
  U3_Mmux_M2_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_6_f52_BXINV_18867
    );
  U3_Mmux_M2_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f52_F6MUX_18866,
      O => U3_Mmux_M2_mux0000_5_f61
    );
  U3_Mmux_M2_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y68"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_7_f51,
      IB => U3_Mmux_M2_mux0000_6_f52,
      SEL => U3_Mmux_M2_mux0000_6_f52_BYINV_18858,
      O => U3_Mmux_M2_mux0000_6_f52_F6MUX_18866
    );
  U3_Mmux_M2_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2_mux0000_6_f52_BYINV_18858
    );
  U3_Mmux_M2_mux0000_83 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X42Y68"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M2_13_Q,
      ADR2 => VCC,
      ADR3 => M2_12_Q,
      O => U3_Mmux_M2_mux0000_83_18864
    );
  U3_Mmux_M2_mux0000_84 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X42Y69"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M2_10_0,
      ADR2 => VCC,
      ADR3 => M2_11_Q,
      O => U3_Mmux_M2_mux0000_84_18903
    );
  U3_Mmux_M2_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X42Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f51_F5MUX_18905,
      O => U3_Mmux_M2_mux0000_7_f51
    );
  U3_Mmux_M2_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y69"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_91_18894,
      IB => U3_Mmux_M2_mux0000_84_18903,
      SEL => U3_Mmux_M2_mux0000_7_f51_BXINV_18897,
      O => U3_Mmux_M2_mux0000_7_f51_F5MUX_18905
    );
  U3_Mmux_M2_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_7_f51_BXINV_18897
    );
  U3_Mmux_M2_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f51_F6MUX_18896,
      O => U3_Mmux_M2_mux0000_4_f7
    );
  U3_Mmux_M2_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y69"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_6_f6,
      IB => U3_Mmux_M2_mux0000_5_f61,
      SEL => U3_Mmux_M2_mux0000_7_f51_BYINV_18888,
      O => U3_Mmux_M2_mux0000_7_f51_F6MUX_18896
    );
  U3_Mmux_M2_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(3),
      O => U3_Mmux_M2_mux0000_7_f51_BYINV_18888
    );
  U3_Mmux_M2_mux0000_91 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X42Y69"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M2_9_0,
      ADR2 => M2_8_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2_mux0000_91_18894
    );
  U3_Mmux_M2_mux0000_72 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X43Y66"
    )
    port map (
      ADR0 => M2_22_Q,
      ADR1 => VCC,
      ADR2 => M2_23_Q,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2_mux0000_72_18933
    );
  U3_Mmux_M2_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f51_F5MUX_18935,
      O => U3_Mmux_M2_mux0000_6_f51
    );
  U3_Mmux_M2_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y66"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_81_18924,
      IB => U3_Mmux_M2_mux0000_72_18933,
      SEL => U3_Mmux_M2_mux0000_6_f51_BXINV_18927,
      O => U3_Mmux_M2_mux0000_6_f51_F5MUX_18935
    );
  U3_Mmux_M2_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_6_f51_BXINV_18927
    );
  U3_Mmux_M2_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f51_F6MUX_18926,
      O => U3_Mmux_M2_mux0000_5_f6
    );
  U3_Mmux_M2_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y66"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_7_f5,
      IB => U3_Mmux_M2_mux0000_6_f51,
      SEL => U3_Mmux_M2_mux0000_6_f51_BYINV_18918,
      O => U3_Mmux_M2_mux0000_6_f51_F6MUX_18926
    );
  U3_Mmux_M2_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2_mux0000_6_f51_BYINV_18918
    );
  U3_Mmux_M2_mux0000_81 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X43Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_21_0,
      ADR2 => M2_20_0,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2_mux0000_81_18924
    );
  U3_Mmux_M2_mux0000_82 : X_LUT4
    generic map(
      INIT => X"0F33",
      LOC => "SLICE_X43Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_18_bdd0_0,
      ADR2 => N250,
      ADR3 => rom1_addr_4_Q,
      O => U3_Mmux_M2_mux0000_82_18964
    );
  U3_M2_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X43Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2_mux0000_F5MUX_18966,
      O => U3_Mmux_M2_mux0000_7_f5
    );
  U3_M2_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y67"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_9_18954,
      IB => U3_Mmux_M2_mux0000_82_18964,
      SEL => U3_M2_mux0000_BXINV_18958,
      O => U3_M2_mux0000_F5MUX_18966
    );
  U3_M2_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_M2_mux0000_BXINV_18958
    );
  U3_M2_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2_mux0000_F6MUX_18956,
      O => U3_M2_mux0000
    );
  U3_M2_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y67"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_4_f7,
      IB => U3_Mmux_M2_mux0000_3_f7,
      SEL => U3_M2_mux0000_BYINV_18948,
      O => U3_M2_mux0000_F6MUX_18956
    );
  U3_M2_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(4),
      O => U3_M2_mux0000_BYINV_18948
    );
  U3_Mmux_M2_mux0000_9 : X_LUT4
    generic map(
      INIT => X"0F33",
      LOC => "SLICE_X43Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_14_bdd1_0,
      ADR2 => N410,
      ADR3 => rom1_addr_4_Q,
      O => U3_Mmux_M2_mux0000_9_18954
    );
  U3_Mmux_M2_mux0000_85 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X43Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_6_0,
      ADR2 => M2_7_0,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2_mux0000_85_18994
    );
  U3_Mmux_M2_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f52_F5MUX_18996,
      O => U3_Mmux_M2_mux0000_7_f52
    );
  U3_Mmux_M2_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y68"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_92_18985,
      IB => U3_Mmux_M2_mux0000_85_18994,
      SEL => U3_Mmux_M2_mux0000_7_f52_BXINV_18988,
      O => U3_Mmux_M2_mux0000_7_f52_F5MUX_18996
    );
  U3_Mmux_M2_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_7_f52_BXINV_18988
    );
  U3_Mmux_M2_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f52_F6MUX_18987,
      O => U3_Mmux_M2_mux0000_6_f6
    );
  U3_Mmux_M2_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y68"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_8_f5,
      IB => U3_Mmux_M2_mux0000_7_f52,
      SEL => U3_Mmux_M2_mux0000_7_f52_BYINV_18979,
      O => U3_Mmux_M2_mux0000_7_f52_F6MUX_18987
    );
  U3_Mmux_M2_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2_mux0000_7_f52_BYINV_18979
    );
  U3_Mmux_M2_mux0000_92 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X43Y68"
    )
    port map (
      ADR0 => M2_4_Q,
      ADR1 => M2_5_0,
      ADR2 => VCC,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2_mux0000_92_18985
    );
  U3_Mmux_M2_mux0000_93 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X43Y69"
    )
    port map (
      ADR0 => M2_3_Q,
      ADR1 => M2_2_Q,
      ADR2 => VCC,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2_mux0000_93_19018
    );
  U3_Mmux_M2_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X43Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_8_f5_F5MUX_19020,
      O => U3_Mmux_M2_mux0000_8_f5
    );
  U3_Mmux_M2_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y69"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_10_19010,
      IB => U3_Mmux_M2_mux0000_93_19018,
      SEL => U3_Mmux_M2_mux0000_8_f5_BXINV_19012,
      O => U3_Mmux_M2_mux0000_8_f5_F5MUX_19020
    );
  U3_Mmux_M2_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_8_f5_BXINV_19012
    );
  U3_Mmux_M2_mux0000_10 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X43Y69"
    )
    port map (
      ADR0 => M2_0_0,
      ADR1 => M2_1_0,
      ADR2 => VCC,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2_mux0000_10_19010
    );
  U3_Mmux_M1_mux0000_6 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X62Y88"
    )
    port map (
      ADR0 => M1_30_0,
      ADR1 => U3_rom_pix1(0),
      ADR2 => VCC,
      ADR3 => M1_31_0,
      O => U3_Mmux_M1_mux0000_6_19048
    );
  U3_Mmux_M1_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X62Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_5_f5_F5MUX_19050,
      O => U3_Mmux_M1_mux0000_5_f5
    );
  U3_Mmux_M1_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X62Y88"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_7_19039,
      IB => U3_Mmux_M1_mux0000_6_19048,
      SEL => U3_Mmux_M1_mux0000_5_f5_BXINV_19042,
      O => U3_Mmux_M1_mux0000_5_f5_F5MUX_19050
    );
  U3_Mmux_M1_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_5_f5_BXINV_19042
    );
  U3_Mmux_M1_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_5_f5_F6MUX_19041,
      O => U3_Mmux_M1_mux0000_4_f6
    );
  U3_Mmux_M1_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X62Y88"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_6_f5,
      IB => U3_Mmux_M1_mux0000_5_f5,
      SEL => U3_Mmux_M1_mux0000_5_f5_BYINV_19033,
      O => U3_Mmux_M1_mux0000_5_f5_F6MUX_19041
    );
  U3_Mmux_M1_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1_mux0000_5_f5_BYINV_19033
    );
  U3_Mmux_M1_mux0000_7 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X62Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1_29_Q,
      ADR3 => M1_28_0,
      O => U3_Mmux_M1_mux0000_7_19039
    );
  U3_Mmux_M1_mux0000_71 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X62Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1_27_Q,
      ADR3 => M1_26_Q,
      O => U3_Mmux_M1_mux0000_71_19078
    );
  U3_Mmux_M1_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X62Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f5_F5MUX_19080,
      O => U3_Mmux_M1_mux0000_6_f5
    );
  U3_Mmux_M1_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X62Y89"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_8_19069,
      IB => U3_Mmux_M1_mux0000_71_19078,
      SEL => U3_Mmux_M1_mux0000_6_f5_BXINV_19072,
      O => U3_Mmux_M1_mux0000_6_f5_F5MUX_19080
    );
  U3_Mmux_M1_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_6_f5_BXINV_19072
    );
  U3_Mmux_M1_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f5_F6MUX_19071,
      O => U3_Mmux_M1_mux0000_3_f7
    );
  U3_Mmux_M1_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X62Y89"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_5_f6,
      IB => U3_Mmux_M1_mux0000_4_f6,
      SEL => U3_Mmux_M1_mux0000_6_f5_BYINV_19063,
      O => U3_Mmux_M1_mux0000_6_f5_F6MUX_19071
    );
  U3_Mmux_M1_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(3),
      O => U3_Mmux_M1_mux0000_6_f5_BYINV_19063
    );
  U3_Mmux_M1_mux0000_8 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X62Y89"
    )
    port map (
      ADR0 => M1_24_Q,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1_25_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_8_19069
    );
  U3_Mmux_M1_mux0000_73 : X_LUT4
    generic map(
      INIT => X"3535",
      LOC => "SLICE_X62Y90"
    )
    port map (
      ADR0 => M1_14_bdd1_0,
      ADR1 => N378,
      ADR2 => rom1_addr_4_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_73_19108
    );
  U3_Mmux_M1_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X62Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f52_F5MUX_19110,
      O => U3_Mmux_M1_mux0000_6_f52
    );
  U3_Mmux_M1_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X62Y90"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_83_19099,
      IB => U3_Mmux_M1_mux0000_73_19108,
      SEL => U3_Mmux_M1_mux0000_6_f52_BXINV_19102,
      O => U3_Mmux_M1_mux0000_6_f52_F5MUX_19110
    );
  U3_Mmux_M1_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_6_f52_BXINV_19102
    );
  U3_Mmux_M1_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f52_F6MUX_19101,
      O => U3_Mmux_M1_mux0000_5_f61
    );
  U3_Mmux_M1_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X62Y90"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_7_f51,
      IB => U3_Mmux_M1_mux0000_6_f52,
      SEL => U3_Mmux_M1_mux0000_6_f52_BYINV_19094,
      O => U3_Mmux_M1_mux0000_6_f52_F6MUX_19101
    );
  U3_Mmux_M1_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1_mux0000_6_f52_BYINV_19094
    );
  U3_Mmux_M1_mux0000_83 : X_LUT4
    generic map(
      INIT => X"3530",
      LOC => "SLICE_X62Y90"
    )
    port map (
      ADR0 => N438_0,
      ADR1 => N236,
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(0),
      O => U3_Mmux_M1_mux0000_83_19099
    );
  U3_Mmux_M1_mux0000_84 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X62Y91"
    )
    port map (
      ADR0 => M1_11_Q,
      ADR1 => M1_10_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_84_19138
    );
  U3_Mmux_M1_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X62Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f51_F5MUX_19140,
      O => U3_Mmux_M1_mux0000_7_f51
    );
  U3_Mmux_M1_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X62Y91"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_91_19129,
      IB => U3_Mmux_M1_mux0000_84_19138,
      SEL => U3_Mmux_M1_mux0000_7_f51_BXINV_19132,
      O => U3_Mmux_M1_mux0000_7_f51_F5MUX_19140
    );
  U3_Mmux_M1_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_7_f51_BXINV_19132
    );
  U3_Mmux_M1_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f51_F6MUX_19131,
      O => U3_Mmux_M1_mux0000_4_f7
    );
  U3_Mmux_M1_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X62Y91"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_6_f6,
      IB => U3_Mmux_M1_mux0000_5_f61,
      SEL => U3_Mmux_M1_mux0000_7_f51_BYINV_19123,
      O => U3_Mmux_M1_mux0000_7_f51_F6MUX_19131
    );
  U3_Mmux_M1_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(3),
      O => U3_Mmux_M1_mux0000_7_f51_BYINV_19123
    );
  U3_Mmux_M1_mux0000_91 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X62Y91"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_8_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1_9_Q,
      O => U3_Mmux_M1_mux0000_91_19129
    );
  U3_Mmux_M1_mux0000_72 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X63Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_23_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1_22_Q,
      O => U3_Mmux_M1_mux0000_72_19168
    );
  U3_Mmux_M1_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X63Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f51_F5MUX_19170,
      O => U3_Mmux_M1_mux0000_6_f51
    );
  U3_Mmux_M1_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y88"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_81_19159,
      IB => U3_Mmux_M1_mux0000_72_19168,
      SEL => U3_Mmux_M1_mux0000_6_f51_BXINV_19162,
      O => U3_Mmux_M1_mux0000_6_f51_F5MUX_19170
    );
  U3_Mmux_M1_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_6_f51_BXINV_19162
    );
  U3_Mmux_M1_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f51_F6MUX_19161,
      O => U3_Mmux_M1_mux0000_5_f6
    );
  U3_Mmux_M1_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y88"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_7_f5,
      IB => U3_Mmux_M1_mux0000_6_f51,
      SEL => U3_Mmux_M1_mux0000_6_f51_BYINV_19153,
      O => U3_Mmux_M1_mux0000_6_f51_F6MUX_19161
    );
  U3_Mmux_M1_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1_mux0000_6_f51_BYINV_19153
    );
  U3_Mmux_M1_mux0000_81 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X63Y88"
    )
    port map (
      ADR0 => M1_20_Q,
      ADR1 => VCC,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1_21_Q,
      O => U3_Mmux_M1_mux0000_81_19159
    );
  U3_Mmux_M1_mux0000_82 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X63Y89"
    )
    port map (
      ADR0 => M1_19_Q,
      ADR1 => VCC,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1_18_Q,
      O => U3_Mmux_M1_mux0000_82_19199
    );
  U3_M1_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X63Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1_mux0000_F5MUX_19201,
      O => U3_Mmux_M1_mux0000_7_f5
    );
  U3_M1_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y89"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_9_19189,
      IB => U3_Mmux_M1_mux0000_82_19199,
      SEL => U3_M1_mux0000_BXINV_19193,
      O => U3_M1_mux0000_F5MUX_19201
    );
  U3_M1_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_M1_mux0000_BXINV_19193
    );
  U3_M1_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1_mux0000_F6MUX_19191,
      O => U3_M1_mux0000
    );
  U3_M1_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y89"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_4_f7,
      IB => U3_Mmux_M1_mux0000_3_f7,
      SEL => U3_M1_mux0000_BYINV_19183,
      O => U3_M1_mux0000_F6MUX_19191
    );
  U3_M1_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(4),
      O => U3_M1_mux0000_BYINV_19183
    );
  U3_Mmux_M1_mux0000_9 : X_LUT4
    generic map(
      INIT => X"0C3F",
      LOC => "SLICE_X63Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rom1_addr_4_Q,
      ADR2 => N320,
      ADR3 => M1_14_bdd1_0,
      O => U3_Mmux_M1_mux0000_9_19189
    );
  U3_Mmux_M1_mux0000_85 : X_LUT4
    generic map(
      INIT => X"5353",
      LOC => "SLICE_X63Y90"
    )
    port map (
      ADR0 => N72,
      ADR1 => N322,
      ADR2 => M2a_4_761,
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_85_19229
    );
  U3_Mmux_M1_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X63Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f52_F5MUX_19231,
      O => U3_Mmux_M1_mux0000_7_f52
    );
  U3_Mmux_M1_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y90"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_92_19220,
      IB => U3_Mmux_M1_mux0000_85_19229,
      SEL => U3_Mmux_M1_mux0000_7_f52_BXINV_19223,
      O => U3_Mmux_M1_mux0000_7_f52_F5MUX_19231
    );
  U3_Mmux_M1_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_7_f52_BXINV_19223
    );
  U3_Mmux_M1_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f52_F6MUX_19222,
      O => U3_Mmux_M1_mux0000_6_f6
    );
  U3_Mmux_M1_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y90"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_8_f5,
      IB => U3_Mmux_M1_mux0000_7_f52,
      SEL => U3_Mmux_M1_mux0000_7_f52_BYINV_19214,
      O => U3_Mmux_M1_mux0000_7_f52_F6MUX_19222
    );
  U3_Mmux_M1_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1_mux0000_7_f52_BYINV_19214
    );
  U3_Mmux_M1_mux0000_92 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X63Y90"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1_5_Q,
      ADR3 => M1_4_0,
      O => U3_Mmux_M1_mux0000_92_19220
    );
  U3_Mmux_M1_mux0000_93 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X63Y91"
    )
    port map (
      ADR0 => M1_2_Q,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1_3_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_93_19253
    );
  U3_Mmux_M1_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X63Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_8_f5_F5MUX_19255,
      O => U3_Mmux_M1_mux0000_8_f5
    );
  U3_Mmux_M1_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y91"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_10_19245,
      IB => U3_Mmux_M1_mux0000_93_19253,
      SEL => U3_Mmux_M1_mux0000_8_f5_BXINV_19247,
      O => U3_Mmux_M1_mux0000_8_f5_F5MUX_19255
    );
  U3_Mmux_M1_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_8_f5_BXINV_19247
    );
  U3_Mmux_M1_mux0000_10 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X63Y91"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1_0_0,
      ADR3 => M1_1_Q,
      O => U3_Mmux_M1_mux0000_10_19245
    );
  U3_Mmux_M1a_mux0000_6 : X_LUT4
    generic map(
      INIT => X"080C",
      LOC => "SLICE_X64Y56"
    )
    port map (
      ADR0 => M1a_30_37_0,
      ADR1 => M1a_29_58_0,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M2a_4_761,
      O => U3_Mmux_M1a_mux0000_6_19283
    );
  U3_Mmux_M1a_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X64Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_5_f5_F5MUX_19285,
      O => U3_Mmux_M1a_mux0000_5_f5
    );
  U3_Mmux_M1a_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y56"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_7_19275,
      IB => U3_Mmux_M1a_mux0000_6_19283,
      SEL => U3_Mmux_M1a_mux0000_5_f5_BXINV_19278,
      O => U3_Mmux_M1a_mux0000_5_f5_F5MUX_19285
    );
  U3_Mmux_M1a_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_5_f5_BXINV_19278
    );
  U3_Mmux_M1a_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_5_f5_F6MUX_19277,
      O => U3_Mmux_M1a_mux0000_4_f6
    );
  U3_Mmux_M1a_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y56"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_6_f5,
      IB => U3_Mmux_M1a_mux0000_5_f5,
      SEL => U3_Mmux_M1a_mux0000_5_f5_BYINV_19269,
      O => U3_Mmux_M1a_mux0000_5_f5_F6MUX_19277
    );
  U3_Mmux_M1a_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1a_mux0000_5_f5_BYINV_19269
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X3Y48"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U3_spriteon2_addsub0000_5_0,
      ADR2 => U3_C2(4),
      ADR3 => U2_hcs(5),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(5)
    );
  U3_Mmux_M1a_mux0000_7 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X64Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_28_0,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1a_29_0,
      O => U3_Mmux_M1a_mux0000_7_19275
    );
  U3_Mmux_M1a_mux0000_71 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X64Y57"
    )
    port map (
      ADR0 => M1a_27_Q,
      ADR1 => M1a_26_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_71_19313
    );
  U3_Mmux_M1a_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X64Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f5_F5MUX_19315,
      O => U3_Mmux_M1a_mux0000_6_f5
    );
  U3_Mmux_M1a_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y57"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_8_19304,
      IB => U3_Mmux_M1a_mux0000_71_19313,
      SEL => U3_Mmux_M1a_mux0000_6_f5_BXINV_19307,
      O => U3_Mmux_M1a_mux0000_6_f5_F5MUX_19315
    );
  U3_Mmux_M1a_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_6_f5_BXINV_19307
    );
  U3_Mmux_M1a_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f5_F6MUX_19306,
      O => U3_Mmux_M1a_mux0000_3_f7
    );
  U3_Mmux_M1a_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y57"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_5_f6,
      IB => U3_Mmux_M1a_mux0000_4_f6,
      SEL => U3_Mmux_M1a_mux0000_6_f5_BYINV_19298,
      O => U3_Mmux_M1a_mux0000_6_f5_F6MUX_19306
    );
  U3_Mmux_M1a_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(3),
      O => U3_Mmux_M1a_mux0000_6_f5_BYINV_19298
    );
  U3_Mmux_M1a_mux0000_8 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X64Y57"
    )
    port map (
      ADR0 => M1a_25_Q,
      ADR1 => M1a_24_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_8_19304
    );
  U3_Mmux_M1a_mux0000_73 : X_LUT4
    generic map(
      INIT => X"F303",
      LOC => "SLICE_X64Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_14_bdd0_0,
      ADR2 => rom1_addr_4_Q,
      ADR3 => N316,
      O => U3_Mmux_M1a_mux0000_73_19343
    );
  U3_Mmux_M1a_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X64Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f52_F5MUX_19345,
      O => U3_Mmux_M1a_mux0000_6_f52
    );
  U3_Mmux_M1a_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y58"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_83_19334,
      IB => U3_Mmux_M1a_mux0000_73_19343,
      SEL => U3_Mmux_M1a_mux0000_6_f52_BXINV_19337,
      O => U3_Mmux_M1a_mux0000_6_f52_F5MUX_19345
    );
  U3_Mmux_M1a_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_6_f52_BXINV_19337
    );
  U3_Mmux_M1a_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f52_F6MUX_19336,
      O => U3_Mmux_M1a_mux0000_5_f61
    );
  U3_Mmux_M1a_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y58"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_7_f51,
      IB => U3_Mmux_M1a_mux0000_6_f52,
      SEL => U3_Mmux_M1a_mux0000_6_f52_BYINV_19328,
      O => U3_Mmux_M1a_mux0000_6_f52_F6MUX_19336
    );
  U3_Mmux_M1a_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1a_mux0000_6_f52_BYINV_19328
    );
  U3_Mmux_M1a_mux0000_83 : X_LUT4
    generic map(
      INIT => X"303F",
      LOC => "SLICE_X64Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N246,
      ADR2 => rom1_addr_4_Q,
      ADR3 => M1a_12_bdd1_0,
      O => U3_Mmux_M1a_mux0000_83_19334
    );
  U3_Mmux_M1a_mux0000_84 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X64Y59"
    )
    port map (
      ADR0 => M1a_10_Q,
      ADR1 => VCC,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1a_11_Q,
      O => U3_Mmux_M1a_mux0000_84_19373
    );
  U3_Mmux_M1a_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X64Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f51_F5MUX_19375,
      O => U3_Mmux_M1a_mux0000_7_f51
    );
  U3_Mmux_M1a_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y59"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_91_19364,
      IB => U3_Mmux_M1a_mux0000_84_19373,
      SEL => U3_Mmux_M1a_mux0000_7_f51_BXINV_19367,
      O => U3_Mmux_M1a_mux0000_7_f51_F5MUX_19375
    );
  U3_Mmux_M1a_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_7_f51_BXINV_19367
    );
  U3_Mmux_M1a_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f51_F6MUX_19366,
      O => U3_Mmux_M1a_mux0000_4_f7
    );
  U3_Mmux_M1a_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y59"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_6_f6,
      IB => U3_Mmux_M1a_mux0000_5_f61,
      SEL => U3_Mmux_M1a_mux0000_7_f51_BYINV_19358,
      O => U3_Mmux_M1a_mux0000_7_f51_F6MUX_19366
    );
  U3_Mmux_M1a_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(3),
      O => U3_Mmux_M1a_mux0000_7_f51_BYINV_19358
    );
  U3_Mmux_M1a_mux0000_91 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X64Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_9_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1a_8_Q,
      O => U3_Mmux_M1a_mux0000_91_19364
    );
  U3_Mmux_M1a_mux0000_72 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X65Y56"
    )
    port map (
      ADR0 => M1a_23_Q,
      ADR1 => U3_rom_pix1(0),
      ADR2 => VCC,
      ADR3 => M1a_22_Q,
      O => U3_Mmux_M1a_mux0000_72_19403
    );
  U3_Mmux_M1a_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X65Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f51_F5MUX_19405,
      O => U3_Mmux_M1a_mux0000_6_f51
    );
  U3_Mmux_M1a_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y56"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_81_19394,
      IB => U3_Mmux_M1a_mux0000_72_19403,
      SEL => U3_Mmux_M1a_mux0000_6_f51_BXINV_19397,
      O => U3_Mmux_M1a_mux0000_6_f51_F5MUX_19405
    );
  U3_Mmux_M1a_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_6_f51_BXINV_19397
    );
  U3_Mmux_M1a_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f51_F6MUX_19396,
      O => U3_Mmux_M1a_mux0000_5_f6
    );
  U3_Mmux_M1a_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y56"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_7_f5,
      IB => U3_Mmux_M1a_mux0000_6_f51,
      SEL => U3_Mmux_M1a_mux0000_6_f51_BYINV_19388,
      O => U3_Mmux_M1a_mux0000_6_f51_F6MUX_19396
    );
  U3_Mmux_M1a_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1a_mux0000_6_f51_BYINV_19388
    );
  U3_Mmux_M1a_mux0000_81 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X65Y56"
    )
    port map (
      ADR0 => M1a_21_0,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1a_20_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_81_19394
    );
  U3_Mmux_M1a_mux0000_82 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X65Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1a_18_Q,
      ADR3 => M1a_19_Q,
      O => U3_Mmux_M1a_mux0000_82_19434
    );
  U3_M1a_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X65Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1a_mux0000_F5MUX_19436,
      O => U3_Mmux_M1a_mux0000_7_f5
    );
  U3_M1a_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y57"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_9_19424,
      IB => U3_Mmux_M1a_mux0000_82_19434,
      SEL => U3_M1a_mux0000_BXINV_19428,
      O => U3_M1a_mux0000_F5MUX_19436
    );
  U3_M1a_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_M1a_mux0000_BXINV_19428
    );
  U3_M1a_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1a_mux0000_F6MUX_19426,
      O => U3_M1a_mux0000
    );
  U3_M1a_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y57"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_4_f7,
      IB => U3_Mmux_M1a_mux0000_3_f7,
      SEL => U3_M1a_mux0000_BYINV_19418,
      O => U3_M1a_mux0000_F6MUX_19426
    );
  U3_M1a_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(4),
      O => U3_M1a_mux0000_BYINV_19418
    );
  U3_Mmux_M1a_mux0000_9 : X_LUT4
    generic map(
      INIT => X"5353",
      LOC => "SLICE_X65Y57"
    )
    port map (
      ADR0 => N314,
      ADR1 => M1a_14_bdd0_0,
      ADR2 => rom1_addr_4_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_9_19424
    );
  U3_Mmux_M1a_mux0000_85 : X_LUT4
    generic map(
      INIT => X"303F",
      LOC => "SLICE_X65Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N318,
      ADR2 => rom1_addr_4_Q,
      ADR3 => M1a_4_bdd0_0,
      O => U3_Mmux_M1a_mux0000_85_19464
    );
  U3_Mmux_M1a_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X65Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f52_F5MUX_19466,
      O => U3_Mmux_M1a_mux0000_7_f52
    );
  U3_Mmux_M1a_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y58"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_92_19455,
      IB => U3_Mmux_M1a_mux0000_85_19464,
      SEL => U3_Mmux_M1a_mux0000_7_f52_BXINV_19458,
      O => U3_Mmux_M1a_mux0000_7_f52_F5MUX_19466
    );
  U3_Mmux_M1a_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_7_f52_BXINV_19458
    );
  U3_Mmux_M1a_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f52_F6MUX_19457,
      O => U3_Mmux_M1a_mux0000_6_f6
    );
  U3_Mmux_M1a_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y58"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_8_f5,
      IB => U3_Mmux_M1a_mux0000_7_f52,
      SEL => U3_Mmux_M1a_mux0000_7_f52_BYINV_19449,
      O => U3_Mmux_M1a_mux0000_7_f52_F6MUX_19457
    );
  U3_Mmux_M1a_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1a_mux0000_7_f52_BYINV_19449
    );
  U3_Mmux_M1a_mux0000_92 : X_LUT4
    generic map(
      INIT => X"4477",
      LOC => "SLICE_X65Y58"
    )
    port map (
      ADR0 => N376,
      ADR1 => rom1_addr_4_Q,
      ADR2 => VCC,
      ADR3 => M1a_4_bdd0_0,
      O => U3_Mmux_M1a_mux0000_92_19455
    );
  U3_Mmux_M1a_mux0000_93 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X65Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1a_3_Q,
      ADR3 => M1a_2_Q,
      O => U3_Mmux_M1a_mux0000_93_19488
    );
  U3_Mmux_M1a_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X65Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_8_f5_F5MUX_19490,
      O => U3_Mmux_M1a_mux0000_8_f5
    );
  U3_Mmux_M1a_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y59"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_10_19480,
      IB => U3_Mmux_M1a_mux0000_93_19488,
      SEL => U3_Mmux_M1a_mux0000_8_f5_BXINV_19482,
      O => U3_Mmux_M1a_mux0000_8_f5_F5MUX_19490
    );
  U3_Mmux_M1a_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_8_f5_BXINV_19482
    );
  U3_Mmux_M1a_mux0000_10 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X65Y59"
    )
    port map (
      ADR0 => M1a_1_Q,
      ADR1 => U3_rom_pix1(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_10_19480
    );
  U3_Mmux_tank110sM_mux0000_4 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X55Y22"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => sig_tank110sM(6),
      ADR2 => sig_tank110sM(7),
      ADR3 => VCC,
      O => U3_Mmux_tank110sM_mux0000_4_19519
    );
  U3_tank110sM_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sM_mux0000_F5MUX_19521,
      O => U3_Mmux_tank110sM_mux0000_3_f5
    );
  U3_tank110sM_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      IA => U3_Mmux_tank110sM_mux0000_5_19509,
      IB => U3_Mmux_tank110sM_mux0000_4_19519,
      SEL => U3_tank110sM_mux0000_BXINV_19513,
      O => U3_tank110sM_mux0000_F5MUX_19521
    );
  U3_tank110sM_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_tank110sM_mux0000_BXINV_19513
    );
  U3_tank110sM_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sM_mux0000_F6MUX_19511,
      O => U3_tank110sM_mux0000
    );
  U3_tank110sM_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      IA => U3_Mmux_tank110sM_mux0000_4_f5,
      IB => U3_Mmux_tank110sM_mux0000_3_f5,
      SEL => U3_tank110sM_mux0000_BYINV_19503,
      O => U3_tank110sM_mux0000_F6MUX_19511
    );
  U3_tank110sM_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_tank110sM_mux0000_BYINV_19503
    );
  U3_Mmux_tank110sM_mux0000_5 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X55Y22"
    )
    port map (
      ADR0 => sig_tank110sM(5),
      ADR1 => VCC,
      ADR2 => U2_hcs(0),
      ADR3 => sig_tank110sM(4),
      O => U3_Mmux_tank110sM_mux0000_5_19509
    );
  U3_Mmux_tank110sM_mux0000_51 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X55Y23"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => sig_tank110sM(3),
      ADR2 => VCC,
      ADR3 => sig_tank110sM(2),
      O => U3_Mmux_tank110sM_mux0000_51_19543
    );
  U3_Mmux_tank110sM_mux0000_4_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_tank110sM_mux0000_4_f5_F5MUX_19545,
      O => U3_Mmux_tank110sM_mux0000_4_f5
    );
  U3_Mmux_tank110sM_mux0000_4_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y23"
    )
    port map (
      IA => U3_Mmux_tank110sM_mux0000_6_19535,
      IB => U3_Mmux_tank110sM_mux0000_51_19543,
      SEL => U3_Mmux_tank110sM_mux0000_4_f5_BXINV_19537,
      O => U3_Mmux_tank110sM_mux0000_4_f5_F5MUX_19545
    );
  U3_Mmux_tank110sM_mux0000_4_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mmux_tank110sM_mux0000_4_f5_BXINV_19537
    );
  U3_Mmux_tank110sM_mux0000_6 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X55Y23"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => sig_tank110sM(0),
      ADR2 => VCC,
      ADR3 => sig_tank110sM(1),
      O => U3_Mmux_tank110sM_mux0000_6_19535
    );
  U3_Mmux_tank21sM_mux0000_4 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X55Y62"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => sig_tank21sM(7),
      ADR2 => sig_tank21sM(6),
      ADR3 => VCC,
      O => U3_Mmux_tank21sM_mux0000_4_19574
    );
  U3_tank21sM_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank21sM_mux0000_F5MUX_19576,
      O => U3_Mmux_tank21sM_mux0000_3_f5
    );
  U3_tank21sM_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y62"
    )
    port map (
      IA => U3_Mmux_tank21sM_mux0000_5_19564,
      IB => U3_Mmux_tank21sM_mux0000_4_19574,
      SEL => U3_tank21sM_mux0000_BXINV_19568,
      O => U3_tank21sM_mux0000_F5MUX_19576
    );
  U3_tank21sM_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_tank21sM_mux0000_BXINV_19568
    );
  U3_tank21sM_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank21sM_mux0000_F6MUX_19566,
      O => U3_tank21sM_mux0000
    );
  U3_tank21sM_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y62"
    )
    port map (
      IA => U3_Mmux_tank21sM_mux0000_4_f5,
      IB => U3_Mmux_tank21sM_mux0000_3_f5,
      SEL => U3_tank21sM_mux0000_BYINV_19558,
      O => U3_tank21sM_mux0000_F6MUX_19566
    );
  U3_tank21sM_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_tank21sM_mux0000_BYINV_19558
    );
  U3_Mmux_tank21sM_mux0000_5 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X55Y62"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => sig_tank21sM(4),
      ADR3 => sig_tank21sM(5),
      O => U3_Mmux_tank21sM_mux0000_5_19564
    );
  U3_Mmux_tank21sM_mux0000_51 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X55Y63"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => sig_tank21sM(2),
      ADR3 => sig_tank21sM(3),
      O => U3_Mmux_tank21sM_mux0000_51_19598
    );
  U3_Mmux_tank21sM_mux0000_4_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_tank21sM_mux0000_4_f5_F5MUX_19600,
      O => U3_Mmux_tank21sM_mux0000_4_f5
    );
  U3_Mmux_tank21sM_mux0000_4_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y63"
    )
    port map (
      IA => U3_Mmux_tank21sM_mux0000_6_19590,
      IB => U3_Mmux_tank21sM_mux0000_51_19598,
      SEL => U3_Mmux_tank21sM_mux0000_4_f5_BXINV_19592,
      O => U3_Mmux_tank21sM_mux0000_4_f5_F5MUX_19600
    );
  U3_Mmux_tank21sM_mux0000_4_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mmux_tank21sM_mux0000_4_f5_BXINV_19592
    );
  U3_Mmux_tank21sM_mux0000_6 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X55Y63"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => sig_tank21sM(0),
      ADR2 => VCC,
      ADR3 => sig_tank21sM(1),
      O => U3_Mmux_tank21sM_mux0000_6_19590
    );
  U3_Mmux_tank210sM_mux0000_4 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank210sM(7),
      ADR2 => sig_tank210sM(6),
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank210sM_mux0000_4_19629
    );
  U3_tank210sM_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank210sM_mux0000_F5MUX_19631,
      O => U3_Mmux_tank210sM_mux0000_3_f5
    );
  U3_tank210sM_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => U3_Mmux_tank210sM_mux0000_5_19619,
      IB => U3_Mmux_tank210sM_mux0000_4_19629,
      SEL => U3_tank210sM_mux0000_BXINV_19623,
      O => U3_tank210sM_mux0000_F5MUX_19631
    );
  U3_tank210sM_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_tank210sM_mux0000_BXINV_19623
    );
  U3_tank210sM_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank210sM_mux0000_F6MUX_19621,
      O => U3_tank210sM_mux0000
    );
  U3_tank210sM_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => U3_Mmux_tank210sM_mux0000_4_f5,
      IB => U3_Mmux_tank210sM_mux0000_3_f5,
      SEL => U3_tank210sM_mux0000_BYINV_19613,
      O => U3_tank210sM_mux0000_F6MUX_19621
    );
  U3_tank210sM_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_tank210sM_mux0000_BYINV_19613
    );
  U3_Mmux_tank210sM_mux0000_5 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank210sM(4),
      ADR2 => U2_hcs(0),
      ADR3 => sig_tank210sM(5),
      O => U3_Mmux_tank210sM_mux0000_5_19619
    );
  U3_Mmux_tank210sM_mux0000_51 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank210sM(2),
      ADR2 => U2_hcs(0),
      ADR3 => sig_tank210sM(3),
      O => U3_Mmux_tank210sM_mux0000_51_19653
    );
  U3_Mmux_tank210sM_mux0000_4_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_tank210sM_mux0000_4_f5_F5MUX_19655,
      O => U3_Mmux_tank210sM_mux0000_4_f5
    );
  U3_Mmux_tank210sM_mux0000_4_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => U3_Mmux_tank210sM_mux0000_6_19645,
      IB => U3_Mmux_tank210sM_mux0000_51_19653,
      SEL => U3_Mmux_tank210sM_mux0000_4_f5_BXINV_19647,
      O => U3_Mmux_tank210sM_mux0000_4_f5_F5MUX_19655
    );
  U3_Mmux_tank210sM_mux0000_4_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mmux_tank210sM_mux0000_4_f5_BXINV_19647
    );
  U3_Mmux_tank210sM_mux0000_6 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => sig_tank210sM(1),
      ADR1 => VCC,
      ADR2 => sig_tank210sM(0),
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank210sM_mux0000_6_19645
    );
  U3_Mmux_tank11sM_mux0000_4 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X55Y32"
    )
    port map (
      ADR0 => sig_tank11sM(7),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => sig_tank11sM(6),
      O => U3_Mmux_tank11sM_mux0000_4_19684
    );
  U3_tank11sM_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank11sM_mux0000_F5MUX_19686,
      O => U3_Mmux_tank11sM_mux0000_3_f5
    );
  U3_tank11sM_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y32"
    )
    port map (
      IA => U3_Mmux_tank11sM_mux0000_5_19674,
      IB => U3_Mmux_tank11sM_mux0000_4_19684,
      SEL => U3_tank11sM_mux0000_BXINV_19678,
      O => U3_tank11sM_mux0000_F5MUX_19686
    );
  U3_tank11sM_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_tank11sM_mux0000_BXINV_19678
    );
  U3_tank11sM_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank11sM_mux0000_F6MUX_19676,
      O => U3_tank11sM_mux0000
    );
  U3_tank11sM_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y32"
    )
    port map (
      IA => U3_Mmux_tank11sM_mux0000_4_f5,
      IB => U3_Mmux_tank11sM_mux0000_3_f5,
      SEL => U3_tank11sM_mux0000_BYINV_19668,
      O => U3_tank11sM_mux0000_F6MUX_19676
    );
  U3_tank11sM_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_tank11sM_mux0000_BYINV_19668
    );
  U3_Mmux_tank11sM_mux0000_5 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X55Y32"
    )
    port map (
      ADR0 => sig_tank11sM(5),
      ADR1 => U2_hcs(0),
      ADR2 => sig_tank11sM(4),
      ADR3 => VCC,
      O => U3_Mmux_tank11sM_mux0000_5_19674
    );
  U3_Mmux_tank11sM_mux0000_51 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X55Y33"
    )
    port map (
      ADR0 => sig_tank11sM(3),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => sig_tank11sM(2),
      O => U3_Mmux_tank11sM_mux0000_51_19708
    );
  U3_Mmux_tank11sM_mux0000_4_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_tank11sM_mux0000_4_f5_F5MUX_19710,
      O => U3_Mmux_tank11sM_mux0000_4_f5
    );
  U3_Mmux_tank11sM_mux0000_4_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y33"
    )
    port map (
      IA => U3_Mmux_tank11sM_mux0000_6_19700,
      IB => U3_Mmux_tank11sM_mux0000_51_19708,
      SEL => U3_Mmux_tank11sM_mux0000_4_f5_BXINV_19702,
      O => U3_Mmux_tank11sM_mux0000_4_f5_F5MUX_19710
    );
  U3_Mmux_tank11sM_mux0000_4_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mmux_tank11sM_mux0000_4_f5_BXINV_19702
    );
  U3_Mmux_tank11sM_mux0000_6 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X55Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(0),
      ADR2 => sig_tank11sM(0),
      ADR3 => sig_tank11sM(1),
      O => U3_Mmux_tank11sM_mux0000_6_19700
    );
  M2a_3_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_3_F5MUX_19731,
      O => M2a_3_f6_F5_I1
    );
  M2a_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y60"
    )
    port map (
      IA => M2a_3_1_19726,
      IB => NLW_M2a_3_F5MUX_IB_UNCONNECTED,
      SEL => M2a_3_BXINV_19730,
      O => M2a_3_F5MUX_19731
    );
  M2a_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => M2a_3_BXINV_19730
    );
  M2a_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_3_F6MUX_19728,
      O => M2a_3_Q
    );
  M2a_3_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y60"
    )
    port map (
      IA => M2a_3_f5,
      IB => M2a_3_f6_F5_I1,
      SEL => M2a_3_BYINV_19721,
      O => M2a_3_F6MUX_19728
    );
  M2a_3_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M2a_3_BYINV_19721
    );
  M2a_3_1 : X_LUT4
    generic map(
      INIT => X"0A28",
      LOC => "SLICE_X47Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M2a_3_1_19726
    );
  M2a_3_2 : X_LUT4
    generic map(
      INIT => X"08A8",
      LOC => "SLICE_X47Y61"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => M2_4_bdd10_0,
      ADR2 => rom1_addr_1_Q,
      ADR3 => M2_3_bdd7_0,
      O => M2a_3_2_19753
    );
  M2a_3_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_3_f5_F5MUX_19755,
      O => M2a_3_f5
    );
  M2a_3_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y61"
    )
    port map (
      IA => M2a_3_3_19746,
      IB => M2a_3_2_19753,
      SEL => M2a_3_f5_BXINV_19748,
      O => M2a_3_f5_F5MUX_19755
    );
  M2a_3_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2a_3_f5_BXINV_19748
    );
  M2a_3_3 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X47Y61"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => M2_0_bdd6_0,
      ADR2 => rom1_addr_1_Q,
      ADR3 => rom1_addr_2_Q,
      O => M2a_3_3_19746
    );
  dp_OBUF : X_OBUF
    generic map(
      LOC => "PAD60"
    )
    port map (
      I => dp_O,
      O => dp
    );
  ja1_IBUF : X_BUF
    generic map(
      LOC => "PAD91",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1,
      O => ja1_INBUF
    );
  ja1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD91",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_INBUF,
      O => ja1_IBUF_9776
    );
  ja2_OBUF : X_OBUF
    generic map(
      LOC => "PAD94"
    )
    port map (
      I => ja2_O,
      O => ja2
    );
  ja3_OBUF : X_OBUF
    generic map(
      LOC => "PAD102"
    )
    port map (
      I => ja3_O,
      O => ja3
    );
  a_to_g_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD77"
    )
    port map (
      I => a_to_g_0_O,
      O => a_to_g(0)
    );
  a_to_g_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD87"
    )
    port map (
      I => a_to_g_1_O,
      O => a_to_g(1)
    );
  a_to_g_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD70"
    )
    port map (
      I => a_to_g_2_O,
      O => a_to_g(2)
    );
  a_to_g_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD62"
    )
    port map (
      I => a_to_g_3_O,
      O => a_to_g(3)
    );
  a_to_g_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD63"
    )
    port map (
      I => a_to_g_4_O,
      O => a_to_g(4)
    );
  a_to_g_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD72"
    )
    port map (
      I => a_to_g_5_O,
      O => a_to_g(5)
    );
  a_to_g_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => a_to_g_6_O,
      O => a_to_g(6)
    );
  mclk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD29",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk,
      O => mclk_INBUF
    );
  blue_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => blue_0_O,
      O => blue(0)
    );
  blue_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => blue_1_O,
      O => blue(1)
    );
  an_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD71"
    )
    port map (
      I => an_0_O,
      O => an(0)
    );
  an_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD79"
    )
    port map (
      I => an_1_O,
      O => an(1)
    );
  an_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD61"
    )
    port map (
      I => an_2_O,
      O => an(2)
    );
  an_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD67"
    )
    port map (
      I => an_3_O,
      O => an(3)
    );
  ld_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD84"
    )
    port map (
      I => ld_0_O,
      O => ld(0)
    );
  ld_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD85"
    )
    port map (
      I => ld_1_O,
      O => ld(1)
    );
  ld_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD90"
    )
    port map (
      I => ld_2_O,
      O => ld(2)
    );
  ld_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD89"
    )
    port map (
      I => ld_3_O,
      O => ld(3)
    );
  ld_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD65"
    )
    port map (
      I => ld_4_O,
      O => ld(4)
    );
  ld_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD109"
    )
    port map (
      I => ld_5_O,
      O => ld(5)
    );
  ld_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => ld_6_O,
      O => ld(6)
    );
  ld_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => ld_7_O,
      O => ld(7)
    );
  sw_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(0),
      O => sw_0_INBUF
    );
  sw_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_0_INBUF,
      O => sw_0_IBUF_9800
    );
  sw_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(1),
      O => sw_1_INBUF
    );
  sw_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_1_INBUF,
      O => sw_1_IBUF_9801
    );
  sw_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(2),
      O => sw_2_INBUF
    );
  sw_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_2_INBUF,
      O => sw_2_IBUF_9802
    );
  sw_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(3),
      O => sw_3_INBUF
    );
  sw_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_3_INBUF,
      O => sw_3_IBUF_9803
    );
  sw_4_IBUF : X_BUF
    generic map(
      LOC => "IPAD103",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(4),
      O => sw_4_INBUF
    );
  sw_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD103",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_4_INBUF,
      O => sw_4_IBUF_9804
    );
  sw_5_IBUF : X_BUF
    generic map(
      LOC => "IPAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(5),
      O => sw_5_INBUF
    );
  sw_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_5_INBUF,
      O => sw_5_IBUF_9805
    );
  sw_6_IBUF : X_BUF
    generic map(
      LOC => "IPAD108",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(6),
      O => sw_6_INBUF
    );
  sw_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD108",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_6_INBUF,
      O => sw_6_IBUF_9806
    );
  sw_7_IBUF : X_BUF
    generic map(
      LOC => "IPAD112",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(7),
      O => sw_7_INBUF
    );
  sw_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD112",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_7_INBUF,
      O => sw_7_IBUF_9807
    );
  hsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => hsync_O,
      O => hsync
    );
  vsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => vsync_O,
      O => vsync
    );
  btn_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(0),
      O => btn_0_INBUF
    );
  btn_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_0_INBUF,
      O => btn_0_IBUF_9810
    );
  btn_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(1),
      O => btn_1_INBUF
    );
  btn_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_1_INBUF,
      O => btn_1_IBUF_9811
    );
  btn_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(2),
      O => btn_2_INBUF
    );
  btn_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_2_INBUF,
      O => btn_2_IBUF_9812
    );
  btn_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(3),
      O => btn_3_INBUF
    );
  btn_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_INBUF,
      O => btn_3_IBUF_9160
    );
  red_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => red_0_O,
      O => red(0)
    );
  red_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => red_1_O,
      O => red(1)
    );
  red_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => red_2_O,
      O => red(2)
    );
  green_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => green_0_O,
      O => green(0)
    );
  green_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => green_1_O,
      O => green(1)
    );
  green_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => green_2_O,
      O => green(2)
    );
  U1_q_17_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y1"
    )
    port map (
      I0 => U1_q_17_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_17_BUFG_S_INVNOT,
      O => U1_q(17)
    );
  U1_q_17_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_17_BUFG_S_INVNOT
    );
  U1_q_17_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_171,
      O => U1_q_17_BUFG_I0_INV
    );
  mclk_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y11"
    )
    port map (
      I0 => mclk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => mclk_BUFGP_BUFG_S_INVNOT,
      O => mclk_BUFGP
    );
  mclk_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => mclk_BUFGP_BUFG_S_INVNOT
    );
  mclk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_INBUF,
      O => mclk_BUFGP_BUFG_I0_INV
    );
  U3_q_20_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y11"
    )
    port map (
      I0 => U3_q_20_BUFG_I0_INV,
      I1 => GND,
      S => U3_q_20_BUFG_S_INVNOT,
      O => U3_q(20)
    );
  U3_q_20_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_q_20_BUFG_S_INVNOT
    );
  U3_q_20_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_201,
      O => U3_q_20_BUFG_I0_INV
    );
  U1_q_0_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y1"
    )
    port map (
      I0 => U1_q_0_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_0_BUFG_S_INVNOT,
      O => U1_q(0)
    );
  U1_q_0_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_0_BUFG_S_INVNOT
    );
  U1_q_0_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01,
      O => U1_q_0_BUFG_I0_INV
    );
  U3_q_18_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y0"
    )
    port map (
      I0 => U3_q_18_BUFG_I0_INV,
      I1 => GND,
      S => U3_q_18_BUFG_S_INVNOT,
      O => U3_q(18)
    );
  U3_q_18_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_q_18_BUFG_S_INVNOT
    );
  U3_q_18_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181,
      O => U3_q_18_BUFG_I0_INV
    );
  U3_q_19_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y10"
    )
    port map (
      I0 => U3_q_19_BUFG_I0_INV,
      I1 => GND,
      S => U3_q_19_BUFG_S_INVNOT,
      O => U3_q(19)
    );
  U3_q_19_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_q_19_BUFG_S_INVNOT
    );
  U3_q_19_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_191,
      O => U3_q_19_BUFG_I0_INV
    );
  tank1font10s_B10 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000001377773000000007fecffdf70000000789b88a87000000000000000000",
      INIT_01 => X"0000000133100000000003117ff7310000000311eee331000000000137310000",
      INIT_02 => X"000003666310000000ffffc9bb9cffff000000364463000000fffffeccefffff",
      INIT_03 => X"0000011d3e3d11000000cee66667670000000ef7333333000000011713666300",
      INIT_04 => X"0000033033333300000001371117310000000000171000000000046777776400",
      INIT_05 => X"0000713711173100000007770000000000036013663136300000011117ddd700",
      INIT_06 => X"0000000137310000000000000700000000000137111111000000011111173100",
      INIT_07 => X"00000001133770000000007733110000000000026f6200000000000766600000",
      INIT_08 => X"0000033733373300000000000002666000000110113331000000000000000000",
      INIT_09 => X"0000000000063330000003666313310000000631006600000000036403666300",
      INIT_0A => X"000000111f111000000000063f36000000000100000001000000001333331000",
      INIT_0B => X"00000046310000000000011000000000000000000f0000000000311100000000",
      INIT_0C => X"0000036001006300000007631000630000000300000310000000036677666300",
      INIT_0D => X"0000011110006700000003666766310000000360076667000000000076310000",
      INIT_0E => X"0000031100011000000000110001100000000300036663000000036663666300",
      INIT_0F => X"0000000000066300000006310001360000000007007000000000000136310000",
      INIT_10 => X"0000013666663100000007333333370000000666766310000000036666666300",
      INIT_11 => X"0000013666663100000007333333370000000733333337000000073333333700",
      INIT_12 => X"0000073333333700000003660000000000000311111113000000066667666600",
      INIT_13 => X"0000013666663100000006666677760000000cccccdfec000000073333333700",
      INIT_14 => X"0000036601366300000007333333370000000036666663000000073333333700",
      INIT_15 => X"0000066fddcccc0000000136cccccc000000036666666600000003111119df00",
      INIT_16 => X"000003333333330000000fc63108cf0000000311136ccc0000000cc63136cc00",
      INIT_17 => X"000f000000000000000000000000631000000300000003000000000001376400",
      INIT_18 => X"0000036666300000000006333333370000000366303000000000000000000011",
      INIT_19 => X"0003603666300000000007333733310000000366763000000000036663100000",
      INIT_1A => X"0000073333333700000366000000000000000100001000000000073333333700",
      INIT_1B => X"0000036666300000000003333360000000000ddddfe000000000010000000100",
      INIT_1C => X"0000036036300000000007333360000000000036663000000007333333600000",
      INIT_1D => X"000006fddcc0000000000136ccc0000000000366666000000000001111711000",
      INIT_1E => X"0000001117111000000007310670000000030036666000000000063113600000",
      INIT_1F => X"0000007663100000000000000000630000000711101117000000011110111100",
      INIT_20 => X"0000036630303100000003667630100000000366666066000003001366663100",
      INIT_21 => X"0000300366630000000003663030131000000366303001300000036630306600",
      INIT_22 => X"0000031111306600000003667630013000000366763066000000036676303100",
      INIT_23 => X"0000066766310131000006676631066000000311113013600000031111306310",
      INIT_24 => X"00000366663031000000066667663100000007dd713600000000073333370310",
      INIT_25 => X"0000036666600130000003666660631000000366663001300000036666306600",
      INIT_26 => X"00000117cccc7110000003666666066000000136666316600003003666606600",
      INIT_27 => X"0007d1111711110000000f66666766f00000011f1f136c000000077333733310",
      INIT_28 => X"0000036666603100000003666630310000000311113031000000036630303100",
      INIT_29 => X"0000000007036630000000000703663000000666677760630000033333606300",
      INIT_2A => X"000100c631666e60000000000700000000000066670000000000036631101100",
      INIT_2B => X"000000063136000000000001363100000000013331101100000001c631666e60",
      INIT_2C => X"0011111111111111007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00333333f000000000333333f333333300111111f1f1111100111111f1111111",
      INIT_2E => X"00333333f0f00000003333333333333300333333f0f3333300111111f1f00000",
      INIT_2F => X"00111111f000000000000000f1f1111100000000f333333300000000f0f33333",
      INIT_30 => X"001111111111111100111111f000000000000000f11111110000000011111111",
      INIT_31 => X"0033333333333333001111111111111100111111f111111100000000f0000000",
      INIT_32 => X"00333333f0f0000000000000f0f3333300333333333000000000000033333333",
      INIT_33 => X"00000000f0f1111100333333f0f3333300000000f0f000000033333333333333",
      INIT_34 => X"000000003333333300333333f000000000111111f0f0000000000000f3333333",
      INIT_35 => X"00333333f3333333003333333000000000111111111000000000000011111111",
      INIT_36 => X"00ffffffffffffff001111111000000000000000f111111100111111f1f11111",
      INIT_37 => X"000000000fffffff000000000000000000ffffffffffffff00fffffff0000000",
      INIT_38 => X"0000033333370000000006666666670000026676676300000000036666300000",
      INIT_39 => X"0000000000630000000063333333000000000366663000000000076310136700",
      INIT_3A => X"0000036663013100000007333666310000000136676631000000071366631700",
      INIT_3B => X"0000066666663000000001366766310000000c67fdd7000000000007dd700000",
      INIT_3C => X"0000070013631000000007031000130000000f0111f111000000007007007000",
      INIT_3D => X"0000000630630000000001100f001100000007dd111111110011111111111000",
      INIT_3E => X"00000136e0000000000000001000000000000000110000000000000000036630",
      INIT_3F => X"00000000000000000000003333330000000000000fc63d7000000000066666d0",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y1"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank1font10s_B10_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank1font10s_B10_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank1font10s_B10_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank1font10s_B10_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank1font10s_B10_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank1font10s_B10_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank1font10s_B10_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank1font10s_B10_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank1font10s_B10_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank1font10s_B10_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank1font10s_B10_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank1font10s_B10_ADDR(0),
      DI(3) => tank1font10s_B10_DIA3,
      DI(2) => tank1font10s_B10_DIA2,
      DI(1) => tank1font10s_B10_DIA1,
      DI(0) => tank1font10s_B10_DIA0,
      DO(3) => sig_tank110sM(0),
      DO(2) => sig_tank110sM(1),
      DO(1) => sig_tank110sM(2),
      DO(0) => sig_tank110sM(3)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000200000000000000000000000",
      INIT_3D => X"00000000000000000000000000000000000C8000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000B3400000F000000000000000000000000000",
      INIT_3F => X"000000000000000000000079A000008000000000000000000000000000000000",
      LOC => "RAMB16_X0Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFDFFFFBFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBFFFFFFF3FFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FDFFFFFEFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF3F7",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFF7FDFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEFEFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFBFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFDE7FEEFFFFFFFFFBEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF",
      INIT_15 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFAFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF5FFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEBEBEBEBEBFFFF5FFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFDBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFF3FFEFEFEFEFEFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FF3FFEFEFEFEFEFFCFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD37FFFFFC7FFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF20BFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFB15FFFFF73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      LOC => "RAMB16_X0Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000400000000000400",
      INIT_01 => X"0000000000000000000000000000000000000000200400000020000400000000",
      INIT_02 => X"0000000000000000000000000000000000400000000040000000000000000000",
      INIT_03 => X"00000000000000000000000000000C040000000C000400000000000000000000",
      INIT_04 => X"0000000000000000000000180000000018000000000000000000000000000000",
      INIT_05 => X"0000000000000000100000000010000000000000000000000000000000000000",
      INIT_06 => X"0000000000000100000000000100000000000000000000000000000000000000",
      INIT_07 => X"000001E100000001FFE100000000000000000000000000000000000000000000",
      INIT_08 => X"E200000103FFE100000000000000000000000000000000000000000000000000",
      INIT_09 => X"40001E0100000000000000000000000000000000000000000000000000030201",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000101E00C08",
      INIT_0B => X"0000000000000000000000000000000000000000000000C02001E0080200001E",
      INIT_0C => X"0000000000000000000000000000000000000001FF81E1E87FE07F811F000000",
      INIT_0D => X"0000000000000000000000000000000001FF81E1E07FE07F851E040000000000",
      INIT_0E => X"000000000000000000000000000001E1E1F1E1E1E0001E000000000000000000",
      INIT_0F => X"000000000000000000000001E9E1E1E1E1E0081E040000000000000000000000",
      INIT_10 => X"000000000000000001E079E1E1E1E0181E040000000000000000000000000000",
      INIT_11 => X"000000002181F179E1E1E1E4141E000000000000000000000000000000000000",
      INIT_12 => X"00007F901FE1E1E1FF881E000000000000000000000000000000000000000000",
      INIT_13 => X"803FE1E1E1FF811E000000000000000000000000000000000000000000000000",
      INIT_14 => X"E1E1E1E01E00000000000000000000000000000000000000000000000000017F",
      INIT_15 => X"E11E0000000000000000000000000000000000000000000000000001E80079E1",
      INIT_16 => X"00000000000000000000000000000000000000000000000011E05079E1E1E1E1",
      INIT_17 => X"00000000000000000000000000000000000000000001E001E1E1E1E1E1E41E00",
      INIT_18 => X"00000000000000000000000000000000000001E001F1E1E1E1E1EA1E00000000",
      INIT_19 => X"000000000000000000000000000000407FE1E1E1E1E1FF801E00000000000000",
      INIT_1A => X"000000000000000000000000007FF5F5F5F5F5FF80BE00000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000001000000000000000000000000000",
      INIT_1C => X"0000000000000024000000000000080000000000000000000000000000000000",
      INIT_1D => X"00000000C0010101010100180000000000000000000000000000000000000000",
      INIT_1E => X"00C0010101010100300800000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000028000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000040100000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000004000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFF7FFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFC7FFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF423FFFFF3BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFF199FFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      LOC => "RAMB16_X0Y3",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"000001E000000001FFE000000000000000000000000000000000000000000000",
      INIT_08 => X"E000000001FFE000000000000000000000000000000000000000000000000000",
      INIT_09 => X"00001E0000000000000000000000000000000000000000000000000000000001",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000001E00000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000001E0000000001E",
      INIT_0C => X"0000000000000000000000000000000000000001FF81E1E07FE07F801E000000",
      INIT_0D => X"0000000000000000000000000000000001FF81E1E07FE07F801E000000000000",
      INIT_0E => X"000000000000000000000000000001E1E1E1E1E1E0001E000000000000000000",
      INIT_0F => X"000000000000000000000001E1E1E1E1E1E0001E000000000000000000000000",
      INIT_10 => X"000000000000000001E079E1E1E1E0001E000000000000000000000000000000",
      INIT_11 => X"000000000001E079E1E1E1E0001E000000000000000000000000000000000000",
      INIT_12 => X"00007F801FE1E1E1FF801E000000000000000000000000000000000000000000",
      INIT_13 => X"801FE1E1E1FF801E000000000000000000000000000000000000000000000000",
      INIT_14 => X"E1E1E1E01E00000000000000000000000000000000000000000000000000007F",
      INIT_15 => X"E01E0000000000000000000000000000000000000000000000000001E00079E1",
      INIT_16 => X"00000000000000000000000000000000000000000000000001E00079E1E1E1E1",
      INIT_17 => X"00000000000000000000000000000000000000000001E001E1E1E1E1E1E01E00",
      INIT_18 => X"00000000000000000000000000000000000001E001E1E1E1E1E1E01E00000000",
      INIT_19 => X"000000000000000000000000000000007FE1E1E1E1E1FF801E00000000000000",
      INIT_1A => X"000000000000000000000000007FE1E1E1E1E1FF801E00000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFC7FFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFFFFFF87FFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFB37FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFF79BFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      LOC => "RAMB16_X0Y2",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFDFFFFBFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFEFEEFFFFFFEFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFEE1EFFFFFFEE001EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"1BFFFFFEFC001EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFE",
      INIT_0A => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFA1FDFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFE1FFAFFFFFEE1",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE007C1E1F801F807FE1EEFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE007E1E1F801F8036E1FFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C1E0E1C1E1FFF61FFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFE160E0E1E1A1DFFC0FBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFE1F841E1E1E1FF7E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFEFE1E861E1E1E1FEAE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFF807FE01E1E1E007FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"7FE01E1E1E003FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"1E1E1E1FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80",
      INIT_15 => X"1EE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E17FF861E",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FAF861E1E1E1E",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FE161E1E1E1E1EE1FF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFE1E1E1E1E1E15E1FFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7801E1E1E1E1E007FE1FFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800A0A0A0A0A007741FFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFBFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFF7FFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FF9FF7F7F7F7F7FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"7F7F7F7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FEFFFBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F",
      INIT_21 => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFE",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"00000000000000000000000000000000000000001E0000002800000000000000",
      INIT_3D => X"0000000000000000000000000000000000130000004000000000000000000000",
      INIT_3E => X"0000000000000000000000000000208000001800000000000000000000000000",
      INIT_3F => X"0000000000000000000000B14000007000000000000000000000000000000000",
      LOC => "RAMB16_X0Y1",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000200400000020000400000000",
      INIT_02 => X"0000000000000000000000000000000000400000000040000000000000000000",
      INIT_03 => X"0000000000000000000000000000090000000009000000000000000000000000",
      INIT_04 => X"0000000000000000000000101100000010001100000000000000000000000000",
      INIT_05 => X"0000000000000000000100000000000100000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000100100000010000100000000000000000000000000000000000000000000",
      INIT_08 => X"0400000102000100000000000000000000000000000000000000000000000000",
      INIT_09 => X"00000000000000000000000000000000000000000000000000000000000D0000",
      INIT_0A => X"0100000000000000000000000000000000000000000000000000008004002000",
      INIT_0B => X"0000000000000000000000000000000000000000000000402000000500000100",
      INIT_0C => X"0000000000000000000000000000000000000020000200000000000000110000",
      INIT_0D => X"0000000000000000000000000000000020000000000000004900000000000000",
      INIT_0E => X"0000000000000000000000000000000200100200000080000000000000000000",
      INIT_0F => X"0000000000000000000000000810100004020021040000000000000000000000",
      INIT_10 => X"0000000000000000000002000000000800000000000000000000000000000000",
      INIT_11 => X"0000000001000100000000001500000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000004000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000100",
      INIT_15 => X"010000000000000000000000000000000000000000000000000000C008000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000500000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000008000800000000010000",
      INIT_18 => X"00000000000000000000000000000000000000000000000000000A0000000000",
      INIT_19 => X"0000000000000000000000000000004800000000000000000000000000000000",
      INIT_1A => X"000000000000000000000000000014141414140008A000000000000000000000",
      INIT_1B => X"0000000000000000000004000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000004020202020200000000000000000000000000000000000000",
      INIT_1D => X"0000000080000000000000080100000000000000000000000000000000000000",
      INIT_1E => X"0060080808080800900000000000000000000000000000000000000000000000",
      INIT_1F => X"8080808000020000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0100041100000000000000000000000000000000000000000000000000008080",
      INIT_21 => X"1000000000000000000000000000000000000000000000000000000001010101",
      INIT_22 => X"0000000000000000000000000000000000000000000000004000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000003000000000000000",
      INIT_3D => X"0000000000000000000000000000000000310000004000000000000000000000",
      INIT_3E => X"000000000000000000000000000042000000B800000000000000000000000000",
      INIT_3F => X"0000000000000000000000998000003000000000000000000000000000000000",
      LOC => "RAMB16_X0Y8",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"00000000000000000000000000000000000C0000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000330000007000000000000000000000000000",
      INIT_3F => X"0000000000000000000000798000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFFFF7FFFFBFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFDFFFFBFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFE7EFFFFFFFE007EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"9FFFFFFEFDA57EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF1FBFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CDFFE3EFFFFBFDFE5",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF847E7FD7827FC87FE9FFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FE3FBFCA3FF07EF3FFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F7EAF3E1EBFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFDE361F5E3E149FFDE5FBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFEFF9E6E3F3C1FF7E3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFEFE1E961E1E1E3FEBE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFF987FE01E1E1E007FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"7FFC1E1E1E54FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"1E1E1E3FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80",
      INIT_15 => X"36E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFD7FF8F1E",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FAF8E1E1E1E9E",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36FF1E1E1E1EDFDFE1FF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE3FFF0F1E1E1E3F35E1FFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF995E9E1E1E1E49FFE1FFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFA2ABABABABAB007F5DFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FF37FBFBFBFBFBFFEFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFBFBFBFBFBFFFE",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000002200000088000000000000000000000000000000000000",
      INIT_35 => X"0000000000005000000056000000000000000000000000000000000000000000",
      INIT_36 => X"0000000B00000081000000000000000000000000000000000000000000000000",
      INIT_37 => X"7000000070000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0020000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000600000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000800000001700",
      INIT_3B => X"0000000000000000000000000000000000000000000000510000004000000000",
      INIT_3C => X"00000000000000000000000000000000000000007F0000006E00000000000000",
      INIT_3D => X"000000000029F57EF50000000000A400F5D3804C57C5A0000000000000000000",
      INIT_3E => X"0000CA7533750000000000290075A0ECC88498220000000000000000000000C3",
      INIT_3F => X"42A4420000000000D00042B1702001F032000000000000000000000023000000",
      LOC => "RAMB16_X0Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => '0',
      ADDRA(12) => '0',
      ADDRA(11) => '0',
      ADDRA(10) => '0',
      ADDRA(9) => '0',
      ADDRA(8) => '0',
      ADDRA(7) => '0',
      ADDRA(6) => '0',
      ADDRA(5) => '0',
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  tank1font10s_B6 : X_RAMB16_S4
    generic map(
      INIT_00 => X"000008ceffff600000000ef73ffbfe0000000e19d1151e000000000000000000",
      INIT_01 => X"00000008cc80000000000c88effec80000000c88777cc8000000008cefec8000",
      INIT_02 => X"00000c666c9d7f0000ffff39dd93ffff000000c6226c000000fffff7337fffff",
      INIT_03 => X"0000088bc7cb880000000677333f3f0000000000000f3f000000088e8c666c00",
      INIT_04 => X"0000033033333300000008ce888ec80000000137fff7310000000000cfc00000",
      INIT_05 => X"0000e8ce888ec80000000fff00000000000e36c6336c03e000000bbbbbbbbf00",
      INIT_06 => X"000000080f0800000000000c6f6c0000000008ce8888880000000888888ec800",
      INIT_07 => X"0000008cceeff000000000ffeecc8000000000046f6400000000000f00000000",
      INIT_08 => X"0000066f666f660000000000000233300000088088ccc8000000000000000000",
      INIT_09 => X"000000000000000000000b66ebc66c0000000338c6310000000cce333e013ecc",
      INIT_0A => X"000000888f88800000000006cfc60000000008c66666c80000000c8000008c00",
      INIT_0B => X"0000000008c631000000088000000000000000000f0000000000088800000000",
      INIT_0C => X"00000e333e333e0000000f308c633e0000000fcccccccc0000000e333bf73e00",
      INIT_0D => X"000008888c633f0000000e333e000c0000000e333e000f0000000f66f66ee600",
      INIT_0E => X"0000008800088000000000880008800000000c633f333e0000000e333e333e00",
      INIT_0F => X"00000cc0cc633e0000000008c6c800000000000e00e00000000006c80008c600",
      INIT_10 => X"00000e3100013e0000000e333e333e0000000333f336c80000000e0efff33e00",
      INIT_11 => X"00000d33f0013e00000008004c413f0000000f314c413f0000000c6333336c00",
      INIT_12 => X"000003366c66330000000c6666666f0000000c8888888c00000003333f333300",
      INIT_13 => X"00000c6333336c00000003337ffb33000000033333bf730000000f3100000800",
      INIT_14 => X"00000e336c033e00000003336e333e00000076efb3333e00000008000e333e00",
      INIT_15 => X"0000066fbb333300000008c63333330000000e333333330000000c888889bf00",
      INIT_16 => X"00000c0000000c0000000f3108c63f0000000c888c63330000000336c8c63300",
      INIT_17 => X"000f00000000000000000000000036c800000ccccccccc0000000137ec800000",
      INIT_18 => X"00000e3003e0000000000e3336c0000000000b66e6c000000000000000000c88",
      INIT_19 => X"000c66e666b00000000008000c026c0000000e30f3e0000000000b6666e66e00",
      INIT_1A => X"00000336c6300000000c666666e0660000000eccccc0cc00000003333b600000",
      INIT_1B => X"00000e3333e000000000033333e0000000000bbbbf60000000000ecccccccc00",
      INIT_1C => X"00000e3e83e00000000008003be00000000f66e666b00000000800e333e00000",
      INIT_1D => X"000006fbb3300000000008c63330000000000b666660000000000eb888e88800",
      INIT_1E => X"00000e8880888e0000000f38c6f00000000c63f3333000000000036cc6300000",
      INIT_1F => X"000000f336c80000000000000000eb00000000888e8880000000088880888800",
      INIT_20 => X"00000b66e6c06c8000000e30f3e08c6000000b6666606600000e36e310013e00",
      INIT_21 => X"0000c6cc606c000000000b66e6c0c6c000000b66e6c0c80000000b66e6c06600",
      INIT_22 => X"00000c888880660000000e30f3e0c80000000e30f3e0660000000e30f3e06c80",
      INIT_23 => X"0000033f336c0c6c0000033f336c833000000c888880800000000c8888806c80",
      INIT_24 => X"00000e3333e06c80000007666f666f00000007c8ebbe000000000f30e03f008c",
      INIT_25 => X"00000b666660c80000000b6666606c8000000e3333e0c80000000e3333e03300",
      INIT_26 => X"0000088e3003e88000000e333333033000000c633336c330000c63f333303300",
      INIT_27 => X"000088888e888be000000366f62c66c00000088f8f8c630000000e30008026c0",
      INIT_28 => X"00000b66666008c000000e3333e008c000000c88888008c000000b66e6c008c0",
      INIT_29 => X"000000000c08cc80000000000e0eccc000000337ffb330eb0000033333e0eb00",
      INIT_2A => X"000fc63e08c63000000000333f000000000000000f00000000000e3308808800",
      INIT_2B => X"0000000c6b6c00000000000b6c6b0000000008ccc880880000033ff738c63000",
      INIT_2C => X"0088888888888888007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00666666e0000000006666666666666600888888888888880088888888888888",
      INIT_2E => X"0066666666e00000006666666666666600666666666666660088888888800000",
      INIT_2F => X"0088888880000000000000008888888800000000e666666600000000e6666666",
      INIT_30 => X"00888888f888888800888888f000000000000000f888888800000000f8888888",
      INIT_31 => X"006666667666666600888888f8f8888800888888f888888800000000f0000000",
      INIT_32 => X"0066666670f0000000000000f07666660066666670f0000000000000f0766666",
      INIT_33 => X"00000000f0f88888006666667076666600000000f0f000000066666670766666",
      INIT_34 => X"00000000f666666600666666f000000000888888f0f0000000000000f6666666",
      INIT_35 => X"00666666f666666600666666f000000000888888f8f0000000000000f8f88888",
      INIT_36 => X"00ffffffffffffff00888888f0000000000000008888888800888888f8f88888",
      INIT_37 => X"000000000fffffff00ffffffffffffff000000000000000000fffffff0000000",
      INIT_38 => X"00000666666f00000000000000033f00000000e33e3e000000000becceb00000",
      INIT_39 => X"00000ccccceb00000000000e33330000000008ccccf0000000000f308c803f00",
      INIT_3A => X"00000c666ec80e000000076663336c0000000c633f336c0000000e8c666c8e00",
      INIT_3B => X"000003333333e00000000c000c000c000000000e3bbe63000000000ebbe00000",
      INIT_3C => X"00000e0c80008c0000000e008c6c800000000f0888f88800000000f00f00f000",
      INIT_3D => X"0000000eb0eb0000000008800f008800000000888888888800888888888bbe00",
      INIT_3E => X"00000cccccccccf000000000800000000000000088000000000000000008cc80",
      INIT_3F => X"0000000000000000000000eeeeee00000000000008800800000000000ccccc80",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y2"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank1font10s_B6_ADDR_11_Q,
      ADDR(10) => NlwBufferSignal_tank1font10s_B6_ADDR_10_Q,
      ADDR(9) => sig_tank1rom10s(9),
      ADDR(8) => NlwBufferSignal_tank1font10s_B6_ADDR_8_Q,
      ADDR(7) => NlwBufferSignal_tank1font10s_B6_ADDR_7_Q,
      ADDR(6) => NlwBufferSignal_tank1font10s_B6_ADDR_6_Q,
      ADDR(5) => NlwBufferSignal_tank1font10s_B6_ADDR_5_Q,
      ADDR(4) => sig_tank1rom10s(4),
      ADDR(3) => NlwBufferSignal_tank1font10s_B6_ADDR_3_Q,
      ADDR(2) => NlwBufferSignal_tank1font10s_B6_ADDR_2_Q,
      ADDR(1) => NlwBufferSignal_tank1font10s_B6_ADDR_1_Q,
      ADDR(0) => NlwBufferSignal_tank1font10s_B6_ADDR_0_Q,
      DI(3) => tank1font10s_B6_DIA3,
      DI(2) => tank1font10s_B6_DIA2,
      DI(1) => tank1font10s_B6_DIA1,
      DI(0) => tank1font10s_B6_DIA0,
      DO(3) => sig_tank110sM(4),
      DO(2) => sig_tank110sM(5),
      DO(1) => sig_tank110sM(6),
      DO(0) => sig_tank110sM(7)
    );
  tank2font10s_B10 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000001377773000000007fecffdf70000000789b88a87000000000000000000",
      INIT_01 => X"0000000133100000000003117ff7310000000311eee331000000000137310000",
      INIT_02 => X"000003666310000000ffffc9bb9cffff000000364463000000fffffeccefffff",
      INIT_03 => X"0000011d3e3d11000000cee66667670000000ef7333333000000011713666300",
      INIT_04 => X"0000033033333300000001371117310000000000171000000000046777776400",
      INIT_05 => X"0000713711173100000007770000000000036013663136300000011117ddd700",
      INIT_06 => X"0000000137310000000000000700000000000137111111000000011111173100",
      INIT_07 => X"00000001133770000000007733110000000000026f6200000000000766600000",
      INIT_08 => X"0000033733373300000000000002666000000110113331000000000000000000",
      INIT_09 => X"0000000000063330000003666313310000000631006600000000036403666300",
      INIT_0A => X"000000111f111000000000063f36000000000100000001000000001333331000",
      INIT_0B => X"00000046310000000000011000000000000000000f0000000000311100000000",
      INIT_0C => X"0000036001006300000007631000630000000300000310000000036677666300",
      INIT_0D => X"0000011110006700000003666766310000000360076667000000000076310000",
      INIT_0E => X"0000031100011000000000110001100000000300036663000000036663666300",
      INIT_0F => X"0000000000066300000006310001360000000007007000000000000136310000",
      INIT_10 => X"0000013666663100000007333333370000000666766310000000036666666300",
      INIT_11 => X"0000013666663100000007333333370000000733333337000000073333333700",
      INIT_12 => X"0000073333333700000003660000000000000311111113000000066667666600",
      INIT_13 => X"0000013666663100000006666677760000000cccccdfec000000073333333700",
      INIT_14 => X"0000036601366300000007333333370000000036666663000000073333333700",
      INIT_15 => X"0000066fddcccc0000000136cccccc000000036666666600000003111119df00",
      INIT_16 => X"000003333333330000000fc63108cf0000000311136ccc0000000cc63136cc00",
      INIT_17 => X"000f000000000000000000000000631000000300000003000000000001376400",
      INIT_18 => X"0000036666300000000006333333370000000366303000000000000000000011",
      INIT_19 => X"0003603666300000000007333733310000000366763000000000036663100000",
      INIT_1A => X"0000073333333700000366000000000000000100001000000000073333333700",
      INIT_1B => X"0000036666300000000003333360000000000ddddfe000000000010000000100",
      INIT_1C => X"0000036036300000000007333360000000000036663000000007333333600000",
      INIT_1D => X"000006fddcc0000000000136ccc0000000000366666000000000001111711000",
      INIT_1E => X"0000001117111000000007310670000000030036666000000000063113600000",
      INIT_1F => X"0000007663100000000000000000630000000711101117000000011110111100",
      INIT_20 => X"0000036630303100000003667630100000000366666066000003001366663100",
      INIT_21 => X"0000300366630000000003663030131000000366303001300000036630306600",
      INIT_22 => X"0000031111306600000003667630013000000366763066000000036676303100",
      INIT_23 => X"0000066766310131000006676631066000000311113013600000031111306310",
      INIT_24 => X"00000366663031000000066667663100000007dd713600000000073333370310",
      INIT_25 => X"0000036666600130000003666660631000000366663001300000036666306600",
      INIT_26 => X"00000117cccc7110000003666666066000000136666316600003003666606600",
      INIT_27 => X"0007d1111711110000000f66666766f00000011f1f136c000000077333733310",
      INIT_28 => X"0000036666603100000003666630310000000311113031000000036630303100",
      INIT_29 => X"0000000007036630000000000703663000000666677760630000033333606300",
      INIT_2A => X"000100c631666e60000000000700000000000066670000000000036631101100",
      INIT_2B => X"000000063136000000000001363100000000013331101100000001c631666e60",
      INIT_2C => X"0011111111111111007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00333333f000000000333333f333333300111111f1f1111100111111f1111111",
      INIT_2E => X"00333333f0f00000003333333333333300333333f0f3333300111111f1f00000",
      INIT_2F => X"00111111f000000000000000f1f1111100000000f333333300000000f0f33333",
      INIT_30 => X"001111111111111100111111f000000000000000f11111110000000011111111",
      INIT_31 => X"0033333333333333001111111111111100111111f111111100000000f0000000",
      INIT_32 => X"00333333f0f0000000000000f0f3333300333333333000000000000033333333",
      INIT_33 => X"00000000f0f1111100333333f0f3333300000000f0f000000033333333333333",
      INIT_34 => X"000000003333333300333333f000000000111111f0f0000000000000f3333333",
      INIT_35 => X"00333333f3333333003333333000000000111111111000000000000011111111",
      INIT_36 => X"00ffffffffffffff001111111000000000000000f111111100111111f1f11111",
      INIT_37 => X"000000000fffffff000000000000000000ffffffffffffff00fffffff0000000",
      INIT_38 => X"0000033333370000000006666666670000026676676300000000036666300000",
      INIT_39 => X"0000000000630000000063333333000000000366663000000000076310136700",
      INIT_3A => X"0000036663013100000007333666310000000136676631000000071366631700",
      INIT_3B => X"0000066666663000000001366766310000000c67fdd7000000000007dd700000",
      INIT_3C => X"0000070013631000000007031000130000000f0111f111000000007007007000",
      INIT_3D => X"0000000630630000000001100f001100000007dd111111110011111111111000",
      INIT_3E => X"00000136e0000000000000001000000000000000110000000000000000036630",
      INIT_3F => X"00000000000000000000003333330000000000000fc63d7000000000066666d0",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y5"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank2font10s_B10_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank2font10s_B10_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank2font10s_B10_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank2font10s_B10_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank2font10s_B10_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank2font10s_B10_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank2font10s_B10_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank2font10s_B10_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank2font10s_B10_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank2font10s_B10_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank2font10s_B10_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank2font10s_B10_ADDR(0),
      DI(3) => tank2font10s_B10_DIA3,
      DI(2) => tank2font10s_B10_DIA2,
      DI(1) => tank2font10s_B10_DIA1,
      DI(0) => tank2font10s_B10_DIA0,
      DO(3) => sig_tank210sM(0),
      DO(2) => sig_tank210sM(1),
      DO(1) => sig_tank210sM(2),
      DO(0) => sig_tank210sM(3)
    );
  tank1font1s_B10 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000001377773000000007fecffdf70000000789b88a87000000000000000000",
      INIT_01 => X"0000000133100000000003117ff7310000000311eee331000000000137310000",
      INIT_02 => X"000003666310000000ffffc9bb9cffff000000364463000000fffffeccefffff",
      INIT_03 => X"0000011d3e3d11000000cee66667670000000ef7333333000000011713666300",
      INIT_04 => X"0000033033333300000001371117310000000000171000000000046777776400",
      INIT_05 => X"0000713711173100000007770000000000036013663136300000011117ddd700",
      INIT_06 => X"0000000137310000000000000700000000000137111111000000011111173100",
      INIT_07 => X"00000001133770000000007733110000000000026f6200000000000766600000",
      INIT_08 => X"0000033733373300000000000002666000000110113331000000000000000000",
      INIT_09 => X"0000000000063330000003666313310000000631006600000000036403666300",
      INIT_0A => X"000000111f111000000000063f36000000000100000001000000001333331000",
      INIT_0B => X"00000046310000000000011000000000000000000f0000000000311100000000",
      INIT_0C => X"0000036001006300000007631000630000000300000310000000036677666300",
      INIT_0D => X"0000011110006700000003666766310000000360076667000000000076310000",
      INIT_0E => X"0000031100011000000000110001100000000300036663000000036663666300",
      INIT_0F => X"0000000000066300000006310001360000000007007000000000000136310000",
      INIT_10 => X"0000013666663100000007333333370000000666766310000000036666666300",
      INIT_11 => X"0000013666663100000007333333370000000733333337000000073333333700",
      INIT_12 => X"0000073333333700000003660000000000000311111113000000066667666600",
      INIT_13 => X"0000013666663100000006666677760000000cccccdfec000000073333333700",
      INIT_14 => X"0000036601366300000007333333370000000036666663000000073333333700",
      INIT_15 => X"0000066fddcccc0000000136cccccc000000036666666600000003111119df00",
      INIT_16 => X"000003333333330000000fc63108cf0000000311136ccc0000000cc63136cc00",
      INIT_17 => X"000f000000000000000000000000631000000300000003000000000001376400",
      INIT_18 => X"0000036666300000000006333333370000000366303000000000000000000011",
      INIT_19 => X"0003603666300000000007333733310000000366763000000000036663100000",
      INIT_1A => X"0000073333333700000366000000000000000100001000000000073333333700",
      INIT_1B => X"0000036666300000000003333360000000000ddddfe000000000010000000100",
      INIT_1C => X"0000036036300000000007333360000000000036663000000007333333600000",
      INIT_1D => X"000006fddcc0000000000136ccc0000000000366666000000000001111711000",
      INIT_1E => X"0000001117111000000007310670000000030036666000000000063113600000",
      INIT_1F => X"0000007663100000000000000000630000000711101117000000011110111100",
      INIT_20 => X"0000036630303100000003667630100000000366666066000003001366663100",
      INIT_21 => X"0000300366630000000003663030131000000366303001300000036630306600",
      INIT_22 => X"0000031111306600000003667630013000000366763066000000036676303100",
      INIT_23 => X"0000066766310131000006676631066000000311113013600000031111306310",
      INIT_24 => X"00000366663031000000066667663100000007dd713600000000073333370310",
      INIT_25 => X"0000036666600130000003666660631000000366663001300000036666306600",
      INIT_26 => X"00000117cccc7110000003666666066000000136666316600003003666606600",
      INIT_27 => X"0007d1111711110000000f66666766f00000011f1f136c000000077333733310",
      INIT_28 => X"0000036666603100000003666630310000000311113031000000036630303100",
      INIT_29 => X"0000000007036630000000000703663000000666677760630000033333606300",
      INIT_2A => X"000100c631666e60000000000700000000000066670000000000036631101100",
      INIT_2B => X"000000063136000000000001363100000000013331101100000001c631666e60",
      INIT_2C => X"0011111111111111007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00333333f000000000333333f333333300111111f1f1111100111111f1111111",
      INIT_2E => X"00333333f0f00000003333333333333300333333f0f3333300111111f1f00000",
      INIT_2F => X"00111111f000000000000000f1f1111100000000f333333300000000f0f33333",
      INIT_30 => X"001111111111111100111111f000000000000000f11111110000000011111111",
      INIT_31 => X"0033333333333333001111111111111100111111f111111100000000f0000000",
      INIT_32 => X"00333333f0f0000000000000f0f3333300333333333000000000000033333333",
      INIT_33 => X"00000000f0f1111100333333f0f3333300000000f0f000000033333333333333",
      INIT_34 => X"000000003333333300333333f000000000111111f0f0000000000000f3333333",
      INIT_35 => X"00333333f3333333003333333000000000111111111000000000000011111111",
      INIT_36 => X"00ffffffffffffff001111111000000000000000f111111100111111f1f11111",
      INIT_37 => X"000000000fffffff000000000000000000ffffffffffffff00fffffff0000000",
      INIT_38 => X"0000033333370000000006666666670000026676676300000000036666300000",
      INIT_39 => X"0000000000630000000063333333000000000366663000000000076310136700",
      INIT_3A => X"0000036663013100000007333666310000000136676631000000071366631700",
      INIT_3B => X"0000066666663000000001366766310000000c67fdd7000000000007dd700000",
      INIT_3C => X"0000070013631000000007031000130000000f0111f111000000007007007000",
      INIT_3D => X"0000000630630000000001100f001100000007dd111111110011111111111000",
      INIT_3E => X"00000136e0000000000000001000000000000000110000000000000000036630",
      INIT_3F => X"00000000000000000000003333330000000000000fc63d7000000000066666d0",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y4"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank1font1s_B10_ADDR_11_Q,
      ADDR(10) => NlwBufferSignal_tank1font1s_B10_ADDR_10_Q,
      ADDR(9) => NlwBufferSignal_tank1font1s_B10_ADDR_9_Q,
      ADDR(8) => NlwBufferSignal_tank1font1s_B10_ADDR_8_Q,
      ADDR(7) => NlwBufferSignal_tank1font1s_B10_ADDR_7_Q,
      ADDR(6) => NlwBufferSignal_tank1font1s_B10_ADDR_6_Q,
      ADDR(5) => NlwBufferSignal_tank1font1s_B10_ADDR_5_Q,
      ADDR(4) => NlwBufferSignal_tank1font1s_B10_ADDR_4_Q,
      ADDR(3) => NlwBufferSignal_tank1font1s_B10_ADDR_3_Q,
      ADDR(2) => NlwBufferSignal_tank1font1s_B10_ADDR_2_Q,
      ADDR(1) => sig_tank1rom10s(1),
      ADDR(0) => NlwBufferSignal_tank1font1s_B10_ADDR_0_Q,
      DI(3) => tank1font1s_B10_DIA3,
      DI(2) => tank1font1s_B10_DIA2,
      DI(1) => tank1font1s_B10_DIA1,
      DI(0) => tank1font1s_B10_DIA0,
      DO(3) => sig_tank11sM(0),
      DO(2) => sig_tank11sM(1),
      DO(1) => sig_tank11sM(2),
      DO(0) => sig_tank11sM(3)
    );
  tank2font10s_B6 : X_RAMB16_S4
    generic map(
      INIT_00 => X"000008ceffff600000000ef73ffbfe0000000e19d1151e000000000000000000",
      INIT_01 => X"00000008cc80000000000c88effec80000000c88777cc8000000008cefec8000",
      INIT_02 => X"00000c666c9d7f0000ffff39dd93ffff000000c6226c000000fffff7337fffff",
      INIT_03 => X"0000088bc7cb880000000677333f3f0000000000000f3f000000088e8c666c00",
      INIT_04 => X"0000033033333300000008ce888ec80000000137fff7310000000000cfc00000",
      INIT_05 => X"0000e8ce888ec80000000fff00000000000e36c6336c03e000000bbbbbbbbf00",
      INIT_06 => X"000000080f0800000000000c6f6c0000000008ce8888880000000888888ec800",
      INIT_07 => X"0000008cceeff000000000ffeecc8000000000046f6400000000000f00000000",
      INIT_08 => X"0000066f666f660000000000000233300000088088ccc8000000000000000000",
      INIT_09 => X"000000000000000000000b66ebc66c0000000338c6310000000cce333e013ecc",
      INIT_0A => X"000000888f88800000000006cfc60000000008c66666c80000000c8000008c00",
      INIT_0B => X"0000000008c631000000088000000000000000000f0000000000088800000000",
      INIT_0C => X"00000e333e333e0000000f308c633e0000000fcccccccc0000000e333bf73e00",
      INIT_0D => X"000008888c633f0000000e333e000c0000000e333e000f0000000f66f66ee600",
      INIT_0E => X"0000008800088000000000880008800000000c633f333e0000000e333e333e00",
      INIT_0F => X"00000cc0cc633e0000000008c6c800000000000e00e00000000006c80008c600",
      INIT_10 => X"00000e3100013e0000000e333e333e0000000333f336c80000000e0efff33e00",
      INIT_11 => X"00000d33f0013e00000008004c413f0000000f314c413f0000000c6333336c00",
      INIT_12 => X"000003366c66330000000c6666666f0000000c8888888c00000003333f333300",
      INIT_13 => X"00000c6333336c00000003337ffb33000000033333bf730000000f3100000800",
      INIT_14 => X"00000e336c033e00000003336e333e00000076efb3333e00000008000e333e00",
      INIT_15 => X"0000066fbb333300000008c63333330000000e333333330000000c888889bf00",
      INIT_16 => X"00000c0000000c0000000f3108c63f0000000c888c63330000000336c8c63300",
      INIT_17 => X"000f00000000000000000000000036c800000ccccccccc0000000137ec800000",
      INIT_18 => X"00000e3003e0000000000e3336c0000000000b66e6c000000000000000000c88",
      INIT_19 => X"000c66e666b00000000008000c026c0000000e30f3e0000000000b6666e66e00",
      INIT_1A => X"00000336c6300000000c666666e0660000000eccccc0cc00000003333b600000",
      INIT_1B => X"00000e3333e000000000033333e0000000000bbbbf60000000000ecccccccc00",
      INIT_1C => X"00000e3e83e00000000008003be00000000f66e666b00000000800e333e00000",
      INIT_1D => X"000006fbb3300000000008c63330000000000b666660000000000eb888e88800",
      INIT_1E => X"00000e8880888e0000000f38c6f00000000c63f3333000000000036cc6300000",
      INIT_1F => X"000000f336c80000000000000000eb00000000888e8880000000088880888800",
      INIT_20 => X"00000b66e6c06c8000000e30f3e08c6000000b6666606600000e36e310013e00",
      INIT_21 => X"0000c6cc606c000000000b66e6c0c6c000000b66e6c0c80000000b66e6c06600",
      INIT_22 => X"00000c888880660000000e30f3e0c80000000e30f3e0660000000e30f3e06c80",
      INIT_23 => X"0000033f336c0c6c0000033f336c833000000c888880800000000c8888806c80",
      INIT_24 => X"00000e3333e06c80000007666f666f00000007c8ebbe000000000f30e03f008c",
      INIT_25 => X"00000b666660c80000000b6666606c8000000e3333e0c80000000e3333e03300",
      INIT_26 => X"0000088e3003e88000000e333333033000000c633336c330000c63f333303300",
      INIT_27 => X"000088888e888be000000366f62c66c00000088f8f8c630000000e30008026c0",
      INIT_28 => X"00000b66666008c000000e3333e008c000000c88888008c000000b66e6c008c0",
      INIT_29 => X"000000000c08cc80000000000e0eccc000000337ffb330eb0000033333e0eb00",
      INIT_2A => X"000fc63e08c63000000000333f000000000000000f00000000000e3308808800",
      INIT_2B => X"0000000c6b6c00000000000b6c6b0000000008ccc880880000033ff738c63000",
      INIT_2C => X"0088888888888888007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00666666e0000000006666666666666600888888888888880088888888888888",
      INIT_2E => X"0066666666e00000006666666666666600666666666666660088888888800000",
      INIT_2F => X"0088888880000000000000008888888800000000e666666600000000e6666666",
      INIT_30 => X"00888888f888888800888888f000000000000000f888888800000000f8888888",
      INIT_31 => X"006666667666666600888888f8f8888800888888f888888800000000f0000000",
      INIT_32 => X"0066666670f0000000000000f07666660066666670f0000000000000f0766666",
      INIT_33 => X"00000000f0f88888006666667076666600000000f0f000000066666670766666",
      INIT_34 => X"00000000f666666600666666f000000000888888f0f0000000000000f6666666",
      INIT_35 => X"00666666f666666600666666f000000000888888f8f0000000000000f8f88888",
      INIT_36 => X"00ffffffffffffff00888888f0000000000000008888888800888888f8f88888",
      INIT_37 => X"000000000fffffff00ffffffffffffff000000000000000000fffffff0000000",
      INIT_38 => X"00000666666f00000000000000033f00000000e33e3e000000000becceb00000",
      INIT_39 => X"00000ccccceb00000000000e33330000000008ccccf0000000000f308c803f00",
      INIT_3A => X"00000c666ec80e000000076663336c0000000c633f336c0000000e8c666c8e00",
      INIT_3B => X"000003333333e00000000c000c000c000000000e3bbe63000000000ebbe00000",
      INIT_3C => X"00000e0c80008c0000000e008c6c800000000f0888f88800000000f00f00f000",
      INIT_3D => X"0000000eb0eb0000000008800f008800000000888888888800888888888bbe00",
      INIT_3E => X"00000cccccccccf000000000800000000000000088000000000000000008cc80",
      INIT_3F => X"0000000000000000000000eeeeee00000000000008800800000000000ccccc80",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y6"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank2font10s_B6_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank2font10s_B6_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank2font10s_B6_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank2font10s_B6_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank2font10s_B6_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank2font10s_B6_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank2font10s_B6_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank2font10s_B6_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank2font10s_B6_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank2font10s_B6_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank2font10s_B6_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank2font10s_B6_ADDR(0),
      DI(3) => tank2font10s_B6_DIA3,
      DI(2) => tank2font10s_B6_DIA2,
      DI(1) => tank2font10s_B6_DIA1,
      DI(0) => tank2font10s_B6_DIA0,
      DO(3) => sig_tank210sM(4),
      DO(2) => sig_tank210sM(5),
      DO(1) => sig_tank210sM(6),
      DO(0) => sig_tank210sM(7)
    );
  tank1font1s_B6 : X_RAMB16_S4
    generic map(
      INIT_00 => X"000008ceffff600000000ef73ffbfe0000000e19d1151e000000000000000000",
      INIT_01 => X"00000008cc80000000000c88effec80000000c88777cc8000000008cefec8000",
      INIT_02 => X"00000c666c9d7f0000ffff39dd93ffff000000c6226c000000fffff7337fffff",
      INIT_03 => X"0000088bc7cb880000000677333f3f0000000000000f3f000000088e8c666c00",
      INIT_04 => X"0000033033333300000008ce888ec80000000137fff7310000000000cfc00000",
      INIT_05 => X"0000e8ce888ec80000000fff00000000000e36c6336c03e000000bbbbbbbbf00",
      INIT_06 => X"000000080f0800000000000c6f6c0000000008ce8888880000000888888ec800",
      INIT_07 => X"0000008cceeff000000000ffeecc8000000000046f6400000000000f00000000",
      INIT_08 => X"0000066f666f660000000000000233300000088088ccc8000000000000000000",
      INIT_09 => X"000000000000000000000b66ebc66c0000000338c6310000000cce333e013ecc",
      INIT_0A => X"000000888f88800000000006cfc60000000008c66666c80000000c8000008c00",
      INIT_0B => X"0000000008c631000000088000000000000000000f0000000000088800000000",
      INIT_0C => X"00000e333e333e0000000f308c633e0000000fcccccccc0000000e333bf73e00",
      INIT_0D => X"000008888c633f0000000e333e000c0000000e333e000f0000000f66f66ee600",
      INIT_0E => X"0000008800088000000000880008800000000c633f333e0000000e333e333e00",
      INIT_0F => X"00000cc0cc633e0000000008c6c800000000000e00e00000000006c80008c600",
      INIT_10 => X"00000e3100013e0000000e333e333e0000000333f336c80000000e0efff33e00",
      INIT_11 => X"00000d33f0013e00000008004c413f0000000f314c413f0000000c6333336c00",
      INIT_12 => X"000003366c66330000000c6666666f0000000c8888888c00000003333f333300",
      INIT_13 => X"00000c6333336c00000003337ffb33000000033333bf730000000f3100000800",
      INIT_14 => X"00000e336c033e00000003336e333e00000076efb3333e00000008000e333e00",
      INIT_15 => X"0000066fbb333300000008c63333330000000e333333330000000c888889bf00",
      INIT_16 => X"00000c0000000c0000000f3108c63f0000000c888c63330000000336c8c63300",
      INIT_17 => X"000f00000000000000000000000036c800000ccccccccc0000000137ec800000",
      INIT_18 => X"00000e3003e0000000000e3336c0000000000b66e6c000000000000000000c88",
      INIT_19 => X"000c66e666b00000000008000c026c0000000e30f3e0000000000b6666e66e00",
      INIT_1A => X"00000336c6300000000c666666e0660000000eccccc0cc00000003333b600000",
      INIT_1B => X"00000e3333e000000000033333e0000000000bbbbf60000000000ecccccccc00",
      INIT_1C => X"00000e3e83e00000000008003be00000000f66e666b00000000800e333e00000",
      INIT_1D => X"000006fbb3300000000008c63330000000000b666660000000000eb888e88800",
      INIT_1E => X"00000e8880888e0000000f38c6f00000000c63f3333000000000036cc6300000",
      INIT_1F => X"000000f336c80000000000000000eb00000000888e8880000000088880888800",
      INIT_20 => X"00000b66e6c06c8000000e30f3e08c6000000b6666606600000e36e310013e00",
      INIT_21 => X"0000c6cc606c000000000b66e6c0c6c000000b66e6c0c80000000b66e6c06600",
      INIT_22 => X"00000c888880660000000e30f3e0c80000000e30f3e0660000000e30f3e06c80",
      INIT_23 => X"0000033f336c0c6c0000033f336c833000000c888880800000000c8888806c80",
      INIT_24 => X"00000e3333e06c80000007666f666f00000007c8ebbe000000000f30e03f008c",
      INIT_25 => X"00000b666660c80000000b6666606c8000000e3333e0c80000000e3333e03300",
      INIT_26 => X"0000088e3003e88000000e333333033000000c633336c330000c63f333303300",
      INIT_27 => X"000088888e888be000000366f62c66c00000088f8f8c630000000e30008026c0",
      INIT_28 => X"00000b66666008c000000e3333e008c000000c88888008c000000b66e6c008c0",
      INIT_29 => X"000000000c08cc80000000000e0eccc000000337ffb330eb0000033333e0eb00",
      INIT_2A => X"000fc63e08c63000000000333f000000000000000f00000000000e3308808800",
      INIT_2B => X"0000000c6b6c00000000000b6c6b0000000008ccc880880000033ff738c63000",
      INIT_2C => X"0088888888888888007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00666666e0000000006666666666666600888888888888880088888888888888",
      INIT_2E => X"0066666666e00000006666666666666600666666666666660088888888800000",
      INIT_2F => X"0088888880000000000000008888888800000000e666666600000000e6666666",
      INIT_30 => X"00888888f888888800888888f000000000000000f888888800000000f8888888",
      INIT_31 => X"006666667666666600888888f8f8888800888888f888888800000000f0000000",
      INIT_32 => X"0066666670f0000000000000f07666660066666670f0000000000000f0766666",
      INIT_33 => X"00000000f0f88888006666667076666600000000f0f000000066666670766666",
      INIT_34 => X"00000000f666666600666666f000000000888888f0f0000000000000f6666666",
      INIT_35 => X"00666666f666666600666666f000000000888888f8f0000000000000f8f88888",
      INIT_36 => X"00ffffffffffffff00888888f0000000000000008888888800888888f8f88888",
      INIT_37 => X"000000000fffffff00ffffffffffffff000000000000000000fffffff0000000",
      INIT_38 => X"00000666666f00000000000000033f00000000e33e3e000000000becceb00000",
      INIT_39 => X"00000ccccceb00000000000e33330000000008ccccf0000000000f308c803f00",
      INIT_3A => X"00000c666ec80e000000076663336c0000000c633f336c0000000e8c666c8e00",
      INIT_3B => X"000003333333e00000000c000c000c000000000e3bbe63000000000ebbe00000",
      INIT_3C => X"00000e0c80008c0000000e008c6c800000000f0888f88800000000f00f00f000",
      INIT_3D => X"0000000eb0eb0000000008800f008800000000888888888800888888888bbe00",
      INIT_3E => X"00000cccccccccf000000000800000000000000088000000000000000008cc80",
      INIT_3F => X"0000000000000000000000eeeeee00000000000008800800000000000ccccc80",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y3"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank1font1s_B6_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank1font1s_B6_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank1font1s_B6_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank1font1s_B6_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank1font1s_B6_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank1font1s_B6_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank1font1s_B6_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank1font1s_B6_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank1font1s_B6_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank1font1s_B6_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank1font1s_B6_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank1font1s_B6_ADDR(0),
      DI(3) => tank1font1s_B6_DIA3,
      DI(2) => tank1font1s_B6_DIA2,
      DI(1) => tank1font1s_B6_DIA1,
      DI(0) => tank1font1s_B6_DIA0,
      DO(3) => sig_tank11sM(4),
      DO(2) => sig_tank11sM(5),
      DO(1) => sig_tank11sM(6),
      DO(0) => sig_tank11sM(7)
    );
  tank2font1s_B10 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000001377773000000007fecffdf70000000789b88a87000000000000000000",
      INIT_01 => X"0000000133100000000003117ff7310000000311eee331000000000137310000",
      INIT_02 => X"000003666310000000ffffc9bb9cffff000000364463000000fffffeccefffff",
      INIT_03 => X"0000011d3e3d11000000cee66667670000000ef7333333000000011713666300",
      INIT_04 => X"0000033033333300000001371117310000000000171000000000046777776400",
      INIT_05 => X"0000713711173100000007770000000000036013663136300000011117ddd700",
      INIT_06 => X"0000000137310000000000000700000000000137111111000000011111173100",
      INIT_07 => X"00000001133770000000007733110000000000026f6200000000000766600000",
      INIT_08 => X"0000033733373300000000000002666000000110113331000000000000000000",
      INIT_09 => X"0000000000063330000003666313310000000631006600000000036403666300",
      INIT_0A => X"000000111f111000000000063f36000000000100000001000000001333331000",
      INIT_0B => X"00000046310000000000011000000000000000000f0000000000311100000000",
      INIT_0C => X"0000036001006300000007631000630000000300000310000000036677666300",
      INIT_0D => X"0000011110006700000003666766310000000360076667000000000076310000",
      INIT_0E => X"0000031100011000000000110001100000000300036663000000036663666300",
      INIT_0F => X"0000000000066300000006310001360000000007007000000000000136310000",
      INIT_10 => X"0000013666663100000007333333370000000666766310000000036666666300",
      INIT_11 => X"0000013666663100000007333333370000000733333337000000073333333700",
      INIT_12 => X"0000073333333700000003660000000000000311111113000000066667666600",
      INIT_13 => X"0000013666663100000006666677760000000cccccdfec000000073333333700",
      INIT_14 => X"0000036601366300000007333333370000000036666663000000073333333700",
      INIT_15 => X"0000066fddcccc0000000136cccccc000000036666666600000003111119df00",
      INIT_16 => X"000003333333330000000fc63108cf0000000311136ccc0000000cc63136cc00",
      INIT_17 => X"000f000000000000000000000000631000000300000003000000000001376400",
      INIT_18 => X"0000036666300000000006333333370000000366303000000000000000000011",
      INIT_19 => X"0003603666300000000007333733310000000366763000000000036663100000",
      INIT_1A => X"0000073333333700000366000000000000000100001000000000073333333700",
      INIT_1B => X"0000036666300000000003333360000000000ddddfe000000000010000000100",
      INIT_1C => X"0000036036300000000007333360000000000036663000000007333333600000",
      INIT_1D => X"000006fddcc0000000000136ccc0000000000366666000000000001111711000",
      INIT_1E => X"0000001117111000000007310670000000030036666000000000063113600000",
      INIT_1F => X"0000007663100000000000000000630000000711101117000000011110111100",
      INIT_20 => X"0000036630303100000003667630100000000366666066000003001366663100",
      INIT_21 => X"0000300366630000000003663030131000000366303001300000036630306600",
      INIT_22 => X"0000031111306600000003667630013000000366763066000000036676303100",
      INIT_23 => X"0000066766310131000006676631066000000311113013600000031111306310",
      INIT_24 => X"00000366663031000000066667663100000007dd713600000000073333370310",
      INIT_25 => X"0000036666600130000003666660631000000366663001300000036666306600",
      INIT_26 => X"00000117cccc7110000003666666066000000136666316600003003666606600",
      INIT_27 => X"0007d1111711110000000f66666766f00000011f1f136c000000077333733310",
      INIT_28 => X"0000036666603100000003666630310000000311113031000000036630303100",
      INIT_29 => X"0000000007036630000000000703663000000666677760630000033333606300",
      INIT_2A => X"000100c631666e60000000000700000000000066670000000000036631101100",
      INIT_2B => X"000000063136000000000001363100000000013331101100000001c631666e60",
      INIT_2C => X"0011111111111111007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00333333f000000000333333f333333300111111f1f1111100111111f1111111",
      INIT_2E => X"00333333f0f00000003333333333333300333333f0f3333300111111f1f00000",
      INIT_2F => X"00111111f000000000000000f1f1111100000000f333333300000000f0f33333",
      INIT_30 => X"001111111111111100111111f000000000000000f11111110000000011111111",
      INIT_31 => X"0033333333333333001111111111111100111111f111111100000000f0000000",
      INIT_32 => X"00333333f0f0000000000000f0f3333300333333333000000000000033333333",
      INIT_33 => X"00000000f0f1111100333333f0f3333300000000f0f000000033333333333333",
      INIT_34 => X"000000003333333300333333f000000000111111f0f0000000000000f3333333",
      INIT_35 => X"00333333f3333333003333333000000000111111111000000000000011111111",
      INIT_36 => X"00ffffffffffffff001111111000000000000000f111111100111111f1f11111",
      INIT_37 => X"000000000fffffff000000000000000000ffffffffffffff00fffffff0000000",
      INIT_38 => X"0000033333370000000006666666670000026676676300000000036666300000",
      INIT_39 => X"0000000000630000000063333333000000000366663000000000076310136700",
      INIT_3A => X"0000036663013100000007333666310000000136676631000000071366631700",
      INIT_3B => X"0000066666663000000001366766310000000c67fdd7000000000007dd700000",
      INIT_3C => X"0000070013631000000007031000130000000f0111f111000000007007007000",
      INIT_3D => X"0000000630630000000001100f001100000007dd111111110011111111111000",
      INIT_3E => X"00000136e0000000000000001000000000000000110000000000000000036630",
      INIT_3F => X"00000000000000000000003333330000000000000fc63d7000000000066666d0",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y7"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank2font1s_B10_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank2font1s_B10_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank2font1s_B10_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank2font1s_B10_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank2font1s_B10_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank2font1s_B10_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank2font1s_B10_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank2font1s_B10_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank2font1s_B10_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank2font1s_B10_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank2font1s_B10_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank2font1s_B10_ADDR(0),
      DI(3) => tank2font1s_B10_DIA3,
      DI(2) => tank2font1s_B10_DIA2,
      DI(1) => tank2font1s_B10_DIA1,
      DI(0) => tank2font1s_B10_DIA0,
      DO(3) => sig_tank21sM(0),
      DO(2) => sig_tank21sM(1),
      DO(1) => sig_tank21sM(2),
      DO(0) => sig_tank21sM(3)
    );
  tank2font1s_B6 : X_RAMB16_S4
    generic map(
      INIT_00 => X"000008ceffff600000000ef73ffbfe0000000e19d1151e000000000000000000",
      INIT_01 => X"00000008cc80000000000c88effec80000000c88777cc8000000008cefec8000",
      INIT_02 => X"00000c666c9d7f0000ffff39dd93ffff000000c6226c000000fffff7337fffff",
      INIT_03 => X"0000088bc7cb880000000677333f3f0000000000000f3f000000088e8c666c00",
      INIT_04 => X"0000033033333300000008ce888ec80000000137fff7310000000000cfc00000",
      INIT_05 => X"0000e8ce888ec80000000fff00000000000e36c6336c03e000000bbbbbbbbf00",
      INIT_06 => X"000000080f0800000000000c6f6c0000000008ce8888880000000888888ec800",
      INIT_07 => X"0000008cceeff000000000ffeecc8000000000046f6400000000000f00000000",
      INIT_08 => X"0000066f666f660000000000000233300000088088ccc8000000000000000000",
      INIT_09 => X"000000000000000000000b66ebc66c0000000338c6310000000cce333e013ecc",
      INIT_0A => X"000000888f88800000000006cfc60000000008c66666c80000000c8000008c00",
      INIT_0B => X"0000000008c631000000088000000000000000000f0000000000088800000000",
      INIT_0C => X"00000e333e333e0000000f308c633e0000000fcccccccc0000000e333bf73e00",
      INIT_0D => X"000008888c633f0000000e333e000c0000000e333e000f0000000f66f66ee600",
      INIT_0E => X"0000008800088000000000880008800000000c633f333e0000000e333e333e00",
      INIT_0F => X"00000cc0cc633e0000000008c6c800000000000e00e00000000006c80008c600",
      INIT_10 => X"00000e3100013e0000000e333e333e0000000333f336c80000000e0efff33e00",
      INIT_11 => X"00000d33f0013e00000008004c413f0000000f314c413f0000000c6333336c00",
      INIT_12 => X"000003366c66330000000c6666666f0000000c8888888c00000003333f333300",
      INIT_13 => X"00000c6333336c00000003337ffb33000000033333bf730000000f3100000800",
      INIT_14 => X"00000e336c033e00000003336e333e00000076efb3333e00000008000e333e00",
      INIT_15 => X"0000066fbb333300000008c63333330000000e333333330000000c888889bf00",
      INIT_16 => X"00000c0000000c0000000f3108c63f0000000c888c63330000000336c8c63300",
      INIT_17 => X"000f00000000000000000000000036c800000ccccccccc0000000137ec800000",
      INIT_18 => X"00000e3003e0000000000e3336c0000000000b66e6c000000000000000000c88",
      INIT_19 => X"000c66e666b00000000008000c026c0000000e30f3e0000000000b6666e66e00",
      INIT_1A => X"00000336c6300000000c666666e0660000000eccccc0cc00000003333b600000",
      INIT_1B => X"00000e3333e000000000033333e0000000000bbbbf60000000000ecccccccc00",
      INIT_1C => X"00000e3e83e00000000008003be00000000f66e666b00000000800e333e00000",
      INIT_1D => X"000006fbb3300000000008c63330000000000b666660000000000eb888e88800",
      INIT_1E => X"00000e8880888e0000000f38c6f00000000c63f3333000000000036cc6300000",
      INIT_1F => X"000000f336c80000000000000000eb00000000888e8880000000088880888800",
      INIT_20 => X"00000b66e6c06c8000000e30f3e08c6000000b6666606600000e36e310013e00",
      INIT_21 => X"0000c6cc606c000000000b66e6c0c6c000000b66e6c0c80000000b66e6c06600",
      INIT_22 => X"00000c888880660000000e30f3e0c80000000e30f3e0660000000e30f3e06c80",
      INIT_23 => X"0000033f336c0c6c0000033f336c833000000c888880800000000c8888806c80",
      INIT_24 => X"00000e3333e06c80000007666f666f00000007c8ebbe000000000f30e03f008c",
      INIT_25 => X"00000b666660c80000000b6666606c8000000e3333e0c80000000e3333e03300",
      INIT_26 => X"0000088e3003e88000000e333333033000000c633336c330000c63f333303300",
      INIT_27 => X"000088888e888be000000366f62c66c00000088f8f8c630000000e30008026c0",
      INIT_28 => X"00000b66666008c000000e3333e008c000000c88888008c000000b66e6c008c0",
      INIT_29 => X"000000000c08cc80000000000e0eccc000000337ffb330eb0000033333e0eb00",
      INIT_2A => X"000fc63e08c63000000000333f000000000000000f00000000000e3308808800",
      INIT_2B => X"0000000c6b6c00000000000b6c6b0000000008ccc880880000033ff738c63000",
      INIT_2C => X"0088888888888888007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00666666e0000000006666666666666600888888888888880088888888888888",
      INIT_2E => X"0066666666e00000006666666666666600666666666666660088888888800000",
      INIT_2F => X"0088888880000000000000008888888800000000e666666600000000e6666666",
      INIT_30 => X"00888888f888888800888888f000000000000000f888888800000000f8888888",
      INIT_31 => X"006666667666666600888888f8f8888800888888f888888800000000f0000000",
      INIT_32 => X"0066666670f0000000000000f07666660066666670f0000000000000f0766666",
      INIT_33 => X"00000000f0f88888006666667076666600000000f0f000000066666670766666",
      INIT_34 => X"00000000f666666600666666f000000000888888f0f0000000000000f6666666",
      INIT_35 => X"00666666f666666600666666f000000000888888f8f0000000000000f8f88888",
      INIT_36 => X"00ffffffffffffff00888888f0000000000000008888888800888888f8f88888",
      INIT_37 => X"000000000fffffff00ffffffffffffff000000000000000000fffffff0000000",
      INIT_38 => X"00000666666f00000000000000033f00000000e33e3e000000000becceb00000",
      INIT_39 => X"00000ccccceb00000000000e33330000000008ccccf0000000000f308c803f00",
      INIT_3A => X"00000c666ec80e000000076663336c0000000c633f336c0000000e8c666c8e00",
      INIT_3B => X"000003333333e00000000c000c000c000000000e3bbe63000000000ebbe00000",
      INIT_3C => X"00000e0c80008c0000000e008c6c800000000f0888f88800000000f00f00f000",
      INIT_3D => X"0000000eb0eb0000000008800f008800000000888888888800888888888bbe00",
      INIT_3E => X"00000cccccccccf000000000800000000000000088000000000000000008cc80",
      INIT_3F => X"0000000000000000000000eeeeee00000000000008800800000000000ccccc80",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y8"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank2font1s_B6_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank2font1s_B6_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank2font1s_B6_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank2font1s_B6_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank2font1s_B6_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank2font1s_B6_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank2font1s_B6_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank2font1s_B6_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank2font1s_B6_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank2font1s_B6_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank2font1s_B6_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank2font1s_B6_ADDR(0),
      DI(3) => tank2font1s_B6_DIA3,
      DI(2) => tank2font1s_B6_DIA2,
      DI(1) => tank2font1s_B6_DIA1,
      DI(0) => tank2font1s_B6_DIA0,
      DO(3) => sig_tank21sM(4),
      DO(2) => sig_tank21sM(5),
      DO(1) => sig_tank21sM(6),
      DO(0) => sig_tank21sM(7)
    );
  x7_Mmux_digit_31 : X_LUT4
    generic map(
      INIT => X"CC0F",
      LOC => "SLICE_X54Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1_angle_calc_5_0,
      ADR2 => U3_RMht1(1),
      ADR3 => x7_clkdiv(18),
      O => x7_Mmux_digit_31_20659
    );
  x7_digit_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_1_F5MUX_20661,
      O => x7_digit(1)
    );
  x7_digit_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y68"
    )
    port map (
      IA => x7_Mmux_digit_41_20651,
      IB => x7_Mmux_digit_31_20659,
      SEL => x7_digit_1_BXINV_20653,
      O => x7_digit_1_F5MUX_20661
    );
  x7_digit_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_1_BXINV_20653
    );
  x7_Mmux_digit_41 : X_LUT4
    generic map(
      INIT => X"F055",
      LOC => "SLICE_X54Y68"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => VCC,
      ADR2 => sig_tank2_angle_calc_5_0,
      ADR3 => x7_clkdiv(18),
      O => x7_Mmux_digit_41_20651
    );
  x7_Mmux_digit_2_f5_1_G : X_LUT4
    generic map(
      INIT => X"003C",
      LOC => "SLICE_X64Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMht1(1),
      ADR3 => x7_clkdiv(18),
      O => N527
    );
  x7_digit_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_2_F5MUX_20686,
      O => x7_digit(2)
    );
  x7_digit_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y69"
    )
    port map (
      IA => N526,
      IB => N527,
      SEL => x7_digit_2_BXINV_20678,
      O => x7_digit_2_F5MUX_20686
    );
  x7_digit_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_2_BXINV_20678
    );
  x7_Mmux_digit_2_f5_1_F : X_LUT4
    generic map(
      INIT => X"050A",
      LOC => "SLICE_X64Y69"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => VCC,
      ADR2 => x7_clkdiv(18),
      ADR3 => U3_RMht2(2),
      O => N526
    );
  x7_Mmux_digit_2_f5_2_G : X_LUT4
    generic map(
      INIT => X"1450",
      LOC => "SLICE_X55Y69"
    )
    port map (
      ADR0 => x7_clkdiv(18),
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMht1(3),
      ADR3 => U3_RMht1(1),
      O => N529
    );
  x7_digit_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_3_F5MUX_20711,
      O => x7_digit(3)
    );
  x7_digit_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y69"
    )
    port map (
      IA => N528,
      IB => N529,
      SEL => x7_digit_3_BXINV_20704,
      O => x7_digit_3_F5MUX_20711
    );
  x7_digit_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_3_BXINV_20704
    );
  x7_Mmux_digit_2_f5_2_F : X_LUT4
    generic map(
      INIT => X"1444",
      LOC => "SLICE_X55Y69"
    )
    port map (
      ADR0 => x7_clkdiv(18),
      ADR1 => U3_RMht2(3),
      ADR2 => U3_RMht2(2),
      ADR3 => U3_RMht2(1),
      O => N528
    );
  U3_spriteonB4_and000091 : X_LUT4
    generic map(
      INIT => X"8880",
      LOC => "SLICE_X43Y35"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => U3_spriteonB4_and000091_20734
    );
  U3_spriteonB4_and00009_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y35"
    )
    port map (
      IA => U3_spriteonB4_and00009_G,
      IB => U3_spriteonB4_and000091_20734,
      SEL => U3_spriteonB4_and00009_BXINV_20729,
      O => U3_spriteonB4_and00009_F5MUX_20736
    );
  U3_spriteonB4_and00009_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_spriteonB4_and00009_BXINV_20729
    );
  selector_red_1_111 : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X24Y27"
    )
    port map (
      ADR0 => U3_N87_0,
      ADR1 => U3_spriteonB1,
      ADR2 => N372_0,
      ADR3 => VCC,
      O => selector_red_1_111_20759
    );
  selector_red_1_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_1_11_F5MUX_20761,
      O => selector_red_1_11
    );
  selector_red_1_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y27"
    )
    port map (
      IA => selector_red_1_112_20751,
      IB => selector_red_1_111_20759,
      SEL => selector_red_1_11_BXINV_20753,
      O => selector_red_1_11_F5MUX_20761
    );
  selector_red_1_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5_0,
      O => selector_red_1_11_BXINV_20753
    );
  selector_red_1_112 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X24Y27"
    )
    port map (
      ADR0 => U3_N50_0,
      ADR1 => U3_spriteonB1,
      ADR2 => N372_0,
      ADR3 => U3_N87_0,
      O => selector_red_1_112_20751
    );
  M1_4_SW11 : X_LUT4
    generic map(
      INIT => X"77F0",
      LOC => "SLICE_X56Y89"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_4_bdd0_0,
      ADR3 => rom1_addr_4_Q,
      O => M1_4_SW1
    );
  N76_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => N76_F5MUX_20786,
      O => N76
    );
  N76_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X56Y89"
    )
    port map (
      IA => M1_4_SW11_20777,
      IB => M1_4_SW1,
      SEL => N76_BXINV_20779,
      O => N76_F5MUX_20786
    );
  N76_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N76_BXINV_20779
    );
  M1_4_SW12 : X_LUT4
    generic map(
      INIT => X"22F0",
      LOC => "SLICE_X56Y89"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_4_bdd0_0,
      ADR3 => rom1_addr_4_Q,
      O => M1_4_SW11_20777
    );
  U3_Mmux_M2a_mux0000_8_SW01 : X_LUT4
    generic map(
      INIT => X"987D",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(3),
      O => U3_Mmux_M2a_mux0000_8_SW0
    );
  N464_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => N464_F5MUX_20813,
      O => N464
    );
  N464_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      IA => N444,
      IB => U3_Mmux_M2a_mux0000_8_SW0,
      SEL => N464_BXINV_20806,
      O => N464_F5MUX_20813
    );
  N464_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(0),
      O => N464_BXINV_20806
    );
  N464_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => N444,
      O => N444_0
    );
  M2a_24_69_SW0 : X_LUT4
    generic map(
      INIT => X"986F",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(3),
      O => N444
    );
  U3_Mmux_M1_mux0000_9_SW0_G : X_LUT4
    generic map(
      INIT => X"5F5F",
      LOC => "SLICE_X65Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => VCC,
      O => N617
    );
  N320_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => N320_F5MUX_20838,
      O => N320
    );
  N320_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y88"
    )
    port map (
      IA => N616,
      IB => N617,
      SEL => N320_BXINV_20829,
      O => N320_F5MUX_20838
    );
  N320_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N320_BXINV_20829
    );
  U3_Mmux_M1_mux0000_9_SW0_F : X_LUT4
    generic map(
      INIT => X"DD20",
      LOC => "SLICE_X65Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => U3_rom_pix1(0),
      ADR3 => sig_tank1rom10s(0),
      O => N616
    );
  U3_Mmux_M1_mux0000_73_SW0_G : X_LUT4
    generic map(
      INIT => X"50BE",
      LOC => "SLICE_X59Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => U3_rom_pix1(0),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N587
    );
  N378_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => N378_F5MUX_20863,
      O => N378
    );
  N378_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X59Y91"
    )
    port map (
      IA => N586,
      IB => N587,
      SEL => N378_BXINV_20856,
      O => N378_F5MUX_20863
    );
  N378_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => N378_BXINV_20856
    );
  U3_Mmux_M1_mux0000_73_SW0_F : X_LUT4
    generic map(
      INIT => X"AFBA",
      LOC => "SLICE_X59Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => U3_rom_pix1(0),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N586
    );
  U3_Mmux_M1_mux0000_83_SW0_G : X_LUT4
    generic map(
      INIT => X"6745",
      LOC => "SLICE_X60Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => U3_rom_pix1(0),
      ADR3 => sig_tank1rom10s(0),
      O => N647
    );
  N236_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => N236_F5MUX_20888,
      O => N236
    );
  N236_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X60Y91"
    )
    port map (
      IA => N646,
      IB => N647,
      SEL => N236_BXINV_20881,
      O => N236_F5MUX_20888
    );
  N236_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => N236_BXINV_20881
    );
  U3_Mmux_M1_mux0000_83_SW0_F : X_LUT4
    generic map(
      INIT => X"54CE",
      LOC => "SLICE_X60Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => U3_rom_pix1(0),
      ADR3 => sig_tank1rom10s(0),
      O => N646
    );
  U3_Mmux_M1_mux0000_85_SW0_F : X_LUT4
    generic map(
      INIT => X"2DDF",
      LOC => "SLICE_X64Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N662
    );
  U3_Mmux_M1_mux0000_85_SW0_G : X_LUT4
    generic map(
      INIT => X"54CE",
      LOC => "SLICE_X64Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => U3_rom_pix1(0),
      ADR3 => sig_tank1rom10s(0),
      O => N663
    );
  N322_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => N322_F5MUX_20913,
      O => N322
    );
  N322_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y90"
    )
    port map (
      IA => N662,
      IB => N663,
      SEL => N322_BXINV_20906,
      O => N322_F5MUX_20913
    );
  N322_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => N322_BXINV_20906
    );
  U3_spriteonB2_and000041_SW0_F : X_LUT4
    generic map(
      INIT => X"EFFF",
      LOC => "SLICE_X42Y33"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(9),
      ADR3 => U3_spriteonB1_cmp_lt0000212_0,
      O => N524
    );
  U3_spriteonB2_and000041_SW0_G : X_LUT4
    generic map(
      INIT => X"F1F1",
      LOC => "SLICE_X42Y33"
    )
    port map (
      ADR0 => U3_spriteonB2_and00005_0,
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(9),
      ADR3 => VCC,
      O => N525
    );
  N326_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N326_F5MUX_20938,
      O => N326
    );
  N326_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y33"
    )
    port map (
      IA => N524,
      IB => N525,
      SEL => N326_BXINV_20930,
      O => N326_F5MUX_20938
    );
  N326_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => N326_BXINV_20930
    );
  M1a_26_131_G : X_LUT4
    generic map(
      INIT => X"2B22",
      LOC => "SLICE_X65Y70"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N559
    );
  M1a_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_26_F5MUX_20963,
      O => M1a_26_Q
    );
  M1a_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y70"
    )
    port map (
      IA => N558,
      IB => N559,
      SEL => M1a_26_BXINV_20956,
      O => M1a_26_F5MUX_20963
    );
  M1a_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1a_26_BXINV_20956
    );
  M1a_26_131_F : X_LUT4
    generic map(
      INIT => X"FF22",
      LOC => "SLICE_X65Y70"
    )
    port map (
      ADR0 => M1_26_bdd0,
      ADR1 => M2a_4_761,
      ADR2 => VCC,
      ADR3 => N354_0,
      O => N558
    );
  M1a_27_152_G : X_LUT4
    generic map(
      INIT => X"4F01",
      LOC => "SLICE_X67Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M2a_4_761,
      O => N635
    );
  M1a_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_27_F5MUX_20988,
      O => M1a_27_Q
    );
  M1a_27_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y77"
    )
    port map (
      IA => N634,
      IB => N635,
      SEL => M1a_27_BXINV_20981,
      O => M1a_27_F5MUX_20988
    );
  M1a_27_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1a_27_BXINV_20981
    );
  M1a_27_152_F : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X67Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => N424_0,
      ADR2 => M1_27_bdd0_0,
      ADR3 => M2a_4_761,
      O => N634
    );
  N316_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => N316_F5MUX_21013,
      O => N316
    );
  N316_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y61"
    )
    port map (
      IA => N590,
      IB => N591,
      SEL => N316_BXINV_21006,
      O => N316_F5MUX_21013
    );
  N316_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => N316_BXINV_21006
    );
  N246_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N246_F5MUX_21038,
      O => N246
    );
  N246_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y56"
    )
    port map (
      IA => N624,
      IB => N625,
      SEL => N246_BXINV_21029,
      O => N246_F5MUX_21038
    );
  N246_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N246_BXINV_21029
    );
  N376_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => N376_F5MUX_21063,
      O => N376
    );
  N376_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y57"
    )
    port map (
      IA => N650,
      IB => N651,
      SEL => N376_BXINV_21056,
      O => N376_F5MUX_21063
    );
  N376_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => N376_BXINV_21056
    );
  N318_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => N318_F5MUX_21088,
      O => N318
    );
  N318_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y61"
    )
    port map (
      IA => N642,
      IB => N643,
      SEL => N318_BXINV_21080,
      O => N318_F5MUX_21088
    );
  N318_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N318_BXINV_21080
    );
  M1a_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_11_F5MUX_21113,
      O => M1a_11_Q
    );
  M1a_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y54"
    )
    port map (
      IA => N674,
      IB => N675,
      SEL => M1a_11_BXINV_21105,
      O => M1a_11_F5MUX_21113
    );
  M1a_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1a_11_BXINV_21105
    );
  blue_1_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y29"
    )
    port map (
      IA => N490,
      IB => N491,
      SEL => blue_1_OBUF_BXINV_21131,
      O => blue_1_OBUF_F5MUX_21138
    );
  blue_1_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_8949,
      O => blue_1_OBUF_BXINV_21131
    );
  M2a_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_22_F5MUX_21163,
      O => M2a_22_Q
    );
  M2a_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y51"
    )
    port map (
      IA => N596,
      IB => N597,
      SEL => M2a_22_BXINV_21156,
      O => M2a_22_F5MUX_21163
    );
  M2a_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2a_22_BXINV_21156
    );
  M1a_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_8_F5MUX_21188,
      O => M1a_8_Q
    );
  M1a_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y58"
    )
    port map (
      IA => M1a_8_11_21179,
      IB => M1a_8_1,
      SEL => M1a_8_BXINVNOT,
      O => M1a_8_F5MUX_21188
    );
  M1a_8_BXINV : X_INV
    generic map(
      LOC => "SLICE_X67Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_761,
      O => M1a_8_BXINVNOT
    );
  U3_spriteonB1_cmp_lt0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_cmp_lt0000_F5MUX_21213,
      O => U3_spriteonB1_cmp_lt0000
    );
  U3_spriteonB1_cmp_lt0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y33"
    )
    port map (
      IA => U3_spriteonB1_cmp_lt00002351_21204,
      IB => U3_spriteonB1_cmp_lt0000235,
      SEL => U3_spriteonB1_cmp_lt0000_BXINV_21206,
      O => U3_spriteonB1_cmp_lt0000_F5MUX_21213
    );
  U3_spriteonB1_cmp_lt0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_cmp_lt0000212_0,
      O => U3_spriteonB1_cmp_lt0000_BXINV_21206
    );
  M1_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_5_F5MUX_21238,
      O => M1_5_Q
    );
  M1_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y91"
    )
    port map (
      IA => N598,
      IB => N599,
      SEL => M1_5_BXINV_21231,
      O => M1_5_F5MUX_21238
    );
  M1_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1_5_BXINV_21231
    );
  M1_5_G : X_LUT4
    generic map(
      INIT => X"CDC2",
      LOC => "SLICE_X64Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(0),
      O => N599
    );
  M1_8_G : X_LUT4
    generic map(
      INIT => X"F133",
      LOC => "SLICE_X61Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N547
    );
  M1_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_8_F5MUX_21263,
      O => M1_8_Q
    );
  M1_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X61Y90"
    )
    port map (
      IA => N546,
      IB => N547,
      SEL => M1_8_BXINV_21256,
      O => M1_8_F5MUX_21263
    );
  M1_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1_8_BXINV_21256
    );
  M1_8_F : X_LUT4
    generic map(
      INIT => X"0B87",
      LOC => "SLICE_X61Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N546
    );
  U3_font4_2_1 : X_LUT4
    generic map(
      INIT => X"7060",
      LOC => "SLICE_X54Y51"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_font3_cmp_lt0001_0,
      ADR2 => U3_font3_cmp_lt0000_0,
      ADR3 => U3_font3_cmp_lt0002,
      O => U3_font4_2_1_21286
    );
  U3_font4_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font4_2_F5MUX_21288,
      O => U3_font4_2_Q
    );
  U3_font4_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      IA => U3_font4_2_2_21279,
      IB => U3_font4_2_1_21286,
      SEL => U3_font4_2_BXINV_21281,
      O => U3_font4_2_F5MUX_21288
    );
  U3_font4_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(2),
      O => U3_font4_2_BXINV_21281
    );
  U3_font4_2_2 : X_LUT4
    generic map(
      INIT => X"8090",
      LOC => "SLICE_X54Y51"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_font3_cmp_lt0001_0,
      ADR2 => U3_font3_cmp_lt0000_0,
      ADR3 => U3_font3_cmp_lt0002,
      O => U3_font4_2_2_21279
    );
  U3_Madd_tank2ascii1s_add0000_cy_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank2ascii1s_add0000_cy_4_F5MUX_21313,
      O => U3_Madd_tank2ascii1s_add0000_cy(4)
    );
  U3_Madd_tank2ascii1s_add0000_cy_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y53"
    )
    port map (
      IA => U3_font4_4_Q,
      IB => U3_Madd_tank2ascii1s_add0000_cy_4_F,
      SEL => U3_Madd_tank2ascii1s_add0000_cy_4_BXINV_21302,
      O => U3_Madd_tank2ascii1s_add0000_cy_4_F5MUX_21313
    );
  U3_Madd_tank2ascii1s_add0000_cy_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(5),
      O => U3_Madd_tank2ascii1s_add0000_cy_4_BXINV_21302
    );
  U3_font4_4_1 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X54Y53"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(1),
      ADR2 => U3_RMht2(4),
      ADR3 => U3_RMht2(2),
      O => U3_font4_4_Q
    );
  M1a_22_40_SW0_G : X_LUT4
    generic map(
      INIT => X"E05F",
      LOC => "SLICE_X67Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N667
    );
  N350_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => N350_F5MUX_21338,
      O => N350
    );
  N350_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y66"
    )
    port map (
      IA => N666,
      IB => N667,
      SEL => N350_BXINV_21331,
      O => N350_F5MUX_21338
    );
  N350_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => N350_BXINV_21331
    );
  M1a_22_40_SW0_F : X_LUT4
    generic map(
      INIT => X"C8FF",
      LOC => "SLICE_X67Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(3),
      O => N666
    );
  U3_Mmux_M1a_mux0000_9_SW0_G : X_LUT4
    generic map(
      INIT => X"9D9D",
      LOC => "SLICE_X66Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => VCC,
      O => N645
    );
  N314_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => N314_F5MUX_21363,
      O => N314
    );
  N314_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y54"
    )
    port map (
      IA => N644,
      IB => N645,
      SEL => N314_BXINV_21355,
      O => N314_F5MUX_21363
    );
  N314_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N314_BXINV_21355
    );
  U3_Mmux_M1a_mux0000_9_SW0_F : X_LUT4
    generic map(
      INIT => X"44BF",
      LOC => "SLICE_X66Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => U3_rom_pix1(0),
      ADR3 => sig_tank1rom10s(0),
      O => N644
    );
  U3_RMht1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_5_F5MUX_21392,
      O => U3_RMht1_5_DXMUX_21394
    );
  U3_RMht1_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y50"
    )
    port map (
      IA => N498,
      IB => N499,
      SEL => U3_RMht1_5_BXINV_21384,
      O => U3_RMht1_5_F5MUX_21392
    );
  U3_RMht1_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(0),
      O => U3_RMht1_5_BXINV_21384
    );
  U3_RMht1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_5_CLKINV_21377
    );
  U3_RMht1_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001,
      O => U3_RMht1_5_CEINV_21376
    );
  U3_RMht2_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_5_F5MUX_21426,
      O => U3_RMht2_5_DXMUX_21428
    );
  U3_RMht2_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y52"
    )
    port map (
      IA => N496,
      IB => N497,
      SEL => U3_RMht2_5_BXINV_21418,
      O => U3_RMht2_5_F5MUX_21426
    );
  U3_RMht2_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(0),
      O => U3_RMht2_5_BXINV_21418
    );
  U3_RMht2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_5_CLKINV_21411
    );
  U3_RMht2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_5_CEINV_21410
    );
  M1_31_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_31_25_F5MUX_21456,
      O => M1_31_25
    );
  M1_31_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y74"
    )
    port map (
      IA => M1_31_252_21446,
      IB => M1_31_251_21454,
      SEL => M1_31_25_BXINV_21448,
      O => M1_31_25_F5MUX_21456
    );
  M1_31_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_31_25_BXINV_21448
    );
  N272_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => N272_F5MUX_21481,
      O => N272
    );
  N272_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y68"
    )
    port map (
      IA => N544,
      IB => N545,
      SEL => N272_BXINVNOT,
      O => N272_F5MUX_21481
    );
  N272_BXINV : X_INV
    generic map(
      LOC => "SLICE_X65Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_761,
      O => N272_BXINVNOT
    );
  M1_25_54_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_54_F5MUX_21506,
      O => M1_25_54
    );
  M1_25_54_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y89"
    )
    port map (
      IA => M1_25_542_21496,
      IB => M1_25_541_21504,
      SEL => M1_25_54_BXINV_21498,
      O => M1_25_54_F5MUX_21506
    );
  M1_25_54_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_25_54_BXINV_21498
    );
  U3_font2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_2_F5MUX_21531,
      O => U3_font2_2_Q
    );
  U3_font2_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y37"
    )
    port map (
      IA => N488,
      IB => N489,
      SEL => U3_font2_2_BXINV_21524,
      O => U3_font2_2_F5MUX_21531
    );
  U3_font2_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(5),
      O => U3_font2_2_BXINV_21524
    );
  M2_10_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_23_F5MUX_21556,
      O => M2_10_23
    );
  M2_10_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y69"
    )
    port map (
      IA => M2_10_232_21547,
      IB => M2_10_231_21554,
      SEL => M2_10_23_BXINV_21549,
      O => M2_10_23_F5MUX_21556
    );
  M2_10_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_10_23_BXINV_21549
    );
  M1_27_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_45_F5MUX_21581,
      O => M1_27_45
    );
  M1_27_45_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y91"
    )
    port map (
      IA => M1_27_452_21572,
      IB => M1_27_451_21579,
      SEL => M1_27_45_BXINV_21574,
      O => M1_27_45_F5MUX_21581
    );
  M1_27_45_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_27_45_BXINV_21574
    );
  M1_28_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_33_F5MUX_21606,
      O => M1_28_33
    );
  M1_28_33_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y82"
    )
    port map (
      IA => M1_28_332_21597,
      IB => M1_28_331_21604,
      SEL => M1_28_33_BXINV_21599,
      O => M1_28_33_F5MUX_21606
    );
  M1_28_33_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1_28_33_BXINV_21599
    );
  M1_24_105_G : X_LUT4
    generic map(
      INIT => X"E603",
      LOC => "SLICE_X65Y86"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2a_4_761,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N657
    );
  M1_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_24_F5MUX_21631,
      O => M1_24_Q
    );
  M1_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y86"
    )
    port map (
      IA => N656,
      IB => N657,
      SEL => M1_24_BXINV_21624,
      O => M1_24_F5MUX_21631
    );
  M1_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_24_BXINV_21624
    );
  M1_24_105_F : X_LUT4
    generic map(
      INIT => X"A303",
      LOC => "SLICE_X65Y86"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M1_24_bdd0_0,
      ADR2 => M2a_4_761,
      ADR3 => N452_0,
      O => N656
    );
  M1_25_152_G : X_LUT4
    generic map(
      INIT => X"B1D1",
      LOC => "SLICE_X57Y89"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M2a_4_761,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N631
    );
  M1_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_F5MUX_21656,
      O => M1_25_Q
    );
  M1_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X57Y89"
    )
    port map (
      IA => N630,
      IB => N631,
      SEL => M1_25_BXINV_21649,
      O => M1_25_F5MUX_21656
    );
  M1_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_25_BXINV_21649
    );
  M1_25_152_F : X_LUT4
    generic map(
      INIT => X"D111",
      LOC => "SLICE_X57Y89"
    )
    port map (
      ADR0 => M1_25_bdd1_0,
      ADR1 => M2a_4_761,
      ADR2 => M1_25_2,
      ADR3 => M1_25_54,
      O => N630
    );
  M1_29_261 : X_LUT4
    generic map(
      INIT => X"33FF",
      LOC => "SLICE_X60Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => M1_29_261_21679
    );
  M1_29_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_26_F5MUX_21681,
      O => M1_29_26
    );
  M1_29_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X60Y89"
    )
    port map (
      IA => M1_29_262_21670,
      IB => M1_29_261_21679,
      SEL => M1_29_26_BXINV_21672,
      O => M1_29_26_F5MUX_21681
    );
  M1_29_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1_29_26_BXINV_21672
    );
  M1_29_262 : X_LUT4
    generic map(
      INIT => X"FF84",
      LOC => "SLICE_X60Y89"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_22_bdd9_0,
      ADR3 => sig_tank1rom10s(1),
      O => M1_29_262_21670
    );
  M1_26_181_G : X_LUT4
    generic map(
      INIT => X"E501",
      LOC => "SLICE_X65Y87"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2a_4_761,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N629
    );
  M1_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_F5MUX_21706,
      O => M1_26_Q
    );
  M1_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y87"
    )
    port map (
      IA => N628,
      IB => N629,
      SEL => M1_26_BXINV_21699,
      O => M1_26_F5MUX_21706
    );
  M1_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_26_BXINV_21699
    );
  M1_26_181_F : X_LUT4
    generic map(
      INIT => X"808F",
      LOC => "SLICE_X65Y87"
    )
    port map (
      ADR0 => M1_26_25_0,
      ADR1 => M1_26_58_0,
      ADR2 => M2a_4_761,
      ADR3 => M1_26_bdd0,
      O => N628
    );
  M1_27_119_G : X_LUT4
    generic map(
      INIT => X"0806",
      LOC => "SLICE_X54Y91"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => M1_21_bdd5,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr_2_Q,
      O => N553
    );
  M1_27_119_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_119_F5MUX_21731,
      O => M1_27_119
    );
  M1_27_119_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y91"
    )
    port map (
      IA => N552,
      IB => N553,
      SEL => M1_27_119_BXINV_21724,
      O => M1_27_119_F5MUX_21731
    );
  M1_27_119_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_27_119_BXINV_21724
    );
  M1_27_119_F : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X54Y91"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(2),
      O => N552
    );
  M1_27_229_G : X_LUT4
    generic map(
      INIT => X"A1D0",
      LOC => "SLICE_X55Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M2a_4_761,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N633
    );
  M1_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_F5MUX_21756,
      O => M1_27_Q
    );
  M1_27_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y91"
    )
    port map (
      IA => N632,
      IB => N633,
      SEL => M1_27_BXINV_21749,
      O => M1_27_F5MUX_21756
    );
  M1_27_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_27_BXINV_21749
    );
  M1_27_229_F : X_LUT4
    generic map(
      INIT => X"DDD1",
      LOC => "SLICE_X55Y91"
    )
    port map (
      ADR0 => M1_27_bdd0_0,
      ADR1 => M2a_4_761,
      ADR2 => M1_27_119,
      ADR3 => M1_27_45,
      O => N632
    );
  M1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_F5MUX_21781,
      O => M1_29_Q
    );
  M1_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y87"
    )
    port map (
      IA => N568,
      IB => N569,
      SEL => M1_29_BXINV_21774,
      O => M1_29_F5MUX_21781
    );
  M1_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_29_BXINV_21774
    );
  U3_RMcnt_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_2_F5MUX_21815,
      O => U3_RMcnt_2_DXMUX_21817
    );
  U3_RMcnt_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y61"
    )
    port map (
      IA => U3_RMcnt_Q_mux0000_2_1,
      IB => U3_RMht1_2_rt_21813,
      SEL => U3_RMcnt_2_BXINV_21805,
      O => U3_RMcnt_2_F5MUX_21815
    );
  U3_RMcnt_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RMcnt_2_BXINV_21805
    );
  U3_RMcnt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_2_CLKINV_21795
    );
  U3_RMcnt_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_2_CEINV_21794
    );
  M1_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_F5MUX_21852,
      O => M1_10_Q
    );
  M1_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X53Y81"
    )
    port map (
      IA => M1_10_2,
      IB => M1_10_1_21850,
      SEL => M1_10_BXINV_21845,
      O => M1_10_F5MUX_21852
    );
  M1_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_10_BXINV_21845
    );
  M1_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_2,
      O => M1_10_2_0
    );
  U3_RMcnt_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_4_F5MUX_21886,
      O => U3_RMcnt_4_DXMUX_21888
    );
  U3_RMcnt_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y59"
    )
    port map (
      IA => U3_RMcnt_Q_mux0000_4_1,
      IB => U3_RMht1_4_rt_21884,
      SEL => U3_RMcnt_4_BXINV_21876,
      O => U3_RMcnt_4_F5MUX_21886
    );
  U3_RMcnt_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RMcnt_4_BXINV_21876
    );
  U3_RMcnt_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_4_CLKINV_21866
    );
  U3_RMcnt_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_4_CEINV_21865
    );
  M2_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_22_F5MUX_21921,
      O => M2_22_Q
    );
  M2_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y66"
    )
    port map (
      IA => M2_22_2_21912,
      IB => M2_22_1_21919,
      SEL => M2_22_BXINV_21914,
      O => M2_22_F5MUX_21921
    );
  M2_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M2_22_BXINV_21914
    );
  U3_font1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_0_F5MUX_21946,
      O => U3_font1(0)
    );
  U3_font1_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y29"
    )
    port map (
      IA => U3_font1_0_G,
      IB => U3_font1_0_1,
      SEL => U3_font1_0_BXINV_21939,
      O => U3_font1_0_F5MUX_21946
    );
  U3_font1_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(5),
      O => U3_font1_0_BXINV_21939
    );
  U3_font2_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_0_F5MUX_21971,
      O => U3_font2_0_Q
    );
  U3_font2_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X54Y34"
    )
    port map (
      IA => U3_RMht1_0_rt_21962,
      IB => U3_font2_0_1,
      SEL => U3_font2_0_BXINV_21964,
      O => U3_font2_0_F5MUX_21971
    );
  U3_font2_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(5),
      O => U3_font2_0_BXINV_21964
    );
  selector_blue_0_120_G : X_LUT4
    generic map(
      INIT => X"C8C8",
      LOC => "SLICE_X16Y33"
    )
    port map (
      ADR0 => selector_blue_0_53_0,
      ADR1 => U3_N87_0,
      ADR2 => U3_spriteonB1,
      ADR3 => VCC,
      O => N493
    );
  blue_0_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y33"
    )
    port map (
      IA => N492,
      IB => N493,
      SEL => blue_0_OBUF_BXINV_21988,
      O => blue_0_OBUF_F5MUX_21996
    );
  blue_0_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_8949,
      O => blue_0_OBUF_BXINV_21988
    );
  selector_blue_0_120_F : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X16Y33"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta,
      ADR1 => title_spriteon,
      ADR2 => VCC,
      ADR3 => vidon,
      O => N492
    );
  M2_5_1031 : X_LUT4
    generic map(
      INIT => X"D3CB",
      LOC => "SLICE_X44Y73"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M2_5_1031_22019
    );
  M2_5_103_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_103_F5MUX_22021,
      O => M2_5_103
    );
  M2_5_103_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y73"
    )
    port map (
      IA => M2_5_1032_22012,
      IB => M2_5_1031_22019,
      SEL => M2_5_103_BXINV_22014,
      O => M2_5_103_F5MUX_22021
    );
  M2_5_103_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_5_103_BXINV_22014
    );
  M2_5_1032 : X_LUT4
    generic map(
      INIT => X"C3CF",
      LOC => "SLICE_X44Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M2_5_1032_22012
    );
  M2_5_1601 : X_LUT4
    generic map(
      INIT => X"33B7",
      LOC => "SLICE_X53Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => rom1_addr_1_Q,
      O => M2_5_1601_22044
    );
  M2_5_160_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_160_F5MUX_22046,
      O => M2_5_160
    );
  M2_5_160_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X53Y72"
    )
    port map (
      IA => M2_5_1602_22037,
      IB => M2_5_1601_22044,
      SEL => M2_5_160_BXINV_22039,
      O => M2_5_160_F5MUX_22046
    );
  M2_5_160_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2_5_160_BXINV_22039
    );
  M2_5_1602 : X_LUT4
    generic map(
      INIT => X"BF37",
      LOC => "SLICE_X53Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => rom1_addr_1_Q,
      O => M2_5_1602_22037
    );
  U3_Mmux_M2_mux0000_71_SW0_G : X_LUT4
    generic map(
      INIT => X"D06C",
      LOC => "SLICE_X40Y69"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(2),
      O => N593
    );
  N406_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => N406_F5MUX_22071,
      O => N406
    );
  N406_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y69"
    )
    port map (
      IA => N592,
      IB => N593,
      SEL => N406_BXINV_22064,
      O => N406_F5MUX_22071
    );
  N406_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => N406_BXINV_22064
    );
  U3_Mmux_M2_mux0000_71_SW0_F : X_LUT4
    generic map(
      INIT => X"D04B",
      LOC => "SLICE_X40Y69"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(2),
      O => N592
    );
  U3_Mmux_M2_mux0000_73_SW0_G : X_LUT4
    generic map(
      INIT => X"2C2D",
      LOC => "SLICE_X41Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => U3_rom_pix2(0),
      O => N575
    );
  N412_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => N412_F5MUX_22096,
      O => N412
    );
  N412_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y68"
    )
    port map (
      IA => N574,
      IB => N575,
      SEL => N412_BXINV_22089,
      O => N412_F5MUX_22096
    );
  N412_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => N412_BXINV_22089
    );
  U3_Mmux_M2_mux0000_73_SW0_F : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X41Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N574
    );
  N250_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => N250_F5MUX_22121,
      O => N250
    );
  N250_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y67"
    )
    port map (
      IA => N660,
      IB => N661,
      SEL => N250_BXINV_22114,
      O => N250_F5MUX_22121
    );
  N250_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => N250_BXINV_22114
    );
  N248_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => N248_F5MUX_22146,
      O => N248
    );
  N248_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y53"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_82_SW0,
      IB => M1a_12_bdd0_rt_22144,
      SEL => N248_BXINV_22136,
      O => N248_F5MUX_22146
    );
  N248_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(0),
      O => N248_BXINV_22136
    );
  M1_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_11_F5MUX_22171,
      O => M1_11_Q
    );
  M1_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X60Y90"
    )
    port map (
      IA => N640,
      IB => N641,
      SEL => M1_11_BXINV_22164,
      O => M1_11_F5MUX_22171
    );
  M1_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_11_BXINV_22164
    );
  M1_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_20_F5MUX_22196,
      O => M1_20_Q
    );
  M1_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y88"
    )
    port map (
      IA => N670,
      IB => N671,
      SEL => M1_20_BXINV_22189,
      O => M1_20_F5MUX_22196
    );
  M1_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M1_20_BXINV_22189
    );
  M1_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_18_F5MUX_22221,
      O => M1_18_Q
    );
  M1_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y89"
    )
    port map (
      IA => N600,
      IB => N601,
      SEL => M1_18_BXINV_22214,
      O => M1_18_F5MUX_22221
    );
  M1_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_18_BXINV_22214
    );
  M2_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_11_F5MUX_22246,
      O => M2_11_Q
    );
  M2_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y68"
    )
    port map (
      IA => N560,
      IB => N561,
      SEL => M2_11_BXINV_22239,
      O => M2_11_F5MUX_22246
    );
  M2_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_11_BXINV_22239
    );
  M1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_2_F5MUX_22271,
      O => M1_2_Q
    );
  M1_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y91"
    )
    port map (
      IA => N672,
      IB => N673,
      SEL => M1_2_BXINV_22264,
      O => M1_2_F5MUX_22271
    );
  M1_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M1_2_BXINV_22264
    );
  M2_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_23_F5MUX_22296,
      O => M2_23_Q
    );
  M2_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y66"
    )
    port map (
      IA => N504,
      IB => N505,
      SEL => M2_23_BXINV_22289,
      O => M2_23_F5MUX_22296
    );
  M2_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2_23_BXINV_22289
    );
  M2_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_28_F5MUX_22321,
      O => M2_28_Q
    );
  M2_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y67"
    )
    port map (
      IA => N584,
      IB => N585,
      SEL => M2_28_BXINV_22314,
      O => M2_28_F5MUX_22321
    );
  M2_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_28_BXINV_22314
    );
  M2a_4_76_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_76_F5MUX_22346,
      O => M2a_4_76
    );
  M2a_4_76_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X53Y57"
    )
    port map (
      IA => M2a_4_762_22334,
      IB => M2a_4_761_rt_22344,
      SEL => M2a_4_76_BXINV_22336,
      O => M2a_4_76_F5MUX_22346
    );
  M2a_4_76_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2a_4_76_BXINV_22336
    );
  M2a_8_941 : X_LUT4
    generic map(
      INIT => X"1312",
      LOC => "SLICE_X39Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => M2a_8_94
    );
  M2a_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_8_F5MUX_22371,
      O => M2a_8_Q
    );
  M2a_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y53"
    )
    port map (
      IA => M2a_8_941_22362,
      IB => M2a_8_94,
      SEL => M2a_8_BXINV_22364,
      O => M2a_8_F5MUX_22371
    );
  M2a_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M2a_8_BXINV_22364
    );
  M2a_8_942 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X39Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => N276,
      ADR3 => M2a_8_29,
      O => M2a_8_941_22362
    );
  M1a_1_G : X_LUT4
    generic map(
      INIT => X"F071",
      LOC => "SLICE_X65Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => N595
    );
  M1a_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_1_F5MUX_22396,
      O => M1a_1_Q
    );
  M1a_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y60"
    )
    port map (
      IA => N594,
      IB => N595,
      SEL => M1a_1_BXINV_22389,
      O => M1a_1_F5MUX_22396
    );
  M1a_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => M1a_1_BXINV_22389
    );
  M1a_1_F : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X65Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => N594
    );
  M1a_2_G : X_LUT4
    generic map(
      INIT => X"22AB",
      LOC => "SLICE_X64Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N637
    );
  M1a_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_2_F5MUX_22421,
      O => M1a_2_Q
    );
  M1a_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y54"
    )
    port map (
      IA => N636,
      IB => N637,
      SEL => M1a_2_BXINV_22414,
      O => M1a_2_F5MUX_22421
    );
  M1a_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => M1a_2_BXINV_22414
    );
  M1a_2_F : X_LUT4
    generic map(
      INIT => X"8010",
      LOC => "SLICE_X64Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N636
    );
  M2a_9_671 : X_LUT4
    generic map(
      INIT => X"0A8E",
      LOC => "SLICE_X39Y59"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M2a_9_67
    );
  M2a_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_9_F5MUX_22446,
      O => M2a_9_Q
    );
  M2a_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y59"
    )
    port map (
      IA => M2a_9_671_22437,
      IB => M2a_9_67,
      SEL => M2a_9_BXINV_22439,
      O => M2a_9_F5MUX_22446
    );
  M2a_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M2a_9_BXINV_22439
    );
  M2a_9_672 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X39Y59"
    )
    port map (
      ADR0 => N338,
      ADR1 => VCC,
      ADR2 => M2a_9_33,
      ADR3 => VCC,
      O => M2a_9_671_22437
    );
  U3_C1_not000152_SW1_G : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X26Y47"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => U3_C1(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N205
    );
  N185_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => N185_F5MUX_22471,
      O => N185
    );
  N185_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y47"
    )
    port map (
      IA => N204,
      IB => N205,
      SEL => N185_BXINV_22462,
      O => N185_F5MUX_22471
    );
  N185_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(3),
      O => N185_BXINV_22462
    );
  U3_C1_not000152_SW1_F : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X26Y47"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => U3_C1(0),
      ADR2 => U3_C1(1),
      ADR3 => U3_C1(6),
      O => N204
    );
  U3_spriteonB1_and000052_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X22Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(5),
      ADR2 => U2_hcs(6),
      ADR3 => N57_0,
      O => N563
    );
  N420_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N420_F5MUX_22496,
      O => N420
    );
  N420_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y30"
    )
    port map (
      IA => N562,
      IB => N563,
      SEL => N420_BXINV_22488,
      O => N420_F5MUX_22496
    );
  N420_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => N420_BXINV_22488
    );
  U3_spriteonB1_and000052_SW0_F : X_LUT4
    generic map(
      INIT => X"13FF",
      LOC => "SLICE_X22Y30"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(5),
      ADR2 => U3_spriteonB1_and00004_0,
      ADR3 => U2_hcs(6),
      O => N562
    );
  U2_vidon_and000026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000026_F5MUX_22521,
      O => U2_vidon_and000026
    );
  U2_vidon_and000026_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y34"
    )
    port map (
      IA => U2_vidon_and000026_G,
      IB => U2_vidon_and0000261_22519,
      SEL => U2_vidon_and000026_BXINV_22514,
      O => U2_vidon_and000026_F5MUX_22521
    );
  U2_vidon_and000026_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U2_vidon_and000026_BXINV_22514
    );
  U2_vidon_and000018_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000018_F5MUX_22546,
      O => U2_vidon_and000018
    );
  U2_vidon_and000018_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X35Y32"
    )
    port map (
      IA => U2_vidon_and0000181_22533,
      IB => U2_vidon_and000018_F,
      SEL => U2_vidon_and000018_BXINV_22535,
      O => U2_vidon_and000018_F5MUX_22546
    );
  U2_vidon_and000018_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U2_vidon_and000018_BXINV_22535
    );
  U2_vidon_and000065_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000065_F5MUX_22571,
      O => U2_vidon_and000065
    );
  U2_vidon_and000065_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y34"
    )
    port map (
      IA => U2_vidon_and000065_G,
      IB => U2_vidon_and0000651_22569,
      SEL => U2_vidon_and000065_BXINV_22564,
      O => U2_vidon_and000065_F5MUX_22571
    );
  U2_vidon_and000065_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U2_vidon_and000065_BXINV_22564
    );
  M1a_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_10_F5MUX_22596,
      O => M1a_10_Q
    );
  M1a_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y52"
    )
    port map (
      IA => N578,
      IB => N579,
      SEL => M1a_10_BXINV_22589,
      O => M1a_10_F5MUX_22596
    );
  M1a_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1a_10_BXINV_22589
    );
  M1a_21_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_21_25_F5MUX_22621,
      O => M1a_21_25
    );
  M1a_21_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y53"
    )
    port map (
      IA => N518,
      IB => N519,
      SEL => M1a_21_25_BXINV_22613,
      O => M1a_21_25_F5MUX_22621
    );
  M1a_21_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1a_21_25_BXINV_22613
    );
  M1a_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_22_F5MUX_22646,
      O => M1a_22_Q
    );
  M1a_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y66"
    )
    port map (
      IA => N556,
      IB => N557,
      SEL => M1a_22_BXINV_22639,
      O => M1a_22_F5MUX_22646
    );
  M1a_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1a_22_BXINV_22639
    );
  M1a_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_23_F5MUX_22671,
      O => M1a_23_Q
    );
  M1a_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y73"
    )
    port map (
      IA => N500,
      IB => N501,
      SEL => M1a_23_BXINV_22664,
      O => M1a_23_F5MUX_22671
    );
  M1a_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1a_23_BXINV_22664
    );
  M1a_24_38_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_24_38_F5MUX_22696,
      O => M1a_24_38
    );
  M1a_24_38_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y65"
    )
    port map (
      IA => N576,
      IB => N577,
      SEL => M1a_24_38_BXINV_22689,
      O => M1a_24_38_F5MUX_22696
    );
  M1a_24_38_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1a_24_38_BXINV_22689
    );
  M1a_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_24_F5MUX_22721,
      O => M1a_24_Q
    );
  M1a_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y64"
    )
    port map (
      IA => N540,
      IB => N541,
      SEL => M1a_24_BXINV_22714,
      O => M1a_24_F5MUX_22721
    );
  M1a_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1a_24_BXINV_22714
    );
  M1a_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_19_F5MUX_22746,
      O => M1a_19_Q
    );
  M1a_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y55"
    )
    port map (
      IA => N506,
      IB => N507,
      SEL => M1a_19_BXINV_22739,
      O => M1a_19_F5MUX_22746
    );
  M1a_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1a_19_BXINV_22739
    );
  M2a_10_28_G : X_LUT4
    generic map(
      INIT => X"CC22",
      LOC => "SLICE_X45Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(3),
      O => N517
    );
  M2a_10_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_10_28_F5MUX_22771,
      O => M2a_10_28
    );
  M2a_10_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      IA => N516,
      IB => N517,
      SEL => M2a_10_28_BXINV_22763,
      O => M2a_10_28_F5MUX_22771
    );
  M2a_10_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2a_10_28_BXINV_22763
    );
  M2a_10_28_F : X_LUT4
    generic map(
      INIT => X"8033",
      LOC => "SLICE_X45Y53"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr_2_Q,
      ADR3 => sig_tank1rom10s(3),
      O => N516
    );
  M2a_20_41_G : X_LUT4
    generic map(
      INIT => X"44EE",
      LOC => "SLICE_X44Y51"
    )
    port map (
      ADR0 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => N571
    );
  M2a_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_20_F5MUX_22796,
      O => M2a_20_Q
    );
  M2a_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      IA => N570,
      IB => N571,
      SEL => M2a_20_BXINV_22788,
      O => M2a_20_F5MUX_22796
    );
  M2a_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2a_20_BXINV_22788
    );
  M2a_20_41_F : X_LUT4
    generic map(
      INIT => X"CBAC",
      LOC => "SLICE_X44Y51"
    )
    port map (
      ADR0 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N570
    );
  M1_28_1291 : X_LUT4
    generic map(
      INIT => X"9F1F",
      LOC => "SLICE_X48Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(0),
      O => M1_28_1291_22819
    );
  M1_28_129_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_129_F5MUX_22821,
      O => M1_28_129
    );
  M1_28_129_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X48Y88"
    )
    port map (
      IA => M1_28_1292_22812,
      IB => M1_28_1291_22819,
      SEL => M1_28_129_BXINVNOT,
      O => M1_28_129_F5MUX_22821
    );
  M1_28_129_BXINV : X_INV
    generic map(
      LOC => "SLICE_X48Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_761,
      O => M1_28_129_BXINVNOT
    );
  M1_28_1292 : X_LUT4
    generic map(
      INIT => X"AF9F",
      LOC => "SLICE_X48Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(0),
      O => M1_28_1292_22812
    );
  M2a_12_38_G : X_LUT4
    generic map(
      INIT => X"5705",
      LOC => "SLICE_X40Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(3),
      O => N665
    );
  M2a_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_12_F5MUX_22846,
      O => M2a_12_Q
    );
  M2a_12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y54"
    )
    port map (
      IA => N664,
      IB => N665,
      SEL => M2a_12_BXINV_22839,
      O => M2a_12_F5MUX_22846
    );
  M2a_12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2a_12_BXINV_22839
    );
  M2a_12_38_F : X_LUT4
    generic map(
      INIT => X"884F",
      LOC => "SLICE_X40Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(3),
      O => N664
    );
  M2a_21_32_G : X_LUT4
    generic map(
      INIT => X"7E15",
      LOC => "SLICE_X41Y47"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N619
    );
  M2a_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_21_F5MUX_22871,
      O => M2a_21_Q
    );
  M2a_21_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y47"
    )
    port map (
      IA => N618,
      IB => N619,
      SEL => M2a_21_BXINV_22864,
      O => M2a_21_F5MUX_22871
    );
  M2a_21_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2a_21_BXINV_22864
    );
  M2a_21_32_F : X_LUT4
    generic map(
      INIT => X"2E12",
      LOC => "SLICE_X41Y47"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N618
    );
  M2a_13_49_G : X_LUT4
    generic map(
      INIT => X"2793",
      LOC => "SLICE_X39Y52"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(3),
      O => N567
    );
  M2a_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_13_F5MUX_22896,
      O => M2a_13_Q
    );
  M2a_13_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y52"
    )
    port map (
      IA => N566,
      IB => N567,
      SEL => M2a_13_BXINV_22889,
      O => M2a_13_F5MUX_22896
    );
  M2a_13_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2a_13_BXINV_22889
    );
  M2a_13_49_F : X_LUT4
    generic map(
      INIT => X"EC0F",
      LOC => "SLICE_X39Y52"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(3),
      O => N566
    );
  M2a_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_15_F5MUX_22921,
      O => M2a_15_Q
    );
  M2a_15_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y54"
    )
    port map (
      IA => N582,
      IB => N583,
      SEL => M2a_15_BXINV_22914,
      O => M2a_15_F5MUX_22921
    );
  M2a_15_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2a_15_BXINV_22914
    );
  M2a_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_16_F5MUX_22946,
      O => M2a_16_Q
    );
  M2a_16_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y50"
    )
    port map (
      IA => N564,
      IB => N565,
      SEL => M2a_16_BXINV_22939,
      O => M2a_16_F5MUX_22946
    );
  M2a_16_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2a_16_BXINV_22939
    );
  M2a_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_26_F5MUX_22971,
      O => M2a_26_Q
    );
  M2a_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y51"
    )
    port map (
      IA => N534,
      IB => N535,
      SEL => M2a_26_BXINV_22964,
      O => M2a_26_F5MUX_22971
    );
  M2a_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2a_26_BXINV_22964
    );
  M2a_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_28_F5MUX_22996,
      O => M2a_28_Q
    );
  M2a_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => N602,
      IB => N603,
      SEL => M2a_28_BXINV_22989,
      O => M2a_28_F5MUX_22996
    );
  M2a_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2a_28_BXINV_22989
    );
  M2a_29_59_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_29_59_F5MUX_23021,
      O => M2a_29_59
    );
  M2a_29_59_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y51"
    )
    port map (
      IA => N668,
      IB => N669,
      SEL => M2a_29_59_BXINV_23014,
      O => M2a_29_59_F5MUX_23021
    );
  M2a_29_59_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2a_29_59_BXINV_23014
    );
  M2a_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_5_F5MUX_23046,
      O => M2a_5_Q
    );
  M2a_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X48Y54"
    )
    port map (
      IA => N554,
      IB => N555,
      SEL => M2a_5_BXINV_23039,
      O => M2a_5_F5MUX_23046
    );
  M2a_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M2a_5_BXINV_23039
    );
  N298_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N298_F5MUX_23071,
      O => N298
    );
  N298_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y26"
    )
    port map (
      IA => selector_red_0_34_SW01_23062,
      IB => selector_red_0_34_SW0,
      SEL => N298_BXINV_23064,
      O => N298_F5MUX_23071
    );
  N298_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_present_state_FSM_FFd1_9927,
      O => N298_BXINV_23064
    );
  M1a_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_3_F5MUX_23096,
      O => M1a_3_Q
    );
  M1a_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y60"
    )
    port map (
      IA => M1a_3_2_23087,
      IB => M1a_3_1_23094,
      SEL => M1a_3_BXINV_23089,
      O => M1a_3_F5MUX_23096
    );
  M1a_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1a_3_BXINV_23089
    );
  N256_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => N256_F5MUX_23121,
      O => N256
    );
  N256_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X50Y55"
    )
    port map (
      IA => M1a_28_63_SW0,
      IB => N256_F,
      SEL => N256_BXINV_23110,
      O => N256_F5MUX_23121
    );
  N256_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N256_BXINV_23110
    );
  M1a_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_25_F5MUX_23146,
      O => M1a_25_Q
    );
  M1a_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X67Y62"
    )
    port map (
      IA => N272_rt_23137,
      IB => M1a_25_36,
      SEL => M1a_25_BXINV_23139,
      O => M1a_25_F5MUX_23146
    );
  M1a_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1a_25_BXINV_23139
    );
  M1_21_47_F : X_LUT4
    generic map(
      INIT => X"0752",
      LOC => "SLICE_X66Y84"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => N392_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N648
    );
  M1_21_47_G : X_LUT4
    generic map(
      INIT => X"A389",
      LOC => "SLICE_X66Y84"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N649
    );
  M1_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_F5MUX_23171,
      O => M1_21_Q
    );
  M1_21_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y84"
    )
    port map (
      IA => N648,
      IB => N649,
      SEL => M1_21_BXINV_23164,
      O => M1_21_F5MUX_23171
    );
  M1_21_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_21_BXINV_23164
    );
  M1_30_51_G : X_LUT4
    generic map(
      INIT => X"FF44",
      LOC => "SLICE_X56Y90"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => N551
    );
  M1_30_51_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_30_51_F5MUX_23196,
      O => M1_30_51
    );
  M1_30_51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X56Y90"
    )
    port map (
      IA => N550,
      IB => N551,
      SEL => M1_30_51_BXINV_23188,
      O => M1_30_51_F5MUX_23196
    );
  M1_30_51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_30_51_BXINV_23188
    );
  M1_30_51_F : X_LUT4
    generic map(
      INIT => X"7AFF",
      LOC => "SLICE_X56Y90"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => rom1_addr_2_Q,
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(1),
      O => N550
    );
  M1_22_70_G : X_LUT4
    generic map(
      INIT => X"C84D",
      LOC => "SLICE_X64Y81"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2a_4_761,
      ADR3 => sig_tank1rom10s(2),
      O => N655
    );
  M1_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_F5MUX_23221,
      O => M1_22_Q
    );
  M1_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y81"
    )
    port map (
      IA => N654,
      IB => N655,
      SEL => M1_22_BXINV_23214,
      O => M1_22_F5MUX_23221
    );
  M1_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_22_BXINV_23214
    );
  M1_22_70_F : X_LUT4
    generic map(
      INIT => X"2F20",
      LOC => "SLICE_X64Y81"
    )
    port map (
      ADR0 => M1_22_27_0,
      ADR1 => N332_0,
      ADR2 => M2a_4_761,
      ADR3 => M1_22_bdd0_0,
      O => N654
    );
  M1_23_80_G : X_LUT4
    generic map(
      INIT => X"F889",
      LOC => "SLICE_X65Y82"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M2a_4_761,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N543
    );
  M1_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_F5MUX_23246,
      O => M1_23_Q
    );
  M1_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y82"
    )
    port map (
      IA => N542,
      IB => N543,
      SEL => M1_23_BXINV_23239,
      O => M1_23_F5MUX_23246
    );
  M1_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_23_BXINV_23239
    );
  M1_23_80_F : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X65Y82"
    )
    port map (
      ADR0 => M1_23_30_0,
      ADR1 => M1_23_bdd1,
      ADR2 => M2a_4_761,
      ADR3 => M1_23_22_0,
      O => N542
    );
  M1_19_32_G : X_LUT4
    generic map(
      INIT => X"B950",
      LOC => "SLICE_X60Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(1),
      O => N639
    );
  M1_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_19_F5MUX_23271,
      O => M1_19_Q
    );
  M1_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X60Y88"
    )
    port map (
      IA => N638,
      IB => N639,
      SEL => M1_19_BXINV_23264,
      O => M1_19_F5MUX_23271
    );
  M1_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M1_19_BXINV_23264
    );
  M1_19_32_F : X_LUT4
    generic map(
      INIT => X"D210",
      LOC => "SLICE_X60Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(1),
      O => N638
    );
  M2_12_68_F : X_LUT4
    generic map(
      INIT => X"D548",
      LOC => "SLICE_X43Y70"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => rom1_addr_4_Q,
      O => N622
    );
  M2_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_12_F5MUX_23296,
      O => M2_12_Q
    );
  M2_12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y70"
    )
    port map (
      IA => N622,
      IB => N623,
      SEL => M2_12_BXINV_23289,
      O => M2_12_F5MUX_23296
    );
  M2_12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2_12_BXINV_23289
    );
  M2_12_68_G : X_LUT4
    generic map(
      INIT => X"9C80",
      LOC => "SLICE_X43Y70"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => rom1_addr_4_Q,
      O => N623
    );
  M2_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_13_F5MUX_23321,
      O => M2_13_Q
    );
  M2_13_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y71"
    )
    port map (
      IA => N620,
      IB => N621,
      SEL => M2_13_BXINV_23314,
      O => M2_13_F5MUX_23321
    );
  M2_13_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2_13_BXINV_23314
    );
  M2_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_30_F5MUX_23346,
      O => M2_30_Q
    );
  M2_30_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y66"
    )
    port map (
      IA => N510,
      IB => N511,
      SEL => M2_30_BXINV_23339,
      O => M2_30_F5MUX_23346
    );
  M2_30_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_30_BXINV_23339
    );
  M2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_F5MUX_23371,
      O => M2_2_Q
    );
  M2_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X50Y69"
    )
    port map (
      IA => N502,
      IB => N503,
      SEL => M2_2_BXINV_23364,
      O => M2_2_F5MUX_23371
    );
  M2_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M2_2_BXINV_23364
    );
  M2_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_F5MUX_23396,
      O => M2_3_Q
    );
  M2_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y69"
    )
    port map (
      IA => N520,
      IB => N521,
      SEL => M2_3_BXINV_23389,
      O => M2_3_F5MUX_23396
    );
  M2_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_1_Q,
      O => M2_3_BXINV_23389
    );
  M2_4_122_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_122_F5MUX_23421,
      O => M2_4_122
    );
  M2_4_122_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X48Y68"
    )
    port map (
      IA => N508,
      IB => N509,
      SEL => M2_4_122_BXINV_23414,
      O => M2_4_122_F5MUX_23421
    );
  M2_4_122_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2_4_122_BXINV_23414
    );
  M2_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_F5MUX_23446,
      O => M2_4_Q
    );
  M2_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X49Y68"
    )
    port map (
      IA => N486,
      IB => N487,
      SEL => M2_4_BXINV_23439,
      O => M2_4_F5MUX_23446
    );
  M2_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_1_Q,
      O => M2_4_BXINV_23439
    );
  M2_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_F5MUX_23471,
      O => M2_8_Q
    );
  M2_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y64"
    )
    port map (
      IA => N580,
      IB => N581,
      SEL => M2_8_BXINV_23464,
      O => M2_8_F5MUX_23471
    );
  M2_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M2_8_BXINV_23464
    );
  M1_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_3_F5MUX_23496,
      O => M1_3_Q
    );
  M1_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X61Y88"
    )
    port map (
      IA => M1_3_2_23487,
      IB => M1_3_1_23494,
      SEL => M1_3_BXINV_23489,
      O => M1_3_F5MUX_23496
    );
  M1_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_3_BXINV_23489
    );
  U3_RMcnt2_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_2_F5MUX_23530,
      O => U3_RMcnt2_2_DXMUX_23532
    );
  U3_RMcnt2_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y56"
    )
    port map (
      IA => U3_RMcnt2_Q_mux0000_2_1,
      IB => U3_RMht2_2_rt_23528,
      SEL => U3_RMcnt2_2_BXINV_23520,
      O => U3_RMcnt2_2_F5MUX_23530
    );
  U3_RMcnt2_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RMcnt2_2_BXINV_23520
    );
  U3_RMcnt2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_2_CLKINV_23510
    );
  U3_RMcnt2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_2_CEINV_23509
    );
  M1_9_1 : X_LUT4
    generic map(
      INIT => X"A875",
      LOC => "SLICE_X61Y89"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_9_1_23563
    );
  M1_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_9_F5MUX_23565,
      O => M1_9_Q
    );
  M1_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X61Y89"
    )
    port map (
      IA => M1_9_2,
      IB => M1_9_1_23563,
      SEL => M1_9_BXINV_23558,
      O => M1_9_F5MUX_23565
    );
  M1_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_Q,
      O => M1_9_BXINV_23558
    );
  M1_9_3 : X_LUT4
    generic map(
      INIT => X"1290",
      LOC => "SLICE_X61Y89"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_9_2
    );
  U3_RMcnt2_Q_mux0000_4_11 : X_LUT4
    generic map(
      INIT => X"D2B4",
      LOC => "SLICE_X25Y58"
    )
    port map (
      ADR0 => U3_RMcnt2(3),
      ADR1 => U3_rise2_9197,
      ADR2 => U3_RMcnt2(4),
      ADR3 => N170_0,
      O => U3_RMcnt2_Q_mux0000_4_1
    );
  U3_RMht2_4_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y58"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RMht2_4_rt_23597
    );
  U3_RMcnt2_4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_4_and0000,
      O => U3_RMcnt2_4_FFX_RST
    );
  U3_RMcnt2_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y58",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_4_DXMUX_23601,
      CE => U3_RMcnt2_4_CEINV_23578,
      CLK => U3_RMcnt2_4_CLKINV_23579,
      SET => U3_RMcnt2_4_REVUSED_23588,
      RST => U3_RMcnt2_4_FFX_RST,
      O => U3_RMcnt2(4)
    );
  U3_RMcnt2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_4_F5MUX_23599,
      O => U3_RMcnt2_4_DXMUX_23601
    );
  U3_RMcnt2_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y58"
    )
    port map (
      IA => U3_RMcnt2_Q_mux0000_4_1,
      IB => U3_RMht2_4_rt_23597,
      SEL => U3_RMcnt2_4_BXINV_23589,
      O => U3_RMcnt2_4_F5MUX_23599
    );
  U3_RMcnt2_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RMcnt2_4_BXINV_23589
    );
  U3_RMcnt2_4_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_4_and0001,
      O => U3_RMcnt2_4_REVUSED_23588
    );
  U3_RMcnt2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_4_CLKINV_23579
    );
  U3_RMcnt2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_4_CEINV_23578
    );
  U3_tank1Angle10s_and00001281 : X_LUT4
    generic map(
      INIT => X"1FFF",
      LOC => "SLICE_X43Y37"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(3),
      O => U3_tank1Angle10s_and00001281_23632
    );
  U3_tank1Angle10s_and0000128_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s_and0000128_F5MUX_23634,
      O => U3_tank1Angle10s_and0000128
    );
  U3_tank1Angle10s_and0000128_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y37"
    )
    port map (
      IA => U3_tank1Angle10s_and0000128_G,
      IB => U3_tank1Angle10s_and00001281_23632,
      SEL => U3_tank1Angle10s_and0000128_BXINV_23627,
      O => U3_tank1Angle10s_and0000128_F5MUX_23634
    );
  U3_tank1Angle10s_and0000128_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_tank1Angle10s_and0000128_BXINV_23627
    );
  M2_5_bdd2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_bdd2_F5MUX_23659,
      O => M2_5_bdd2
    );
  M2_5_bdd2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X48Y71"
    )
    port map (
      IA => M2_5_311_23649,
      IB => M2_5_31,
      SEL => M2_5_bdd2_BXINV_23651,
      O => M2_5_bdd2_F5MUX_23659
    );
  M2_5_bdd2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2_5_bdd2_BXINV_23651
    );
  U3_spriteonB4_and000019_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_and000019_F5MUX_23684,
      O => U3_spriteonB4_and000019
    );
  U3_spriteonB4_and000019_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X40Y35"
    )
    port map (
      IA => U3_spriteonB4_and0000191_23672,
      IB => U2_vcs_8_rt,
      SEL => U3_spriteonB4_and000019_BXINV_23674,
      O => U3_spriteonB4_and000019_F5MUX_23684
    );
  U3_spriteonB4_and000019_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_and00009_F5MUX_20736,
      O => U3_spriteonB4_and000019_BXINV_23674
    );
  M2_5_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_45_F5MUX_23709,
      O => M2_5_45
    );
  M2_5_45_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y70"
    )
    port map (
      IA => M2_5_452_23699,
      IB => M2_5_451_23707,
      SEL => M2_5_45_BXINVNOT,
      O => M2_5_45_F5MUX_23709
    );
  M2_5_45_BXINV : X_INV
    generic map(
      LOC => "SLICE_X46Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_761,
      O => M2_5_45_BXINVNOT
    );
  N408_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => N408_F5MUX_23734,
      O => N408
    );
  N408_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y65"
    )
    port map (
      IA => N588,
      IB => N589,
      SEL => N408_BXINV_23727,
      O => N408_F5MUX_23734
    );
  N408_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => N408_BXINV_23727
    );
  N410_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => N410_F5MUX_23759,
      O => N410
    );
  N410_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y67"
    )
    port map (
      IA => N572,
      IB => N573,
      SEL => N410_BXINV_23752,
      O => N410_F5MUX_23759
    );
  N410_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => N410_BXINV_23752
    );
  N330_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => N330_F5MUX_23784,
      O => N330
    );
  N330_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y54"
    )
    port map (
      IA => sig_tank1rom10s_2_rt_23775,
      IB => M2a_5_64_SW0,
      SEL => N330_BXINV_23777,
      O => N330_F5MUX_23784
    );
  N330_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => N330_BXINV_23777
    );
  x7_digit_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_0_F5MUX_23809,
      O => x7_digit(0)
    );
  x7_digit_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y58"
    )
    port map (
      IA => x7_Mmux_digit_4_23800,
      IB => x7_Mmux_digit_3_23807,
      SEL => x7_digit_0_BXINV_23802,
      O => x7_digit_0_F5MUX_23809
    );
  x7_digit_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_0_BXINV_23802
    );
  title_spriteon_and000087_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000087_F5MUX_23834,
      O => title_spriteon_and000087
    );
  title_spriteon_and000087_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y27"
    )
    port map (
      IA => title_spriteon_and000087_G,
      IB => title_spriteon_and0000871_23832,
      SEL => title_spriteon_and000087_BXINV_23827,
      O => title_spriteon_and000087_F5MUX_23834
    );
  title_spriteon_and000087_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => title_spriteon_and000087_BXINV_23827
    );
  N49_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N49_F5MUX_23859,
      O => N49
    );
  N49_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y56"
    )
    port map (
      IA => U3_RMcnt_Q_mux0000_5_SW01_23850,
      IB => U3_RMcnt_Q_mux0000_5_SW0,
      SEL => N49_BXINV_23852,
      O => N49_F5MUX_23859
    );
  N49_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt(5),
      O => N49_BXINV_23852
    );
  M1a_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_9_F5MUX_23884,
      O => M1a_9_Q
    );
  M1a_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y59"
    )
    port map (
      IA => N610,
      IB => N611,
      SEL => M1a_9_BXINV_23877,
      O => M1a_9_F5MUX_23884
    );
  M1a_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1a_9_BXINV_23877
    );
  M2a_7_53_G : X_LUT4
    generic map(
      INIT => X"008D",
      LOC => "SLICE_X49Y57"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N533
    );
  M2a_7_53_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_7_53_F5MUX_23909,
      O => M2a_7_53
    );
  M2a_7_53_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X49Y57"
    )
    port map (
      IA => N532,
      IB => N533,
      SEL => M2a_7_53_BXINV_23902,
      O => M2a_7_53_F5MUX_23909
    );
  M2a_7_53_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2a_7_53_BXINV_23902
    );
  M2a_7_53_F : X_LUT4
    generic map(
      INIT => X"EC00",
      LOC => "SLICE_X49Y57"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N532
    );
  M2a_8_29_G : X_LUT4
    generic map(
      INIT => X"ECBB",
      LOC => "SLICE_X38Y52"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(0),
      O => N607
    );
  M2a_8_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_8_29_F5MUX_23934,
      O => M2a_8_29
    );
  M2a_8_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y52"
    )
    port map (
      IA => N606,
      IB => N607,
      SEL => M2a_8_29_BXINV_23927,
      O => M2a_8_29_F5MUX_23934
    );
  M2a_8_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2a_8_29_BXINV_23927
    );
  M2a_8_29_F : X_LUT4
    generic map(
      INIT => X"DC33",
      LOC => "SLICE_X38Y52"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2_0_bdd20,
      ADR3 => sig_tank1rom10s(0),
      O => N606
    );
  M2a_9_33_G : X_LUT4
    generic map(
      INIT => X"ECF3",
      LOC => "SLICE_X38Y59"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N609
    );
  M2a_9_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_9_33_F5MUX_23959,
      O => M2a_9_33
    );
  M2a_9_33_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y59"
    )
    port map (
      IA => N608,
      IB => N609,
      SEL => M2a_9_33_BXINV_23952,
      O => M2a_9_33_F5MUX_23959
    );
  M2a_9_33_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2a_9_33_BXINV_23952
    );
  M2a_9_33_F : X_LUT4
    generic map(
      INIT => X"AF5D",
      LOC => "SLICE_X38Y59"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_0_bdd13_0,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N608
    );
  M1_26_1_G : X_LUT4
    generic map(
      INIT => X"0AFF",
      LOC => "SLICE_X65Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => VCC,
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(1),
      O => N549
    );
  M1_26_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_bdd0_F5MUX_23984,
      O => M1_26_bdd0
    );
  M1_26_bdd0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y76"
    )
    port map (
      IA => N548,
      IB => N549,
      SEL => M1_26_bdd0_BXINV_23976,
      O => M1_26_bdd0_F5MUX_23984
    );
  M1_26_bdd0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_26_bdd0_BXINV_23976
    );
  M1_26_1_F : X_LUT4
    generic map(
      INIT => X"ABAB",
      LOC => "SLICE_X65Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => VCC,
      O => N548
    );
  M1_1_69_G : X_LUT4
    generic map(
      INIT => X"0907",
      LOC => "SLICE_X65Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N653
    );
  M1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_1_F5MUX_24009,
      O => M1_1_Q
    );
  M1_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y90"
    )
    port map (
      IA => N652,
      IB => N653,
      SEL => M1_1_BXINV_24002,
      O => M1_1_F5MUX_24009
    );
  M1_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_1_BXINV_24002
    );
  M1_1_69_F : X_LUT4
    generic map(
      INIT => X"E306",
      LOC => "SLICE_X65Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N652
    );
  M2_0_27_G : X_LUT4
    generic map(
      INIT => X"2002",
      LOC => "SLICE_X45Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N523
    );
  M2_0_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_27_F5MUX_24034,
      O => M2_0_27
    );
  M2_0_27_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y62"
    )
    port map (
      IA => N522,
      IB => N523,
      SEL => M2_0_27_BXINVNOT,
      O => M2_0_27_F5MUX_24034
    );
  M2_0_27_BXINV : X_INV
    generic map(
      LOC => "SLICE_X45Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_761,
      O => M2_0_27_BXINVNOT
    );
  M2_0_27_F : X_LUT4
    generic map(
      INIT => X"084C",
      LOC => "SLICE_X45Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_2_Q,
      ADR2 => M2_0_bdd13_0,
      ADR3 => M2_0_bdd6_0,
      O => N522
    );
  U3_spriteonB1_cmp_le00002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_cmp_le00002_F5MUX_24059,
      O => U3_spriteonB1_cmp_le00002
    );
  U3_spriteonB1_cmp_le00002_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y29"
    )
    port map (
      IA => U3_spriteonB1_cmp_le00002_G,
      IB => U3_spriteonB1_cmp_le00001,
      SEL => U3_spriteonB1_cmp_le00002_BXINV_24052,
      O => U3_spriteonB1_cmp_le00002_F5MUX_24059
    );
  U3_spriteonB1_cmp_le00002_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_spriteonB1_cmp_le00002_BXINV_24052
    );
  M2_1_63_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_63_F5MUX_24084,
      O => M2_1_63
    );
  M2_1_63_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y69"
    )
    port map (
      IA => N530,
      IB => N531,
      SEL => M2_1_63_BXINV_24077,
      O => M2_1_63_F5MUX_24084
    );
  M2_1_63_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2_1_63_BXINV_24077
    );
  M2_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_29_F5MUX_24109,
      O => M2_29_Q
    );
  M2_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y65"
    )
    port map (
      IA => N658,
      IB => N659,
      SEL => M2_29_BXINV_24102,
      O => M2_29_F5MUX_24109
    );
  M2_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_29_BXINV_24102
    );
  M2_2_70_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_70_F5MUX_24134,
      O => M2_2_70
    );
  M2_2_70_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X50Y62"
    )
    port map (
      IA => N494,
      IB => N495,
      SEL => M2_2_70_BXINVNOT,
      O => M2_2_70_F5MUX_24134
    );
  M2_2_70_BXINV : X_INV
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_761,
      O => M2_2_70_BXINVNOT
    );
  M2_8_53_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_53_F5MUX_24159,
      O => M2_8_53
    );
  M2_8_53_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X42Y64"
    )
    port map (
      IA => N536,
      IB => N537,
      SEL => M2_8_53_BXINV_24152,
      O => M2_8_53_F5MUX_24159
    );
  M2_8_53_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_8_53_BXINV_24152
    );
  U3_N25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N25_F5MUX_24184,
      O => U3_N25
    );
  U3_N25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => U3_N25_G,
      IB => U3_red_0_328,
      SEL => U3_N25_BXINV_24177,
      O => U3_N25_F5MUX_24184
    );
  U3_N25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_N25_BXINV_24177
    );
  M2_9_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_9_31_F5MUX_24209,
      O => M2_9_31
    );
  M2_9_31_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y69"
    )
    port map (
      IA => N604,
      IB => N605,
      SEL => M2_9_31_BXINV_24202,
      O => M2_9_31_F5MUX_24209
    );
  M2_9_31_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2_9_31_BXINV_24202
    );
  M2_9_69_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_9_69_F5MUX_24234,
      O => M2_9_69
    );
  M2_9_69_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      IA => N512,
      IB => N513,
      SEL => M2_9_69_BXINV_24227,
      O => M2_9_69_F5MUX_24234
    );
  M2_9_69_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2_9_69_BXINV_24227
    );
  U3_destroy2_mux001719_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy2_mux001719_F5MUX_24259,
      O => U3_destroy2_mux001719
    );
  U3_destroy2_mux001719_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y36"
    )
    port map (
      IA => U3_destroy2_mux0017191_24246,
      IB => U3_destroy2_mux001719_F,
      SEL => U3_destroy2_mux001719_BXINV_24248,
      O => U3_destroy2_mux001719_F5MUX_24259
    );
  U3_destroy2_mux001719_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_0,
      O => U3_destroy2_mux001719_BXINV_24248
    );
  N276_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => N276_F5MUX_24284,
      O => N276
    );
  N276_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X38Y53"
    )
    port map (
      IA => N538,
      IB => N539,
      SEL => N276_BXINV_24277,
      O => N276_F5MUX_24284
    );
  N276_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => N276_BXINV_24277
    );
  M1a_20_G : X_LUT4
    generic map(
      INIT => X"2201",
      LOC => "SLICE_X64Y55"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr_4_Q,
      O => N615
    );
  M1a_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_20_F5MUX_24309,
      O => M1a_20_Q
    );
  M1a_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y55"
    )
    port map (
      IA => N614,
      IB => N615,
      SEL => M1a_20_BXINV_24302,
      O => M1a_20_F5MUX_24309
    );
  M1a_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1a_20_BXINV_24302
    );
  M1a_20_F : X_LUT4
    generic map(
      INIT => X"B654",
      LOC => "SLICE_X64Y55"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr_4_Q,
      O => N614
    );
  M1a_18_G : X_LUT4
    generic map(
      INIT => X"57E2",
      LOC => "SLICE_X66Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N613
    );
  M1a_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_18_F5MUX_24334,
      O => M1a_18_Q
    );
  M1a_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y57"
    )
    port map (
      IA => N612,
      IB => N613,
      SEL => M1a_18_BXINV_24327,
      O => M1a_18_F5MUX_24334
    );
  M1a_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M1a_18_BXINV_24327
    );
  M1a_18_F : X_LUT4
    generic map(
      INIT => X"913B",
      LOC => "SLICE_X66Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N612
    );
  M2a_9_67_SW0_G : X_LUT4
    generic map(
      INIT => X"AF0F",
      LOC => "SLICE_X39Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N515
    );
  N338_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => N338_F5MUX_24359,
      O => N338
    );
  N338_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X39Y61"
    )
    port map (
      IA => N514,
      IB => N515,
      SEL => N338_BXINV_24351,
      O => N338_F5MUX_24359
    );
  N338_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => N338_BXINV_24351
    );
  M2a_9_67_SW0_F : X_LUT4
    generic map(
      INIT => X"FBF1",
      LOC => "SLICE_X39Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_10_bdd14_0,
      O => N514
    );
  M2a_14_G : X_LUT4
    generic map(
      INIT => X"1FB8",
      LOC => "SLICE_X41Y48"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N627
    );
  M2a_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_14_F5MUX_24384,
      O => M2a_14_Q
    );
  M2a_14_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X41Y48"
    )
    port map (
      IA => N626,
      IB => N627,
      SEL => M2a_14_BXINV_24377,
      O => M2a_14_F5MUX_24384
    );
  M2a_14_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2a_14_BXINV_24377
    );
  M2a_14_F : X_LUT4
    generic map(
      INIT => X"837B",
      LOC => "SLICE_X41Y48"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N626
    );
  U3_RMcnt2_Q_mux0000_5_SW01 : X_LUT4
    generic map(
      INIT => X"EAA8",
      LOC => "SLICE_X24Y57"
    )
    port map (
      ADR0 => U3_rise2_9197,
      ADR1 => U3_RMcnt2(4),
      ADR2 => U3_RMcnt2(3),
      ADR3 => N170_0,
      O => U3_RMcnt2_Q_mux0000_5_SW0
    );
  N51_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => N51_F5MUX_24409,
      O => N51
    );
  N51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y57"
    )
    port map (
      IA => U3_RMcnt2_Q_mux0000_5_SW01_24400,
      IB => U3_RMcnt2_Q_mux0000_5_SW0,
      SEL => N51_BXINV_24402,
      O => N51_F5MUX_24409
    );
  N51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2(5),
      O => N51_BXINV_24402
    );
  U3_RMcnt2_Q_mux0000_5_SW02 : X_LUT4
    generic map(
      INIT => X"1557",
      LOC => "SLICE_X24Y57"
    )
    port map (
      ADR0 => U3_rise2_9197,
      ADR1 => U3_RMcnt2(4),
      ADR2 => U3_RMcnt2(3),
      ADR3 => N170_0,
      O => U3_RMcnt2_Q_mux0000_5_SW01_24400
    );
  U3_RMht1_not00011190_G : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X36Y56"
    )
    port map (
      ADR0 => U3_RMht1_not0001127_0,
      ADR1 => VCC,
      ADR2 => U3_RMht1_not0001_bdd1,
      ADR3 => U3_RMht1(4),
      O => N207
    );
  U3_RMht1_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001_F5MUX_24434,
      O => U3_RMht1_not0001
    );
  U3_RMht1_not0001_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y56"
    )
    port map (
      IA => N206,
      IB => N207,
      SEL => U3_RMht1_not0001_BXINV_24426,
      O => U3_RMht1_not0001_F5MUX_24434
    );
  U3_RMht1_not0001_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(5),
      O => U3_RMht1_not0001_BXINV_24426
    );
  U3_RMht1_not00011190_F : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X36Y56"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_9927,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => who_present_state_FSM_FFd2_9990,
      ADR3 => N450_0,
      O => N206
    );
  U3_C1_not000127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000127_24457,
      O => U3_C1_not000127_0
    );
  U3_C1_not000127_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not00014_O_pack_1,
      O => U3_C1_not00014_O
    );
  U3_C1_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001,
      O => U3_C1_not0001_0
    );
  U3_C1_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000183_O_pack_1,
      O => U3_C1_not000183_O
    );
  N178_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => N178,
      O => N178_0
    );
  N178_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and000112_O_pack_1,
      O => U3_RMcnt_and000112_O
    );
  nes_counter_reg_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001,
      O => nes_counter_reg_not0001_0
    );
  nes_counter_reg_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_cmp_eq0000_pack_1,
      O => nes_scalar_next_cmp_eq0000
    );
  U3_RMht2_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001,
      O => U3_RMht2_not0001_0
    );
  U3_RMht2_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not000124_O_pack_1,
      O => U3_RMht2_not000124_O
    );
  U3_rise2_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise2_and0000_SW0_O_pack_1,
      O => U3_rise2_and0000_SW0_O
    );
  nes_N11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_N11,
      O => nes_N11_0
    );
  nes_N11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_cmp_eq0000112_pack_1,
      O => nes_counter_reg_cmp_eq0000112_10015
    );
  U3_rise_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise_and0000_SW0_O_pack_1,
      O => U3_rise_and0000_SW0_O
    );
  U3_RMcnt_and0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001,
      O => U3_RMcnt_and0001_0
    );
  U3_RMcnt_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne0000115_O_pack_1,
      O => U3_Mhorz_cmp_ne0000115_O
    );
  U3_C2_not000164_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000164_24673,
      O => U3_C2_not000164_0
    );
  U3_C2_not000164_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000150_O_pack_1,
      O => U3_C2_not000150_O
    );
  U3_C2_not000188 : X_LUT4
    generic map(
      INIT => X"3230",
      LOC => "SLICE_X14Y46"
    )
    port map (
      ADR0 => U3_leftBTN_inv1_inv1_0,
      ADR1 => U3_N37_0,
      ADR2 => U3_C2_not000164_0,
      ADR3 => U3_C2_not000123_O,
      O => U3_C2_not0001
    );
  U3_C2_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001,
      O => U3_C2_not0001_0
    );
  U3_C2_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000123_O_pack_1,
      O => U3_C2_not000123_O
    );
  U3_C2_not000123 : X_LUT4
    generic map(
      INIT => X"EEEA",
      LOC => "SLICE_X14Y46"
    )
    port map (
      ADR0 => U3_C2(9),
      ADR1 => U3_C2_not000113_0,
      ADR2 => U3_C2_not00016_0,
      ADR3 => U3_C2(6),
      O => U3_C2_not000123_O_pack_1
    );
  U3_destroy1_mux001571 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X27Y40"
    )
    port map (
      ADR0 => U3_destroy1_mux001527_0,
      ADR1 => VCC,
      ADR2 => U3_destroy1_mux001562_O,
      ADR3 => VCC,
      O => U3_destroy1_mux0015
    );
  U3_destroy1 : X_LATCHE
    generic map(
      LOC => "SLICE_X27Y40",
      INIT => '0'
    )
    port map (
      I => U3_destroy1_DXMUX_24726,
      GE => VCC,
      CLK => NlwInverterSignal_U3_destroy1_CLK,
      SET => GND,
      RST => GND,
      O => U3_destroy1_10033
    );
  U3_destroy1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux0015,
      O => U3_destroy1_DXMUX_24726
    );
  U3_destroy1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux001562_O_pack_1,
      O => U3_destroy1_mux001562_O
    );
  U3_destroy1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_destroy1_CLKINVNOT
    );
  U3_destroy1_mux001562 : X_LUT4
    generic map(
      INIT => X"5040",
      LOC => "SLICE_X27Y40"
    )
    port map (
      ADR0 => U3_N29_0,
      ADR1 => U3_destroy1_mux001541_0,
      ADR2 => U3_spriteonM1_0,
      ADR3 => N300_0,
      O => U3_destroy1_mux001562_O_pack_1
    );
  U2_hcs_cmp_eq00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y29"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(0),
      ADR2 => U2_hcs(1),
      ADR3 => U2_N3,
      O => U2_hcs_cmp_eq00005_24751
    );
  U2_hcs_cmp_eq00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_cmp_eq00005_24751,
      O => U2_hcs_cmp_eq00005_0
    );
  U2_hcs_cmp_eq00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N3_pack_1,
      O => U2_N3
    );
  U2_hcs_cmp_eq000014 : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X30Y29"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => VCC,
      ADR2 => U2_hcs(5),
      ADR3 => U2_hcs(6),
      O => U2_N3_pack_1
    );
  U2_vcs_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_9,
      O => U2_vcs_9_DXMUX_24784
    );
  U2_vcs_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_cmp_eq0000_pack_1,
      O => U2_vcs_cmp_eq0000_10037
    );
  U2_vcs_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_9_CLKINV_24766
    );
  U2_vcs_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10036,
      O => U2_vcs_9_CEINV_24765
    );
  N190_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => N190,
      O => N190_0
    );
  N190_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not000137_SW0_SW0_O_pack_1,
      O => U3_RMht2_not000137_SW0_SW0_O
    );
  U3_C2_not00016_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not00016_24837,
      O => U3_C2_not00016_0
    );
  U3_C2_not00016_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not00011_O_pack_1,
      O => U3_C2_not00011_O
    );
  N450_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => N450,
      O => N450_0
    );
  N450_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not00011165_SW0_O_pack_1,
      O => U3_RMht1_not00011165_SW0_O
    );
  U3_RMht1_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_3_1_24889,
      O => U3_RMht1_3_DXMUX_24892
    );
  U3_RMht1_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_3_1_SW0_O_pack_2,
      O => U3_Result_3_1_SW0_O
    );
  U3_RMht1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_3_CLKINV_24875
    );
  U3_RMht1_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001,
      O => U3_RMht1_3_CEINV_24874
    );
  U3_RMcnt2_and0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001,
      O => U3_RMcnt2_and0001_0
    );
  U3_RMcnt2_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne0001115_O_pack_1,
      O => U3_Mhorz_cmp_ne0001115_O
    );
  N180_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => N180,
      O => N180_0
    );
  N180_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and000112_O_pack_1,
      O => U3_RMcnt2_and000112_O
    );
  U3_N14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N14,
      O => U3_N14_0
    );
  U3_N14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne000132_pack_1,
      O => U3_Mhorz_cmp_ne000132_10046
    );
  U2_hcs_cmp_eq0000111 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X35Y38"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_hcs_cmp_eq000010_10051,
      ADR3 => VCC,
      O => U2_hcs_cmp_eq0000
    );
  U2_vsenable : X_FF
    generic map(
      LOC => "SLICE_X35Y38",
      INIT => '0'
    )
    port map (
      I => U2_vsenable_DXMUX_24997,
      CE => U2_vsenable_CEINVNOT,
      CLK => U2_vsenable_CLKINV_24980,
      SET => GND,
      RST => GND,
      O => U2_vsenable_10036
    );
  U2_vsenable_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_cmp_eq0000,
      O => U2_vsenable_DXMUX_24997
    );
  U2_vsenable_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_cmp_eq000010_pack_1,
      O => U2_hcs_cmp_eq000010_10051
    );
  U2_vsenable_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vsenable_CLKINV_24980
    );
  U2_vsenable_CEINV : X_INV
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_vsenable_CEINVNOT
    );
  U2_hcs_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X35Y38"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(3),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(8),
      O => U2_hcs_cmp_eq000010_pack_1
    );
  U3_RM1_mux0002_0_11 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y58"
    )
    port map (
      ADR0 => U3_rise_9464,
      ADR1 => U3_Mhorz_cmp_ne0000113_0,
      ADR2 => U3_Mhorz_cmp_ne000065_0,
      ADR3 => U3_Mhorz_cmp_ne000032_10020,
      O => U3_N13
    );
  U3_N13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N13,
      O => U3_N13_0
    );
  U3_N13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne000032_pack_1,
      O => U3_Mhorz_cmp_ne000032_10020
    );
  U3_Mhorz_cmp_ne000032 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X32Y58"
    )
    port map (
      ADR0 => U3_RMcnt(4),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(5),
      ADR3 => U3_RMcnt(5),
      O => U3_Mhorz_cmp_ne000032_pack_1
    );
  nes_up_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X54Y18"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_counter_reg(1),
      ADR2 => nes_counter_reg(3),
      ADR3 => nes_N0,
      O => nes_up_reg_cmp_eq0000
    );
  nes_up_reg_cmp_eq0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_N0_pack_1,
      O => nes_N0
    );
  nes_a_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X54Y18"
    )
    port map (
      ADR0 => N18_0,
      ADR1 => nes_counter_reg(8),
      ADR2 => nes_counter_reg(0),
      ADR3 => nes_counter_reg(9),
      O => nes_N0_pack_1
    );
  who_delay1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay1_FXMUX_25076,
      O => who_delay1_DXMUX_25077
    );
  who_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay1_FXMUX_25076,
      O => sig_gameA_0
    );
  who_delay1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameA,
      O => who_delay1_FXMUX_25076
    );
  who_delay1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay1_10056,
      O => who_delay1_DYMUX_25063
    );
  who_delay1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => who_delay1_SRINV_25061
    );
  who_delay1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_delay1_CLKINV_25060
    );
  U3_RMht1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_an_1_mux000110_25114,
      O => x7_an_1_mux000110_0
    );
  U3_RMht1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_2_1,
      O => U3_RMht1_2_DYMUX_25105
    );
  U3_RMht1_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_2_CLKINV_25097
    );
  U3_RMht1_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001,
      O => U3_RMht1_2_CEINV_25096
    );
  U3_RMht2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => N212,
      O => N212_0
    );
  U3_RMht2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_2_2,
      O => U3_RMht2_2_DYMUX_25138
    );
  U3_RMht2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_2_CLKINV_25130
    );
  U3_RMht2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_2_CEINV_25129
    );
  nes_counter_reg_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_1,
      O => nes_counter_reg_1_DXMUX_25188
    );
  nes_counter_reg_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_0,
      O => nes_counter_reg_1_DYMUX_25173
    );
  nes_counter_reg_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_counter_reg_1_SRINV_25165
    );
  nes_counter_reg_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_1_CLKINV_25164
    );
  nes_counter_reg_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_1_CEINV_25163
    );
  nes_counter_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_3,
      O => nes_counter_reg_3_DXMUX_25234
    );
  nes_counter_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_2,
      O => nes_counter_reg_3_DYMUX_25219
    );
  nes_counter_reg_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_counter_reg_3_SRINV_25211
    );
  nes_counter_reg_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_3_CLKINV_25210
    );
  nes_counter_reg_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_3_CEINV_25209
    );
  nes_counter_reg_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_5_SRINV_25257,
      O => nes_counter_reg_5_FFY_RST
    );
  nes_counter_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X54Y10",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_5_DYMUX_25265,
      CE => nes_counter_reg_5_CEINV_25255,
      CLK => nes_counter_reg_5_CLKINV_25256,
      SET => GND,
      RST => nes_counter_reg_5_FFY_RST,
      O => nes_counter_reg(4)
    );
  nes_Mcount_counter_reg_eqn_51 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X54Y10"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_Result(5),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_5
    );
  nes_counter_reg_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_5_SRINV_25257,
      O => nes_counter_reg_5_FFX_RST
    );
  nes_counter_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X54Y10",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_5_DXMUX_25280,
      CE => nes_counter_reg_5_CEINV_25255,
      CLK => nes_counter_reg_5_CLKINV_25256,
      SET => GND,
      RST => nes_counter_reg_5_FFX_RST,
      O => nes_counter_reg(5)
    );
  nes_counter_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_5,
      O => nes_counter_reg_5_DXMUX_25280
    );
  nes_counter_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_4,
      O => nes_counter_reg_5_DYMUX_25265
    );
  nes_counter_reg_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_counter_reg_5_SRINV_25257
    );
  nes_counter_reg_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_5_CLKINV_25256
    );
  nes_counter_reg_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_5_CEINV_25255
    );
  nes_Mcount_counter_reg_eqn_41 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X54Y10"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_counter_reg(4),
      ADR2 => nes_Result(4),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_4
    );
  nes_counter_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_7,
      O => nes_counter_reg_7_DXMUX_25326
    );
  nes_counter_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_6,
      O => nes_counter_reg_7_DYMUX_25311
    );
  nes_counter_reg_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_counter_reg_7_SRINV_25303
    );
  nes_counter_reg_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_7_CLKINV_25302
    );
  nes_counter_reg_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_7_CEINV_25301
    );
  nes_counter_reg_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_9,
      O => nes_counter_reg_9_DXMUX_25372
    );
  nes_counter_reg_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_8,
      O => nes_counter_reg_9_DYMUX_25357
    );
  nes_counter_reg_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_counter_reg_9_SRINV_25349
    );
  nes_counter_reg_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_9_CLKINV_25348
    );
  nes_counter_reg_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_9_CEINV_25347
    );
  U3_RMcnt_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_Q_mux0000_0_Q,
      O => U3_RMcnt_0_DYMUX_25405
    );
  U3_RMcnt_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_0_CLKINV_25395
    );
  U3_RMcnt_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_0_CEINV_25394
    );
  U3_RMcnt_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne000065_25463,
      O => U3_Mhorz_cmp_ne000065_0
    );
  U3_RMcnt_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_Q_mux0000_3_Q,
      O => U3_RMcnt_3_DYMUX_25448
    );
  U3_RMcnt_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_3_CLKINV_25438
    );
  U3_RMcnt_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_3_CEINV_25437
    );
  U3_RMcnt_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_5_and0000,
      O => U3_RMcnt_5_FFY_RST
    );
  U3_RMcnt_5 : X_FF
    generic map(
      LOC => "SLICE_X33Y59",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_5_DYMUX_25489,
      CE => U3_RMcnt_5_CEINV_25478,
      CLK => U3_RMcnt_5_CLKINV_25479,
      SET => U3_RMcnt_5_REVUSED_25490,
      RST => U3_RMcnt_5_FFY_RST,
      O => U3_RMcnt(5)
    );
  U3_RMcnt_Maddsub_addsub0000_lut_1_1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X33Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_rise_9464,
      ADR3 => U3_RMcnt(1),
      O => U3_RMcnt_Maddsub_addsub0000_lut(1)
    );
  U3_RMcnt_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_Maddsub_addsub0000_lut(1),
      O => U3_RMcnt_Maddsub_addsub0000_lut_1_0
    );
  U3_RMcnt_5_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_5_and0001,
      O => U3_RMcnt_5_REVUSED_25490
    );
  U3_RMcnt_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_Q_mux0000_5_Q_25486,
      O => U3_RMcnt_5_DYMUX_25489
    );
  U3_RMcnt_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_5_CLKINV_25479
    );
  U3_RMcnt_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_5_CEINV_25478
    );
  U3_RMcnt_Q_mux0000_5_Q : X_LUT4
    generic map(
      INIT => X"D88D",
      LOC => "SLICE_X33Y59"
    )
    port map (
      ADR0 => U3_RMcnt_and0000,
      ADR1 => U3_RMht1(5),
      ADR2 => U3_rise_9464,
      ADR3 => N49,
      O => U3_RMcnt_Q_mux0000_5_Q_25486
    );
  U3_tank1HP_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X30Y35",
      INIT => '1'
    )
    port map (
      I => U3_tank1HP_2_DYMUX_25528,
      GE => VCC,
      CLK => NlwInverterSignal_U3_tank1HP_2_CLK,
      SET => GND,
      RST => GND,
      O => U3_tank1HP_2_Q
    );
  U3_destroy2_mux001727 : X_LUT4
    generic map(
      INIT => X"F2F0",
      LOC => "SLICE_X30Y35"
    )
    port map (
      ADR0 => U3_blue_and0000,
      ADR1 => U3_B_and0000,
      ADR2 => U3_destroy2_mux001719,
      ADR3 => U3_tank1HP_2_Q,
      O => U3_destroy2_mux001727_25536
    );
  U3_tank1HP_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy2_mux001727_25536,
      O => U3_destroy2_mux001727_0
    );
  U3_tank1HP_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1HP_mux0005_0_Q_25525,
      O => U3_tank1HP_2_DYMUX_25528
    );
  U3_tank1HP_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_tank1HP_2_CLKINVNOT
    );
  U3_tank1HP_mux0005_0_Q : X_LUT4
    generic map(
      INIT => X"DF00",
      LOC => "SLICE_X30Y35"
    )
    port map (
      ADR0 => U3_blue_and0000,
      ADR1 => U3_B_and0000,
      ADR2 => U3_spriteonM2,
      ADR3 => N4_0,
      O => U3_tank1HP_mux0005_0_Q_25525
    );
  U3_tank2HP_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N296,
      O => N296_0
    );
  U3_tank2HP_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2HP_mux0007_2_Q_25555,
      O => U3_tank2HP_0_DYMUX_25558
    );
  U3_tank2HP_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_tank2HP_0_CLKINVNOT
    );
  U3_RMcnt2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_Q_mux0000_0_Q,
      O => U3_RMcnt2_0_DYMUX_25594
    );
  U3_RMcnt2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_0_CLKINV_25584
    );
  U3_RMcnt2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_0_CEINV_25583
    );
  U3_RMcnt2_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne000165_25652,
      O => U3_Mhorz_cmp_ne000165_0
    );
  U3_RMcnt2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_Q_mux0000_3_Q,
      O => U3_RMcnt2_3_DYMUX_25637
    );
  U3_RMcnt2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_3_CLKINV_25627
    );
  U3_RMcnt2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_3_CEINV_25626
    );
  U3_RMcnt2_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_Maddsub_addsub0000_lut(1),
      O => U3_RMcnt2_Maddsub_addsub0000_lut_1_0
    );
  U3_RMcnt2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_Q_mux0000_5_Q_25675,
      O => U3_RMcnt2_5_DYMUX_25678
    );
  U3_RMcnt2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_5_CLKINV_25668
    );
  U3_RMcnt2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_5_CEINV_25667
    );
  who_present_state_FSM_FFd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_present_state_FSM_FFd1_In,
      O => who_present_state_FSM_FFd1_DYMUX_25718
    );
  who_present_state_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_present_state_FSM_FFd1_CLKINV_25709
    );
  U3_CM1_Q_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"CAAA",
      LOC => "SLICE_X28Y12"
    )
    port map (
      ADR0 => U3_CM1_add0000(0),
      ADR1 => U3_CM1_add0000_1(0),
      ADR2 => ld_0_OBUF_9793,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM1_Q_mux0000(0)
    );
  U3_CM1_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_0_and0000_pack_4,
      O => U3_CM1_0_FFY_RST
    );
  U3_CM1_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y12",
      INIT => '0'
    )
    port map (
      I => U3_CM1_0_DYMUX_25757,
      CE => U3_CM1_0_CEINV_25746,
      CLK => U3_CM1_0_CLKINV_25747,
      SET => U3_CM1_0_REVUSED_25758,
      RST => U3_CM1_0_FFY_RST,
      O => U3_CM1(0)
    );
  U3_CM1_0_and00001 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X28Y12"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => U3_CM1_add0000_1(0),
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM1_0_and0000_pack_4
    );
  U3_CM1_0_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_0_and0001,
      O => U3_CM1_0_REVUSED_25758
    );
  U3_CM1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(0),
      O => U3_CM1_0_DYMUX_25757
    );
  U3_CM1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_0_CLKINV_25747
    );
  U3_CM1_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_0_CEINV_25746
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X3Y48"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_spriteon2f_add0004_4_0,
      ADR2 => U2_hcs(4),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(4)
    );
  U3_CM1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(1),
      O => U3_CM1_1_DYMUX_25800
    );
  U3_CM1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_1_CLKINV_25789
    );
  U3_CM1_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_1_CEINV_25788
    );
  U3_CM1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(2),
      O => U3_CM1_2_DYMUX_25843
    );
  U3_CM1_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_2_CLKINV_25832
    );
  U3_CM1_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_2_CEINV_25831
    );
  U3_CM1_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(3),
      O => U3_CM1_3_DYMUX_25886
    );
  U3_CM1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_3_CLKINV_25875
    );
  U3_CM1_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_3_CEINV_25874
    );
  U3_CM2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(0),
      O => U3_CM2_0_DYMUX_25929
    );
  U3_CM2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_0_CLKINV_25919
    );
  U3_CM2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_0_CEINV_25918
    );
  U3_CM1_4_and00001 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X27Y14"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => U3_CM1_add0000_1(4),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => VCC,
      O => U3_CM1_4_and0000_pack_2
    );
  U3_CM1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(4),
      O => U3_CM1_4_DYMUX_25972
    );
  U3_CM1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_4_CLKINV_25961
    );
  U3_CM1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_4_CEINV_25960
    );
  U3_CM1_4 : X_FF
    generic map(
      LOC => "SLICE_X27Y14",
      INIT => '1'
    )
    port map (
      I => U3_CM1_4_DYMUX_25972,
      CE => U3_CM1_4_CEINV_25960,
      CLK => U3_CM1_4_CLKINV_25961,
      SET => U3_CM1_4_FFY_SET,
      RST => U3_CM1_4_FFY_RSTAND_25980,
      O => U3_CM1(4)
    );
  U3_CM1_4_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_4_and0001,
      O => U3_CM1_4_FFY_SET
    );
  U3_CM1_4_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_4_and0000_pack_2,
      O => U3_CM1_4_FFY_RSTAND_25980
    );
  U3_CM2_Q_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X14Y9"
    )
    port map (
      ADR0 => U3_CM2_sub0000(1),
      ADR1 => sig_gameA_0,
      ADR2 => VCC,
      ADR3 => U3_CM2_sub0000_0(1),
      O => U3_CM2_Q_mux0000(1)
    );
  U3_CM2_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_1_and0000_pack_2,
      O => U3_CM2_1_FFY_RST
    );
  U3_CM2_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => '0'
    )
    port map (
      I => U3_CM2_1_DYMUX_26015,
      CE => U3_CM2_1_CEINV_26003,
      CLK => U3_CM2_1_CLKINV_26004,
      SET => U3_CM2_1_REVUSED_26016,
      RST => U3_CM2_1_FFY_RST,
      O => U3_CM2(1)
    );
  U3_CM2_1_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_1_and0001,
      O => U3_CM2_1_REVUSED_26016
    );
  U3_CM2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(1),
      O => U3_CM2_1_DYMUX_26015
    );
  U3_CM2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_1_CLKINV_26004
    );
  U3_CM2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_1_CEINV_26003
    );
  U3_CM1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(5),
      O => U3_CM1_5_DYMUX_26058
    );
  U3_CM1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_5_CLKINV_26047
    );
  U3_CM1_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_5_CEINV_26046
    );
  U3_CM2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(2),
      O => U3_CM2_2_DYMUX_26101
    );
  U3_CM2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_2_CLKINV_26090
    );
  U3_CM2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_2_CEINV_26089
    );
  U3_CM1_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(6),
      O => U3_CM1_6_DYMUX_26144
    );
  U3_CM1_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_6_CLKINV_26133
    );
  U3_CM1_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_6_CEINV_26132
    );
  U3_CM2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(3),
      O => U3_CM2_3_DYMUX_26187
    );
  U3_CM2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_3_CLKINV_26176
    );
  U3_CM2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_3_CEINV_26175
    );
  U3_CM1_Q_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X26Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000_1(7),
      ADR2 => sig_gameA_0,
      ADR3 => U3_CM1_add0000(7),
      O => U3_CM1_Q_mux0000(7)
    );
  U3_CM1_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_7_and0000_pack_2,
      O => U3_CM1_7_FFY_RST
    );
  U3_CM1_7 : X_FF
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => '0'
    )
    port map (
      I => U3_CM1_7_DYMUX_26230,
      CE => U3_CM1_7_CEINV_26218,
      CLK => U3_CM1_7_CLKINV_26219,
      SET => U3_CM1_7_REVUSED_26231,
      RST => U3_CM1_7_FFY_RST,
      O => U3_CM1(7)
    );
  U3_CM1_7_and00001 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X26Y17"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => U3_CM1_add0000_1(7),
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM1_7_and0000_pack_2
    );
  U3_CM1_7_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_7_and0001,
      O => U3_CM1_7_REVUSED_26231
    );
  U3_CM1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(7),
      O => U3_CM1_7_DYMUX_26230
    );
  U3_CM1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_7_CLKINV_26219
    );
  U3_CM1_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_7_CEINV_26218
    );
  U3_CM2_Q_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X16Y10"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_CM2_sub0000(4),
      ADR2 => U3_CM2_sub0000_0(4),
      ADR3 => VCC,
      O => U3_CM2_Q_mux0000(4)
    );
  U3_CM2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(4),
      O => U3_CM2_4_DYMUX_26273
    );
  U3_CM2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_4_CLKINV_26262
    );
  U3_CM2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_4_CEINV_26261
    );
  U3_CM1_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(8),
      O => U3_CM1_8_DYMUX_26316
    );
  U3_CM1_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_8_CLKINV_26305
    );
  U3_CM1_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_8_CEINV_26304
    );
  U3_CM2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(5),
      O => U3_CM2_5_DYMUX_26359
    );
  U3_CM2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_5_CLKINV_26348
    );
  U3_CM2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_5_CEINV_26347
    );
  U3_CM1_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(9),
      O => U3_CM1_9_DYMUX_26402
    );
  U3_CM1_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_9_CLKINV_26391
    );
  U3_CM1_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_9_CEINV_26390
    );
  U3_CM2_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(6),
      O => U3_CM2_6_DYMUX_26445
    );
  U3_CM2_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_6_CLKINV_26434
    );
  U3_CM2_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_6_CEINV_26433
    );
  U3_CM2_6_and00001 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X16Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_CM2_sub0000(6),
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM2_6_and0000_pack_2
    );
  U3_CM2_Q_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X17Y13"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_CM2_sub0000(7),
      ADR2 => U3_CM2_sub0000_0(7),
      ADR3 => VCC,
      O => U3_CM2_Q_mux0000(7)
    );
  U3_CM2_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_7_and0000_pack_2,
      O => U3_CM2_7_FFY_RST
    );
  U3_CM2_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => '0'
    )
    port map (
      I => U3_CM2_7_DYMUX_26488,
      CE => U3_CM2_7_CEINV_26476,
      CLK => U3_CM2_7_CLKINV_26477,
      SET => U3_CM2_7_REVUSED_26489,
      RST => U3_CM2_7_FFY_RST,
      O => U3_CM2(7)
    );
  U3_CM2_7_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_7_and0001,
      O => U3_CM2_7_REVUSED_26489
    );
  U3_CM2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(7),
      O => U3_CM2_7_DYMUX_26488
    );
  U3_CM2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_7_CLKINV_26477
    );
  U3_CM2_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_7_CEINV_26476
    );
  U3_CM2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(8),
      O => U3_CM2_8_DYMUX_26531
    );
  U3_CM2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_8_CLKINV_26520
    );
  U3_CM2_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_8_CEINV_26519
    );
  U3_CM2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(9),
      O => U3_CM2_9_DYMUX_26574
    );
  U3_CM2_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_9_CLKINV_26563
    );
  U3_CM2_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_9_CEINV_26562
    );
  U3_RM1_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(8),
      O => U3_RM1_1_DXMUX_26630
    );
  U3_RM1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(9),
      O => U3_RM1_1_DYMUX_26614
    );
  U3_RM1_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_1_SRINV_26604
    );
  U3_RM1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_1_CLKINV_26603
    );
  U3_RM1_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_1_CEINV_26602
    );
  U3_RM1_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(6),
      O => U3_RM1_3_DXMUX_26674
    );
  U3_RM1_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(7),
      O => U3_RM1_3_DYMUX_26658
    );
  U3_RM1_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_3_SRINV_26648
    );
  U3_RM1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_3_CLKINV_26647
    );
  U3_RM1_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_3_CEINV_26646
    );
  U3_RM2_mux0002_8_1 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X22Y57"
    )
    port map (
      ADR0 => U3_N14_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM2_share0000(1),
      O => U3_RM2_mux0002(8)
    );
  U3_RM2_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => '0'
    )
    port map (
      I => U3_RM2_1_DXMUX_26719,
      CE => U3_RM2_1_CEINV_26691,
      CLK => U3_RM2_1_CLKINV_26692,
      SET => U3_RM2_1_SRINV_26693,
      RST => GND,
      O => U3_RM2(1)
    );
  U3_RM2_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(8),
      O => U3_RM2_1_DXMUX_26719
    );
  U3_RM2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(9),
      O => U3_RM2_1_DYMUX_26703
    );
  U3_RM2_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_1_SRINV_26693
    );
  U3_RM2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_1_CLKINV_26692
    );
  U3_RM2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_1_CEINV_26691
    );
  U3_RM2_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => '0'
    )
    port map (
      I => U3_RM2_1_DYMUX_26703,
      CE => U3_RM2_1_CEINV_26691,
      CLK => U3_RM2_1_CLKINV_26692,
      SET => U3_RM2_1_SRINV_26693,
      RST => GND,
      O => U3_RM2(0)
    );
  U3_RM1_mux0002_4_1 : X_LUT4
    generic map(
      INIT => X"DDDD",
      LOC => "SLICE_X32Y64"
    )
    port map (
      ADR0 => U3_N13_0,
      ADR1 => U3_RM1_share0000(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM1_mux0002(4)
    );
  U3_RM1_4 : X_FF
    generic map(
      LOC => "SLICE_X32Y64",
      INIT => '0'
    )
    port map (
      I => U3_RM1_5_DYMUX_26747,
      CE => U3_RM1_5_CEINV_26735,
      CLK => U3_RM1_5_CLKINV_26736,
      SET => U3_RM1_5_SRINV_26737,
      RST => GND,
      O => U3_RM1(4)
    );
  U3_RM1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(4),
      O => U3_RM1_5_DXMUX_26763
    );
  U3_RM1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(5),
      O => U3_RM1_5_DYMUX_26747
    );
  U3_RM1_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_5_SRINV_26737
    );
  U3_RM1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_5_CLKINV_26736
    );
  U3_RM1_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_5_CEINV_26735
    );
  U3_RM1_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X32Y64"
    )
    port map (
      ADR0 => U3_N13_0,
      ADR1 => VCC,
      ADR2 => U3_RM1_share0000(4),
      ADR3 => VCC,
      O => U3_RM1_mux0002(5)
    );
  U3_RM2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(6),
      O => U3_RM2_3_DXMUX_26808
    );
  U3_RM2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(7),
      O => U3_RM2_3_DYMUX_26792
    );
  U3_RM2_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_3_SRINV_26782
    );
  U3_RM2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_3_CLKINV_26781
    );
  U3_RM2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_3_CEINV_26780
    );
  U3_RM1_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(2),
      O => U3_RM1_7_DXMUX_26853
    );
  U3_RM1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(3),
      O => U3_RM1_7_DYMUX_26837
    );
  U3_RM1_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_7_SRINV_26827
    );
  U3_RM1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_7_CLKINV_26826
    );
  U3_RM1_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_7_CEINV_26825
    );
  U3_RM2_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(4),
      O => U3_RM2_5_DXMUX_26897
    );
  U3_RM2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(5),
      O => U3_RM2_5_DYMUX_26881
    );
  U3_RM2_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_5_SRINV_26871
    );
  U3_RM2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_5_CLKINV_26870
    );
  U3_RM2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_5_CEINV_26869
    );
  U3_RM1_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(0),
      O => U3_RM1_9_DXMUX_26942
    );
  U3_RM1_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(1),
      O => U3_RM1_9_DYMUX_26926
    );
  U3_RM1_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_9_SRINV_26916
    );
  U3_RM1_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_9_CLKINV_26915
    );
  U3_RM1_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_9_CEINV_26914
    );
  U3_RM2_6 : X_FF
    generic map(
      LOC => "SLICE_X22Y61",
      INIT => '1'
    )
    port map (
      I => U3_RM2_7_DYMUX_26971,
      CE => U3_RM2_7_CEINV_26959,
      CLK => U3_RM2_7_CLKINV_26960,
      SET => U3_RM2_7_SRINV_26961,
      RST => GND,
      O => U3_RM2(6)
    );
  U3_RM2_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X22Y61"
    )
    port map (
      ADR0 => U3_RM2_share0000(7),
      ADR1 => U3_N14_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM2_mux0002(2)
    );
  U3_RM2_7 : X_FF
    generic map(
      LOC => "SLICE_X22Y61",
      INIT => '1'
    )
    port map (
      I => U3_RM2_7_DXMUX_26987,
      CE => U3_RM2_7_CEINV_26959,
      CLK => U3_RM2_7_CLKINV_26960,
      SET => U3_RM2_7_SRINV_26961,
      RST => GND,
      O => U3_RM2(7)
    );
  U3_RM2_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(2),
      O => U3_RM2_7_DXMUX_26987
    );
  U3_RM2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(3),
      O => U3_RM2_7_DYMUX_26971
    );
  U3_RM2_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_7_SRINV_26961
    );
  U3_RM2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_7_CLKINV_26960
    );
  U3_RM2_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_7_CEINV_26959
    );
  U3_RM2_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"FF33",
      LOC => "SLICE_X22Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N14_0,
      ADR2 => VCC,
      ADR3 => U3_RM2_share0000(6),
      O => U3_RM2_mux0002(3)
    );
  U3_RM2_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(0),
      O => U3_RM2_9_DXMUX_27031
    );
  U3_RM2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(1),
      O => U3_RM2_9_DYMUX_27015
    );
  U3_RM2_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_9_SRINV_27005
    );
  U3_RM2_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_9_CLKINV_27004
    );
  U3_RM2_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_9_CEINV_27003
    );
  U3_RM2_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"F0FF",
      LOC => "SLICE_X22Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM2_share0000(8),
      ADR3 => U3_N14_0,
      O => U3_RM2_mux0002(1)
    );
  U2_hcs_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_1,
      O => U2_hcs_1_DXMUX_27074
    );
  U2_hcs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_0,
      O => U2_hcs_1_DYMUX_27059
    );
  U2_hcs_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_hcs_1_SRINV_27050
    );
  U2_hcs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_1_CLKINV_27049
    );
  U2_hcs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_3,
      O => U2_hcs_3_DXMUX_27116
    );
  U2_hcs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_2,
      O => U2_hcs_3_DYMUX_27101
    );
  U2_hcs_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_hcs_3_SRINV_27092
    );
  U2_hcs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_3_CLKINV_27091
    );
  U2_hcs_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_5,
      O => U2_hcs_5_DXMUX_27158
    );
  U2_hcs_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_4,
      O => U2_hcs_5_DYMUX_27143
    );
  U2_hcs_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_hcs_5_SRINV_27134
    );
  U2_hcs_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_5_CLKINV_27133
    );
  U2_hcs_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_7,
      O => U2_hcs_7_DXMUX_27200
    );
  U2_hcs_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_6,
      O => U2_hcs_7_DYMUX_27185
    );
  U2_hcs_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_hcs_7_SRINV_27176
    );
  U2_hcs_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_7_CLKINV_27175
    );
  U2_hcs_9_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_9_SRINV_27218,
      O => U2_hcs_9_FFY_RST
    );
  U2_hcs_8 : X_FF
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => '0'
    )
    port map (
      I => U2_hcs_9_DYMUX_27227,
      CE => VCC,
      CLK => U2_hcs_9_CLKINV_27217,
      SET => GND,
      RST => U2_hcs_9_FFY_RST,
      O => U2_hcs(8)
    );
  U2_Mcount_hcs_eqn_91 : X_LUT4
    generic map(
      INIT => X"3F00",
      LOC => "SLICE_X24Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => U2_hcs_cmp_eq000010_10051,
      ADR3 => U2_Result_9_1,
      O => U2_Mcount_hcs_eqn_9
    );
  U2_hcs_9_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_9_SRINV_27218,
      O => U2_hcs_9_FFX_RST
    );
  U2_hcs_9 : X_FF
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => '0'
    )
    port map (
      I => U2_hcs_9_DXMUX_27242,
      CE => VCC,
      CLK => U2_hcs_9_CLKINV_27217,
      SET => GND,
      RST => U2_hcs_9_FFX_RST,
      O => U2_hcs(9)
    );
  U2_hcs_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_9,
      O => U2_hcs_9_DXMUX_27242
    );
  U2_hcs_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_8,
      O => U2_hcs_9_DYMUX_27227
    );
  U2_hcs_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_hcs_9_SRINV_27218
    );
  U2_hcs_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_9_CLKINV_27217
    );
  U2_Mcount_hcs_eqn_81 : X_LUT4
    generic map(
      INIT => X"4C4C",
      LOC => "SLICE_X24Y31"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => U2_Result_8_1,
      ADR2 => U2_hcs_cmp_eq000010_10051,
      ADR3 => VCC,
      O => U2_Mcount_hcs_eqn_8
    );
  U2_vcs_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_1,
      O => U2_vcs_1_DXMUX_27287
    );
  U2_vcs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_0,
      O => U2_vcs_1_DYMUX_27270
    );
  U2_vcs_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_vcs_1_SRINV_27260
    );
  U2_vcs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_1_CLKINV_27259
    );
  U2_vcs_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10036,
      O => U2_vcs_1_CEINV_27258
    );
  U2_vcs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_3,
      O => U2_vcs_3_DXMUX_27333
    );
  U2_vcs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_2,
      O => U2_vcs_3_DYMUX_27316
    );
  U2_vcs_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_vcs_3_SRINV_27306
    );
  U2_vcs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_3_CLKINV_27305
    );
  U2_vcs_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10036,
      O => U2_vcs_3_CEINV_27304
    );
  U2_vcs_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_5,
      O => U2_vcs_5_DXMUX_27379
    );
  U2_vcs_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_4,
      O => U2_vcs_5_DYMUX_27362
    );
  U2_vcs_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_vcs_5_SRINV_27352
    );
  U2_vcs_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_5_CLKINV_27351
    );
  U2_vcs_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10036,
      O => U2_vcs_5_CEINV_27350
    );
  U2_vcs_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_7,
      O => U2_vcs_7_DXMUX_27425
    );
  U2_vcs_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_6,
      O => U2_vcs_7_DYMUX_27408
    );
  U2_vcs_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_vcs_7_SRINV_27398
    );
  U2_vcs_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_7_CLKINV_27397
    );
  U2_vcs_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10036,
      O => U2_vcs_7_CEINV_27396
    );
  U2_Mcount_vcs_eqn_81 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X50Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs_cmp_eq0000_10037,
      ADR2 => VCC,
      ADR3 => U2_Result(8),
      O => U2_Mcount_vcs_eqn_8
    );
  U2_vcs_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_vcs_8_FFY_RST
    );
  U2_vcs_8 : X_FF
    generic map(
      LOC => "SLICE_X50Y41",
      INIT => '0'
    )
    port map (
      I => U2_vcs_8_DYMUX_27451,
      CE => U2_vcs_8_CEINV_27439,
      CLK => U2_vcs_8_CLKINV_27440,
      SET => GND,
      RST => U2_vcs_8_FFY_RST,
      O => U2_vcs(8)
    );
  U2_vcs_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_8,
      O => U2_vcs_8_DYMUX_27451
    );
  U2_vcs_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_8_CLKINV_27440
    );
  U2_vcs_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10036,
      O => U2_vcs_8_CEINV_27439
    );
  nes_scalar_reg_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X50Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_reg_1_SRINV_27468,
      O => nes_scalar_reg_1_FFY_RST
    );
  nes_scalar_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X50Y1",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_1_DYMUX_27478,
      CE => VCC,
      CLK => nes_scalar_reg_1_CLKINV_27467,
      SET => GND,
      RST => nes_scalar_reg_1_FFY_RST,
      O => nes_scalar_reg(0)
    );
  nes_scalar_next_1_1 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X50Y1"
    )
    port map (
      ADR0 => nes_scalar_next_addsub0000(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(1)
    );
  nes_scalar_reg_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(1),
      O => nes_scalar_reg_1_DXMUX_27494
    );
  nes_scalar_reg_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(0),
      O => nes_scalar_reg_1_DYMUX_27478
    );
  nes_scalar_reg_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_scalar_reg_1_SRINV_27468
    );
  nes_scalar_reg_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_1_CLKINV_27467
    );
  nes_scalar_next_0_1 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X50Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_next_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => nes_scalar_next_addsub0000(0),
      O => nes_scalar_next(0)
    );
  nes_scalar_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(3),
      O => nes_scalar_reg_3_DXMUX_27536
    );
  nes_scalar_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(2),
      O => nes_scalar_reg_3_DYMUX_27520
    );
  nes_scalar_reg_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_scalar_reg_3_SRINV_27510
    );
  nes_scalar_reg_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_3_CLKINV_27509
    );
  nes_scalar_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(5),
      O => nes_scalar_reg_5_DXMUX_27578
    );
  nes_scalar_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(4),
      O => nes_scalar_reg_5_DYMUX_27562
    );
  nes_scalar_reg_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_scalar_reg_5_SRINV_27552
    );
  nes_scalar_reg_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_5_CLKINV_27551
    );
  nes_scalar_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(7),
      O => nes_scalar_reg_7_DXMUX_27620
    );
  nes_scalar_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(6),
      O => nes_scalar_reg_7_DYMUX_27604
    );
  nes_scalar_reg_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_scalar_reg_7_SRINV_27594
    );
  nes_scalar_reg_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_7_CLKINV_27593
    );
  nes_scalar_reg_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(9),
      O => nes_scalar_reg_9_DXMUX_27662
    );
  nes_scalar_reg_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(8),
      O => nes_scalar_reg_9_DYMUX_27646
    );
  nes_scalar_reg_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => nes_scalar_reg_9_SRINV_27636
    );
  nes_scalar_reg_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_9_CLKINV_27635
    );
  U3_CM1_0_and00011 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X29Y17"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => VCC,
      ADR2 => U3_CM1_add0000_1(0),
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM1_0_and0001
    );
  U3_CM1_9_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X29Y17"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_CM1_add0000_1(9),
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM1_9_and0001
    );
  U3_CM1_1_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X21Y13"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_CM1_add0000_1(1),
      ADR2 => ld_0_OBUF_9793,
      ADR3 => VCC,
      O => U3_CM1_1_and0001
    );
  U3_CM2_5_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X21Y13"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_CM2_sub0000(5),
      ADR2 => ld_0_OBUF_9793,
      ADR3 => VCC,
      O => U3_CM2_5_and0001
    );
  nes_a_reg_cmp_eq00002 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X47Y25"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_counter_reg(3),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(2),
      O => nes_a_reg_cmp_eq0000
    );
  nes_left_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X47Y25"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_counter_reg(3),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(2),
      O => nes_left_reg_cmp_eq0000
    );
  selector_blue_0_53_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_blue_0_53_27762,
      O => selector_blue_0_53_0
    );
  selector_blue_0_53_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N434_pack_1,
      O => N434
    );
  U3_spriteonM1_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(5),
      O => U3_spriteonM1_addsub0000_5_0
    );
  U3_spriteonM2_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(5),
      O => U3_spriteonM2_addsub0000_5_0
    );
  U3_spriteonM2_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(4),
      O => U3_spriteonM2_addsub0000_4_0
    );
  U3_spriteonM1_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(4),
      O => U3_spriteonM1_addsub0000_4_0
    );
  U3_spriteonM1_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(7),
      O => U3_spriteonM1_addsub0000_7_0
    );
  U3_Madd_spriteon1_addsub0001_lut_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_lut(7),
      O => U3_Madd_spriteon1_addsub0001_lut_7_0
    );
  U3_Madd_spriteon1_addsub0001_lut_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000110_27851,
      O => U3_C1_not000110_0
    );
  selector_blue_1_46_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_blue_1_46_27882,
      O => selector_blue_1_46_0
    );
  selector_blue_1_46_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N448_pack_1,
      O => N448
    );
  U3_Madd_spriteon1_addsub0001_lut_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_lut(6),
      O => U3_Madd_spriteon1_addsub0001_lut_6_0
    );
  U3_Madd_spriteon1_addsub0001_lut_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000147_27898,
      O => U3_C1_not000147_0
    );
  U3_RM1_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000,
      O => U3_RM1_and0000_0
    );
  U3_RM1_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_0_OBUF_pack_1,
      O => ld_0_OBUF_9793
    );
  N4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N4,
      O => N4_0
    );
  N4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_1_OBUF_pack_1,
      O => ld_1_OBUF_9794
    );
  screenstate_present_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X42Y34"
    )
    port map (
      ADR0 => ld_2_OBUF_9795,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd2_10148,
      O => screenstate_present_state_FSM_FFd1_In
    );
  screenstate_present_state_FSM_FFd1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X42Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_SRINV_27970,
      O => screenstate_present_state_FSM_FFd1_FFX_RST
    );
  screenstate_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X42Y34",
      INIT => '0'
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_DXMUX_27994,
      CE => VCC,
      CLK => screenstate_present_state_FSM_FFd1_CLKINV_27969,
      SET => GND,
      RST => screenstate_present_state_FSM_FFd1_FFX_RST,
      O => screenstate_present_state_FSM_FFd1_8949
    );
  screenstate_present_state_FSM_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_In,
      O => screenstate_present_state_FSM_FFd1_DXMUX_27994
    );
  screenstate_present_state_FSM_FFd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_BYINV_27971,
      O => screenstate_present_state_FSM_FFd1_DYMUX_27980
    );
  screenstate_present_state_FSM_FFd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_2_OBUF_pack_3,
      O => ld_2_OBUF_9795
    );
  screenstate_present_state_FSM_FFd1_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => screenstate_present_state_FSM_FFd1_BYINV_27971
    );
  screenstate_present_state_FSM_FFd1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => screenstate_present_state_FSM_FFd1_SRINV_27970
    );
  screenstate_present_state_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_present_state_FSM_FFd1_CLKINV_27969
    );
  screenstate_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X42Y34",
      INIT => '0'
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_DYMUX_27980,
      CE => VCC,
      CLK => screenstate_present_state_FSM_FFd1_CLKINV_27969,
      SET => screenstate_present_state_FSM_FFd1_SRINV_27970,
      RST => GND,
      O => screenstate_present_state_FSM_FFd2_10148
    );
  bounce_outp_3_1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X53Y34"
    )
    port map (
      ADR0 => bounce_delay1(3),
      ADR1 => bounce_delay3(3),
      ADR2 => bounce_delay2(3),
      ADR3 => VCC,
      O => ld_3_OBUF_28010
    );
  bounce_outp_4_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X50Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay1(4),
      ADR2 => bounce_delay3(4),
      ADR3 => bounce_delay2(4),
      O => ld_4_OBUF_28022
    );
  ld_5_OBUF_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_5_OBUF_28034,
      O => ld_5_OBUF_0
    );
  bounce_outp_5_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X44Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay1(5),
      ADR2 => bounce_delay2(5),
      ADR3 => bounce_delay3(5),
      O => ld_5_OBUF_28034
    );
  U3_RMht1_not000110_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not000110_28058,
      O => U3_RMht1_not000110_0
    );
  U3_RMht1_not000110_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_6_OBUF_pack_1,
      O => ld_6_OBUF_9799
    );
  U3_leftBTN_inv1_inv1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_leftBTN_inv1_inv1,
      O => U3_leftBTN_inv1_inv1_0
    );
  U3_leftBTN_inv1_inv1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_7_OBUF_28075,
      O => ld_7_OBUF_0
    );
  U3_N90_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N90,
      O => U3_N90_0
    );
  U3_N90_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0001156_pack_1,
      O => U3_blue_and0001156_10171
    );
  U3_B_mux001618_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux001618_28178,
      O => U3_B_mux001618_0
    );
  U3_B_mux001618_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux001612_pack_1,
      O => U3_B_mux001612_10175
    );
  U3_B_mux001685_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux001685_28202,
      O => U3_B_mux001685_0
    );
  U3_B_mux001685_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux001662_pack_1,
      O => U3_B_mux001662_10180
    );
  M2_0_bdd6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd6,
      O => M2_0_bdd6_0
    );
  M2_0_bdd6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => N158_pack_1,
      O => N158
    );
  M2_0_bdd13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd13,
      O => M2_0_bdd13_0
    );
  M2_0_bdd13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => N149_pack_1,
      O => N149
    );
  N184_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => N184,
      O => N184_0
    );
  N184_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0000_cy(7),
      O => U3_Madd_spriteon1_addsub0000_cy_7_0
    );
  U3_green_1_145 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_green_1_138_10186,
      ADR3 => U3_spriteonB4_0,
      O => U3_N1
    );
  U3_N1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N1,
      O => U3_N1_0
    );
  U3_N1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N372,
      O => N372_0
    );
  selector_red_1_9_SW0 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonB2_0,
      ADR2 => U3_spriteonB3_0,
      ADR3 => U3_spriteonB4_0,
      O => N372
    );
  U3_RMcnt_3_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X34Y60"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => sig_tank2,
      ADR2 => U3_RMht1(3),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_RMcnt_3_and0001
    );
  U3_RMcnt_3_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X34Y60"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => sig_tank2,
      ADR2 => U3_RMht1(3),
      ADR3 => ld_0_OBUF_9793,
      O => U3_RMcnt_3_and0000
    );
  selector_blue_1_17 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X26Y30"
    )
    port map (
      ADR0 => U3_blue_and0002,
      ADR1 => VCC,
      ADR2 => U3_tank2HP_0_Q,
      ADR3 => U3_tank2HP_2_Q,
      O => selector_blue_1_17_28346
    );
  selector_blue_1_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_blue_1_17_28346,
      O => selector_blue_1_17_0
    );
  selector_blue_1_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N352,
      O => N352_0
    );
  selector_red_2_20_SW0 : X_LUT4
    generic map(
      INIT => X"F011",
      LOC => "SLICE_X26Y30"
    )
    port map (
      ADR0 => U3_N281,
      ADR1 => U3_spriteonB3_0,
      ADR2 => U3_tank2HP_0_Q,
      ADR3 => U3_blue_and0002,
      O => N352
    );
  U3_destroy1_mux001527_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux001527_28370,
      O => U3_destroy1_mux001527_0
    );
  U3_destroy1_mux001527_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => N304_pack_1,
      O => N304
    );
  U3_spriteonB2_and00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB2_and00005_28394,
      O => U3_spriteonB2_and00005_0
    );
  U3_spriteonB2_and00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_cmp_lt0000212_28387,
      O => U3_spriteonB1_cmp_lt0000212_0
    );
  N26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => N26,
      O => N26_0
    );
  N26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameDown_pack_1,
      O => sig_gameDown
    );
  U3_spriteon1_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon1_addsub0001(9),
      O => U3_spriteon1_addsub0001_9_0
    );
  U3_spriteon1_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_cy_7_pack_1,
      O => U3_Madd_spriteon1_addsub0001_cy_7_Q
    );
  N366_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => N366,
      O => N366_0
    );
  N366_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5_and000012_pack_1,
      O => U3_spriteonB5_and000012_10196
    );
  ja2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_cmp_eq0000125_pack_1,
      O => nes_counter_reg_cmp_eq0000125_10014
    );
  U3_spriteonB5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5,
      O => U3_spriteonB5_0
    );
  U3_spriteonB5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5_and000039_pack_1,
      O => U3_spriteonB5_and000039_10200
    );
  U3_CM2_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000,
      O => U3_CM2_and0000_0
    );
  U3_CM2_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000,
      O => U3_CM1_and0000_0
    );
  N210_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N210,
      O => N210_0
    );
  N210_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux0016128_pack_1,
      O => U3_B_mux0016128_10202
    );
  who_delay3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => who_delay3_FFY_RST
    );
  who_delay3 : X_FF
    generic map(
      LOC => "SLICE_X30Y36",
      INIT => '0'
    )
    port map (
      I => who_delay3_DYMUX_28596,
      CE => VCC,
      CLK => who_delay3_CLKINV_28593,
      SET => GND,
      RST => who_delay3_FFY_RST,
      O => who_delay3_10206
    );
  who_delay3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay2_10061,
      O => who_delay3_DYMUX_28596
    );
  who_delay3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_delay3_CLKINV_28593
    );
  U3_green_2_32_SW0 : X_LUT4
    generic map(
      INIT => X"B3A0",
      LOC => "SLICE_X32Y35"
    )
    port map (
      ADR0 => U3_B_10208,
      ADR1 => U3_destroy1_10033,
      ADR2 => U3_N0,
      ADR3 => U3_spriteonM1_0,
      O => N153
    );
  N153_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N153,
      O => N153_0
    );
  N153_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N0_pack_1,
      O => U3_N0
    );
  U3_red_0_11 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y35"
    )
    port map (
      ADR0 => U3_tank2Angle10s_0,
      ADR1 => U3_tank2Angle1s_0,
      ADR2 => U3_tank1Angle10s_0,
      ADR3 => U3_tank1Angle1s_0,
      O => U3_N0_pack_1
    );
  U3_green_2_132 : X_LUT4
    generic map(
      INIT => X"A2A0",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => vidon,
      ADR1 => U3_N29_0,
      ADR2 => U3_green_2_17,
      ADR3 => U3_green_2_112_0,
      O => U3_N15
    );
  U3_N15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N15,
      O => U3_N15_0
    );
  U3_N15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_green_2_17_pack_1,
      O => U3_green_2_17
    );
  U3_red_0_37 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_blue_and0000,
      ADR2 => U3_B_and0000,
      ADR3 => U3_tank1HP_0_Q,
      O => U3_green_2_17_pack_1
    );
  U3_spriteonB3_cmp_le0000112_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_cmp_le0000112_28672,
      O => U3_spriteonB3_cmp_le0000112_0
    );
  U3_spriteonB3_cmp_le0000112_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000041_28665,
      O => U3_spriteonGrnd_and000041_0
    );
  U3_spriteonB1_and0000113_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and0000113,
      O => U3_spriteonB1_and0000113_0
    );
  U3_spriteonB1_and0000113_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000017_28687,
      O => U3_spriteonGrnd_and000017_0
    );
  U3_spriteonGrnd_and0000117_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and0000117_28720,
      O => U3_spriteonGrnd_and0000117_0
    );
  U3_spriteonGrnd_and0000117_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000063_pack_1,
      O => U3_spriteonGrnd_and000063_10219
    );
  U3_Madd_spriteon2_addsub0000_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(8),
      O => U3_Madd_spriteon2_addsub0000_lut_8_0
    );
  U3_Madd_spriteon2_addsub0000_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000113_28735,
      O => U3_C2_not000113_0
    );
  N438_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y91",
      PATHPULSE => 555 ps
    )
    port map (
      I => N438,
      O => N438_0
    );
  U3_N82_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N82,
      O => U3_N82_0
    );
  U3_N82_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => N224_pack_1,
      O => N224
    );
  N151_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => N151,
      O => N151_0
    );
  N151_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_an_2_mux000117_28796,
      O => x7_an_2_mux000117_0
    );
  U3_tank1rom10s_sub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001(6),
      O => U3_tank1rom10s_sub0001_6_0
    );
  U3_tank1rom10s_sub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001(5),
      O => U3_tank1rom10s_sub0001_5_0
    );
  U3_tank1rom10s_sub0001_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001(4),
      O => U3_tank1rom10s_sub0001_4_0
    );
  U3_tank1rom10s_sub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001(7),
      O => U3_tank1rom10s_sub0001_7_0
    );
  title_spriteon_and0000124_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000124_28876,
      O => title_spriteon_and0000124_0
    );
  title_spriteon_and0000124_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000119_pack_1,
      O => title_spriteon_and0000119_10226
    );
  selector_green_0_103_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_0_103_28900,
      O => selector_green_0_103_0
    );
  selector_green_0_103_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_pack_1,
      O => title_spriteon
    );
  selector_green_0_103 : X_LUT4
    generic map(
      INIT => X"A022",
      LOC => "SLICE_X22Y32"
    )
    port map (
      ADR0 => selector_green_0_98_0,
      ADR1 => title_green_cmp_lt0000_0,
      ADR2 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta,
      ADR3 => title_spriteon,
      O => selector_green_0_103_28900
    );
  U3_spriteonGrnd_and000063_SW0 : X_LUT4
    generic map(
      INIT => X"BFFF",
      LOC => "SLICE_X37Y35"
    )
    port map (
      ADR0 => title_spriteon_and0000169_10194,
      ADR1 => U2_vcs(6),
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(8),
      O => N290
    );
  N290_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N290,
      O => N290_0
    );
  N290_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000169_pack_1,
      O => title_spriteon_and0000169_10194
    );
  title_spriteon_and0000169 : X_LUT4
    generic map(
      INIT => X"3FFF",
      LOC => "SLICE_X37Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => title_spriteon_and0000169_pack_1
    );
  title_spriteon_and0000205 : X_LUT4
    generic map(
      INIT => X"0D05",
      LOC => "SLICE_X34Y34"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => title_spriteon_and0000169_10194,
      ADR2 => U2_vcs(7),
      ADR3 => title_spriteon_and0000178_10234,
      O => title_spriteon_and0000205_28948
    );
  title_spriteon_and0000205_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000205_28948,
      O => title_spriteon_and0000205_0
    );
  title_spriteon_and0000205_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000178_pack_1,
      O => title_spriteon_and0000178_10234
    );
  title_spriteon_and0000178 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X34Y34"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(5),
      ADR3 => VCC,
      O => title_spriteon_and0000178_pack_1
    );
  U3_RMcnt2_2_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X26Y55"
    )
    port map (
      ADR0 => sig_tank1,
      ADR1 => U3_RMht2(2),
      ADR2 => ld_0_OBUF_9793,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_RMcnt2_2_and0001
    );
  U3_RMcnt2_2_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X26Y55"
    )
    port map (
      ADR0 => sig_tank1,
      ADR1 => ld_0_OBUF_9793,
      ADR2 => U3_RMht2(2),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_RMcnt2_2_and0000
    );
  N214_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => N214,
      O => N214_0
    );
  N214_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => N360,
      O => N360_0
    );
  who_present_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_present_state_FSM_FFd2_In,
      O => who_present_state_FSM_FFd2_DXMUX_29027
    );
  who_present_state_FSM_FFd2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_present_state_FSM_N0_pack_2,
      O => who_present_state_FSM_N0
    );
  who_present_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_present_state_FSM_FFd2_CLKINV_29009
    );
  N57_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N57,
      O => N57_0
    );
  N57_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_cmp_le0000128_29047,
      O => U3_spriteonB3_cmp_le0000128_0
    );
  U3_spriteonB3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3,
      O => U3_spriteonB3_0
    );
  U3_spriteonB3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_cmp_le00002_pack_1,
      O => U3_spriteonB3_cmp_le00002
    );
  ja3_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N284_pack_1,
      O => N284
    );
  N294_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N294,
      O => N294_0
    );
  N294_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N440_pack_1,
      O => N440
    );
  U3_tank2Angle10s_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2Angle10s,
      O => U3_tank2Angle10s_0
    );
  U3_tank2Angle10s_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2Angle1s,
      O => U3_tank2Angle1s_0
    );
  U3_CM1_3_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X20Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => ld_0_OBUF_9793,
      ADR2 => U3_CM1_add0000_1(3),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM1_3_and0001
    );
  U3_CM2_7_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X20Y12"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => U3_CM2_sub0000(7),
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM2_7_and0001
    );
  x7_Mrom_a_to_g61 : X_LUT4
    generic map(
      INIT => X"0984",
      LOC => "SLICE_X66Y58"
    )
    port map (
      ADR0 => x7_digit(3),
      ADR1 => x7_digit(0),
      ADR2 => x7_digit(1),
      ADR3 => x7_digit(2),
      O => a_to_g_6_OBUF_29246
    );
  x7_Mrom_a_to_g11 : X_LUT4
    generic map(
      INIT => X"4205",
      LOC => "SLICE_X66Y58"
    )
    port map (
      ADR0 => x7_digit(3),
      ADR1 => x7_digit(0),
      ADR2 => x7_digit(1),
      ADR3 => x7_digit(2),
      O => a_to_g_0_OBUF_29239
    );
  x7_Mrom_a_to_g31 : X_LUT4
    generic map(
      INIT => X"A118",
      LOC => "SLICE_X66Y68"
    )
    port map (
      ADR0 => x7_digit(1),
      ADR1 => x7_digit(3),
      ADR2 => x7_digit(0),
      ADR3 => x7_digit(2),
      O => a_to_g_3_OBUF_29270
    );
  x7_Mrom_a_to_g21 : X_LUT4
    generic map(
      INIT => X"3170",
      LOC => "SLICE_X66Y68"
    )
    port map (
      ADR0 => x7_digit(1),
      ADR1 => x7_digit(3),
      ADR2 => x7_digit(0),
      ADR3 => x7_digit(2),
      O => a_to_g_2_OBUF_29263
    );
  U2_vidon_and000039_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000039_29318,
      O => U2_vidon_and000039_0
    );
  U2_vidon_and000039_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00000_pack_1,
      O => U2_vidon_and00000_10213
    );
  U3_spriteonB4_cmp_le0000121_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_cmp_le0000121_29342,
      O => U3_spriteonB4_cmp_le0000121_0
    );
  U3_spriteonB4_cmp_le0000121_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00006_29335,
      O => U2_vidon_and00006_0
    );
  U3_C1_not0001105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001105_29366,
      O => U3_C1_not0001105_0
    );
  U3_C1_not0001105_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameRight_pack_1,
      O => sig_gameRight
    );
  N370_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N370,
      O => N370_0
    );
  N370_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N50,
      O => U3_N50_0
    );
  U3_spriteon2_addsub0000_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(9),
      O => U3_spriteon2_addsub0000_9_0
    );
  U3_spriteon2_addsub0000_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_cy_7_pack_1,
      O => U3_Madd_spriteon2_addsub0000_cy_7_Q
    );
  M2a_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_1_Q_29438,
      O => M2a_1_0
    );
  M2a_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N147_pack_1,
      O => N147
    );
  U3_Madd_spriteon2_addsub0000_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2f_add0004_cy_7_pack_1,
      O => U3_Madd_spriteon2f_add0004_cy(7)
    );
  U3_destroy1_mux00154_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux00154_29510,
      O => U3_destroy1_mux00154_0
    );
  U3_destroy1_mux00154_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_and0000_pack_1,
      O => U3_B_and0000
    );
  U3_green_1_116 : X_LUT4
    generic map(
      INIT => X"ABBB",
      LOC => "SLICE_X32Y34"
    )
    port map (
      ADR0 => U3_B_10208,
      ADR1 => U3_tank1Angle10s_0,
      ADR2 => U3_N82_0,
      ADR3 => N436,
      O => U3_green_1_116_29534
    );
  U3_green_1_116_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_green_1_116_29534,
      O => U3_green_1_116_0
    );
  U3_green_1_116_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N436_pack_1,
      O => N436
    );
  U3_green_1_116_SW0 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X32Y34"
    )
    port map (
      ADR0 => U3_tank1Angle1s_and000018_10253,
      ADR1 => U3_tank1Angle1s_and000010_0,
      ADR2 => N61_0,
      ADR3 => U2_hcs(6),
      O => N436_pack_1
    );
  U3_spriteonM2_addsub0000_9_1 : X_LUT4
    generic map(
      INIT => X"F03C",
      LOC => "SLICE_X18Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(8),
      ADR2 => U3_CM2(9),
      ADR3 => U3_spriteonM2_addsub0000_8_bdd0,
      O => U3_spriteonM2_addsub0000(9)
    );
  U3_spriteonM2_addsub0000_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_8_bdd0_pack_1,
      O => U3_spriteonM2_addsub0000_8_bdd0
    );
  U3_spriteonM2_addsub0000_8_11 : X_LUT4
    generic map(
      INIT => X"1555",
      LOC => "SLICE_X18Y8"
    )
    port map (
      ADR0 => U3_CM2(7),
      ADR1 => U3_CM2(6),
      ADR2 => U3_CM2(4),
      ADR3 => U3_CM2(5),
      O => U3_spriteonM2_addsub0000_8_bdd0_pack_1
    );
  U3_tank2Angle1s_and0000_SW0 : X_LUT4
    generic map(
      INIT => X"FBFF",
      LOC => "SLICE_X33Y34"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U2_hcs(9),
      ADR2 => U3_N80,
      ADR3 => U2_hcs(7),
      O => N61
    );
  N61_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N61,
      O => N61_0
    );
  N61_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N80_pack_1,
      O => U3_N80
    );
  U3_spriteonB5_cmp_lt00001111 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X33Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(5),
      O => U3_N80_pack_1
    );
  U3_RMcnt_0_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X34Y61"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => sig_tank2,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => ld_0_OBUF_9793,
      O => U3_RMcnt_0_and0001
    );
  U3_RMcnt_5_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X34Y61"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => sig_tank2,
      ADR2 => U3_RMht1(5),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_RMcnt_5_and0000
    );
  U3_tank1rom10s_sub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001(9),
      O => U3_tank1rom10s_sub0001_9_0
    );
  U3_tank1rom10s_sub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001(8),
      O => U3_tank1rom10s_sub0001_8_0
    );
  N384_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N384,
      O => N384_0
    );
  N384_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N170,
      O => N170_0
    );
  N382_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N382,
      O => N382_0
    );
  N382_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N168,
      O => N168_0
    );
  U3_RMcnt_5_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2_pack_1,
      O => sig_tank2
    );
  U3_RMcnt2_5_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1_pack_1,
      O => sig_tank1
    );
  nes_a_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X44Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_9776,
      O => nes_a_reg_DYMUX_29736
    );
  nes_a_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_a_reg_CLKINV_29734
    );
  nes_a_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_a_reg_cmp_eq0000,
      O => nes_a_reg_CEINV_29733
    );
  nes_b_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_9776,
      O => nes_b_reg_DYMUX_29748
    );
  nes_b_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_b_reg_CLKINV_29746
    );
  nes_b_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_b_reg_cmp_eq0000,
      O => nes_b_reg_CEINV_29745
    );
  M1_23_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_22_29774,
      O => M1_23_22_0
    );
  M1_23_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd4_pack_3,
      O => M1_22_bdd4
    );
  N18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N18,
      O => N18_0
    );
  N18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_nes_clk31_29815,
      O => nes_nes_clk31_0
    );
  U3_RMht1_1 : X_FF
    generic map(
      LOC => "SLICE_X34Y58",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_0_DYMUX_29848,
      CE => U3_RMht1_0_CEINV_29839,
      CLK => U3_RMht1_0_CLKINV_29840,
      SET => GND,
      RST => GND,
      O => U3_RMht1(1)
    );
  U3_Mhorz_cmp_ne0000113 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X34Y58"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => U3_RMht1(1),
      ADR2 => U3_RMcnt(1),
      ADR3 => U3_RMcnt(0),
      O => U3_Mhorz_cmp_ne0000113_29858
    );
  U3_RMht1_0 : X_FF
    generic map(
      LOC => "SLICE_X34Y58",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_0_DXMUX_29861,
      CE => U3_RMht1_0_CEINV_29839,
      CLK => U3_RMht1_0_CLKINV_29840,
      SET => GND,
      RST => GND,
      O => U3_RMht1(0)
    );
  U3_RMht1_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(0),
      O => U3_RMht1_0_DXMUX_29861
    );
  U3_RMht1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne0000113_29858,
      O => U3_Mhorz_cmp_ne0000113_0
    );
  U3_RMht1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_1_1,
      O => U3_RMht1_0_DYMUX_29848
    );
  U3_RMht1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_0_CLKINV_29840
    );
  U3_RMht1_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001,
      O => U3_RMht1_0_CEINV_29839
    );
  U3_Result_1_11 : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X34Y58"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_RMht1(1),
      ADR3 => ld_6_OBUF_9799,
      O => U3_Result_1_1
    );
  U3_RMht2_1 : X_FF
    generic map(
      LOC => "SLICE_X42Y55",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_0_DYMUX_29889,
      CE => U3_RMht2_0_CEINV_29880,
      CLK => U3_RMht2_0_CLKINV_29881,
      SET => GND,
      RST => GND,
      O => U3_RMht2(1)
    );
  U3_RMcnt2_0_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X42Y55"
    )
    port map (
      ADR0 => U3_RMht2(0),
      ADR1 => ld_0_OBUF_9793,
      ADR2 => sig_tank1,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_RMcnt2_0_and0001
    );
  U3_RMht2_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X42Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(0),
      O => U3_RMht2_0_DXMUX_29902
    );
  U3_RMht2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_1_2,
      O => U3_RMht2_0_DYMUX_29889
    );
  U3_RMht2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_0_CLKINV_29881
    );
  U3_RMht2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_0_CEINV_29880
    );
  U3_Result_1_21 : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X42Y55"
    )
    port map (
      ADR0 => U3_RMht2(0),
      ADR1 => ld_6_OBUF_9799,
      ADR2 => U3_RMht2(1),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_Result_1_2
    );
  an_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => N324_pack_1,
      O => N324
    );
  title_spriteon_and000038_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000038_29952,
      O => title_spriteon_and000038_0
    );
  title_spriteon_and000038_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and00004_29944,
      O => U3_spriteonB1_and00004_0
    );
  sig_tank2_angle_calc_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2_angle_calc(5),
      O => sig_tank2_angle_calc_5_0
    );
  sig_tank2_angle_calc_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_font4_sub0002_cy_3_pack_1,
      O => U3_Msub_font4_sub0002_cy(3)
    );
  nes_sel_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_9776,
      O => nes_sel_reg_DYMUX_29986
    );
  nes_sel_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_sel_reg_CLKINV_29984
    );
  nes_sel_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_sel_reg_cmp_eq0000,
      O => nes_sel_reg_CEINV_29983
    );
  U3_N89_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N89,
      O => U3_N89_0
    );
  U3_N89_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and0000115_pack_1,
      O => U3_spriteonB1_and0000115_10262
    );
  M1_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_4_Q_30060,
      O => M1_4_0
    );
  M1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => N72_pack_1,
      O => N72
    );
  N268_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N268,
      O => N268_0
    );
  N268_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_green_1_138_pack_1,
      O => U3_green_1_138_10186
    );
  N362_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N362,
      O => N362_0
    );
  N362_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_green_2_112_30101,
      O => U3_green_2_112_0
    );
  U3_Mhorz_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N37,
      O => U3_N37_0
    );
  U3_Mhorz_not0001 : X_LUT4
    generic map(
      INIT => X"0213",
      LOC => "SLICE_X30Y58"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_9990,
      ADR1 => who_present_state_FSM_FFd1_9927,
      ADR2 => U3_N14_0,
      ADR3 => U3_N13_0,
      O => U3_Mhorz_not0001_30132
    );
  U3_CM1_5_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X26Y24"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(5),
      ADR1 => ld_0_OBUF_9793,
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM1_5_and0001
    );
  U3_CM1_5_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000,
      O => U3_RM2_and0000_0
    );
  U3_rise2_and000011 : X_LUT4
    generic map(
      INIT => X"004C",
      LOC => "SLICE_X26Y24"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => who_present_state_FSM_FFd2_9990,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => who_present_state_FSM_FFd1_9927,
      O => U3_RM2_and0000
    );
  x7_an_1_mux000148_SW0 : X_LUT4
    generic map(
      INIT => X"0042",
      LOC => "SLICE_X55Y59"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2,
      ADR2 => U3_RMht1(4),
      ADR3 => N422,
      O => N286
    );
  N286_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => N286,
      O => N286_0
    );
  N286_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => N422_pack_1,
      O => N422
    );
  x7_an_1_mux000148_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"F7BF",
      LOC => "SLICE_X55Y59"
    )
    port map (
      ADR0 => U3_Msub_font4_sub0002_cy(3),
      ADR1 => x7_an_1_mux000110_0,
      ADR2 => U3_RMht2(5),
      ADR3 => U3_RMht2(4),
      O => N422_pack_1
    );
  N390_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => N390,
      O => N390_0
    );
  M2_2_111_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_111_30240,
      O => M2_2_111_0
    );
  M2_2_111_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_5_30233,
      O => M2_3_5_0
    );
  title_green_cmp_lt0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_green_cmp_lt0000,
      O => title_green_cmp_lt0000_0
    );
  title_green_cmp_lt0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N288_pack_1,
      O => N288
    );
  N67_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => N67,
      O => N67_0
    );
  U3_spriteonGrnd_and0000103_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and0000103_30312,
      O => U3_spriteonGrnd_and0000103_0
    );
  U3_spriteonGrnd_and0000103_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N364_pack_1,
      O => N364
    );
  U2_vidon_and0000117_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000117_30336,
      O => U2_vidon_and0000117_0
    );
  U2_vidon_and0000117_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000080_pack_1,
      O => U2_vidon_and000080_10274
    );
  U3_tank1Angle10s_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s,
      O => U3_tank1Angle10s_0
    );
  U3_tank1Angle10s_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s_and000017_pack_1,
      O => U3_tank1Angle10s_and000017_10276
    );
  nes_right_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_9776,
      O => nes_right_reg_DYMUX_30370
    );
  nes_right_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_right_reg_CLKINV_30368
    );
  nes_right_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_right_reg_cmp_eq0000,
      O => nes_right_reg_CEINV_30367
    );
  M2_0_bdd18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd18,
      O => M2_0_bdd18_0
    );
  M2_0_bdd18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => N466,
      O => N466_0
    );
  U3_spriteonM1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1,
      O => U3_spriteonM1_0
    );
  U3_spriteonM1_and00001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X24Y39"
    )
    port map (
      ADR0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_Q,
      ADR1 => U3_spriteonM1_cmp_le0000,
      ADR2 => U3_spriteonM1_cmp_ge0000,
      ADR3 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_Q,
      O => U3_spriteonM1
    );
  U3_destroy2_mux001780 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y33"
    )
    port map (
      ADR0 => U3_destroy2_mux001727_0,
      ADR1 => U3_destroy2_10247,
      ADR2 => U3_destroy2_mux001766_10278,
      ADR3 => U3_spriteonM2,
      O => U3_destroy2_mux0017
    );
  U3_destroy2 : X_LATCHE
    generic map(
      LOC => "SLICE_X28Y33",
      INIT => '0'
    )
    port map (
      I => U3_destroy2_DXMUX_30461,
      GE => VCC,
      CLK => NlwInverterSignal_U3_destroy2_CLK,
      SET => GND,
      RST => GND,
      O => U3_destroy2_10247
    );
  U3_destroy2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy2_mux0017,
      O => U3_destroy2_DXMUX_30461
    );
  U3_destroy2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy2_mux001766_pack_2,
      O => U3_destroy2_mux001766_10278
    );
  U3_destroy2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_destroy2_CLKINVNOT
    );
  U3_destroy2_mux001766 : X_LUT4
    generic map(
      INIT => X"3F2A",
      LOC => "SLICE_X28Y33"
    )
    port map (
      ADR0 => N362_0,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_1_OBUF_9794,
      ADR3 => U3_N29_0,
      O => U3_destroy2_mux001766_pack_2
    );
  U3_CM1_8_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X26Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000_1(8),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM1_8_and0001
    );
  U3_CM2_0_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X26Y20"
    )
    port map (
      ADR0 => U3_C2(0),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM2_0_and0001
    );
  an_3_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1_angle_calc_4_pack_1,
      O => sig_tank1_angle_calc_4_Q
    );
  U3_spriteonM1_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(8),
      O => U3_spriteonM1_addsub0000_8_0
    );
  U3_N29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N29,
      O => U3_N29_0
    );
  U3_N29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0000_pack_1,
      O => U3_blue_and0000
    );
  U3_blue_and0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0001,
      O => U3_blue_and0001_0
    );
  N300_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => N300,
      O => N300_0
    );
  N300_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0002_pack_1,
      O => U3_blue_and0002
    );
  U3_C1_not00015_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not00015_30594,
      O => U3_C1_not00015_0
    );
  U3_B_mux0016124_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux0016124_30618,
      O => U3_B_mux0016124_0
    );
  U3_B_mux0016124_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0003_pack_1,
      O => U3_blue_and0003
    );
  U3_blue_and0004_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0004,
      O => U3_blue_and0004_0
    );
  U3_blue_and0004_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_pack_1,
      O => U3_spriteonM2
    );
  U3_B_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux0016,
      O => U3_B_DXMUX_30673
    );
  U3_B_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux00167_pack_2,
      O => U3_B_mux00167_10280
    );
  U3_B_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_and0000,
      O => U3_B_CLKINV_30658
    );
  U3_B_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_B_CEINV_30657
    );
  U3_Madd_spriteon2_addsub0000_cy_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_cy_5_Q,
      O => U3_Madd_spriteon2_addsub0000_cy_5_0
    );
  U3_Madd_spriteon2_addsub0000_cy_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(5),
      O => U3_spriteon2_addsub0000_5_0
    );
  U3_Madd_spriteon2f_add0004_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X12Y51"
    )
    port map (
      ADR0 => U3_C2(7),
      ADR1 => U3_C2(5),
      ADR2 => U3_C2(6),
      ADR3 => U3_C2(4),
      O => U3_Madd_spriteon2_addsub0000_lut(7)
    );
  U3_Madd_spriteon2_addsub0000_lut_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(7),
      O => U3_Madd_spriteon2_addsub0000_lut_7_0
    );
  U3_Madd_spriteon2_addsub0000_lut_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(7),
      O => U3_spriteon2_addsub0000_7_0
    );
  U3_spriteon2_addsub0000_7_1 : X_LUT4
    generic map(
      INIT => X"A595",
      LOC => "SLICE_X12Y51"
    )
    port map (
      ADR0 => U3_C2(7),
      ADR1 => U3_C2(5),
      ADR2 => U3_C2(6),
      ADR3 => U3_C2(4),
      O => U3_spriteon2_addsub0000(7)
    );
  U3_spriteon2_addsub0000_8_1 : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X2Y51"
    )
    port map (
      ADR0 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR1 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      ADR2 => VCC,
      ADR3 => U3_C2(8),
      O => U3_spriteon2_addsub0000(8)
    );
  M1_23_30 : X_LUT4
    generic map(
      INIT => X"50B0",
      LOC => "SLICE_X65Y83"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M1_22_bdd12,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => M1_23_30_30783
    );
  M1_23_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_30_30783,
      O => M1_23_30_0
    );
  M1_23_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => N332,
      O => N332_0
    );
  M1_22_37_SW0 : X_LUT4
    generic map(
      INIT => X"500C",
      LOC => "SLICE_X65Y83"
    )
    port map (
      ADR0 => M1_21_bdd8,
      ADR1 => M1_22_bdd12,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N332
    );
  U3_tank1rom10s_sub0001_10_11 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X55Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank1rom10s_sub0000(9),
      ADR2 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR3 => U3_tank1rom10s_sub0000(8),
      O => U3_tank1rom10s_sub0001(10)
    );
  U3_tank1rom10s_sub0001_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001(10),
      O => U3_tank1rom10s_sub0001_10_0
    );
  U3_tank1rom10s_sub0001_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_10_bdd0_pack_1,
      O => U3_tank1rom10s_sub0001_10_bdd0
    );
  U3_tank1rom10s_sub0001_10_21 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X55Y40"
    )
    port map (
      ADR0 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR1 => U3_tank1rom10s_sub0000(6),
      ADR2 => U3_tank1rom10s_sub0000(7),
      ADR3 => U3_Msub_ypix1_Madd_lut(5),
      O => U3_tank1rom10s_sub0001_10_bdd0_pack_1
    );
  U3_RMcnt_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000_pack_1,
      O => U3_RMcnt_and0000
    );
  U3_RMcnt_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_Q_mux0000_1_Q,
      O => U3_RMcnt_1_DYMUX_30834
    );
  U3_RMcnt_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_1_CLKINV_30824
    );
  U3_RMcnt_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_1_CEINV_30823
    );
  M1a_14_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_14_bdd0,
      O => M1a_14_bdd0_0
    );
  M1_25_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_bdd1,
      O => M1_25_bdd1_0
    );
  M1_25_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_22_bdd0,
      O => M1a_22_bdd0_0
    );
  M1a_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_21_Q,
      O => M1a_21_0
    );
  M1_27_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_13,
      O => M1_27_13_0
    );
  M1_27_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_bdd5_pack_1,
      O => M1_21_bdd5
    );
  M1a_26_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_26_33_30946,
      O => M1a_26_33_0
    );
  M1a_26_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_24_bdd1,
      O => M1a_24_bdd1_0
    );
  U3_tank1Angle1s_and000010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle1s_and000010_30970,
      O => U3_tank1Angle1s_and000010_0
    );
  U3_tank1Angle1s_and000010_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000035_30963,
      O => title_spriteon_and000035_0
    );
  title_green_cmp_lt0000225_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_green_cmp_lt0000225_30994,
      O => title_green_cmp_lt0000225_0
    );
  title_green_cmp_lt0000225_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000019_30987,
      O => title_spriteon_and000019_0
    );
  N252_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N252,
      O => N252_0
    );
  N252_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000052_pack_1,
      O => title_spriteon_and000052_10288
    );
  hsync_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000059_31034,
      O => title_spriteon_and000059_0
    );
  M1a_26_131_SW0 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X65Y69"
    )
    port map (
      ADR0 => rom1_addr_1_Q,
      ADR1 => M1a_26_55_10290,
      ADR2 => M2a_4_761,
      ADR3 => M1a_26_33_0,
      O => N354
    );
  N354_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => N354,
      O => N354_0
    );
  N354_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_26_55_pack_1,
      O => M1a_26_55_10290
    );
  M1a_26_55 : X_LUT4
    generic map(
      INIT => X"7444",
      LOC => "SLICE_X65Y69"
    )
    port map (
      ADR0 => M1_22_bdd12,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_22_bdd9_0,
      ADR3 => sig_tank1rom10s(2),
      O => M1a_26_55_pack_1
    );
  M1_23_31 : X_LUT4
    generic map(
      INIT => X"F6F6",
      LOC => "SLICE_X55Y79"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => M1_21_bdd5,
      ADR2 => rom1_addr_2_Q,
      ADR3 => VCC,
      O => M1_23_bdd6
    );
  M1_23_bdd6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_bdd6,
      O => M1_23_bdd6_0
    );
  M1_23_bdd6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_27_52_31082,
      O => M1a_27_52_0
    );
  M1a_27_52 : X_LUT4
    generic map(
      INIT => X"BCD0",
      LOC => "SLICE_X55Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M1_22_bdd9_0,
      ADR2 => rom1_addr_2_Q,
      ADR3 => M1_21_bdd5,
      O => M1a_27_52_31082
    );
  M2a_29_2 : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X50Y54"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => rom1_addr_4_Q,
      ADR2 => rom1_addr_2_Q,
      ADR3 => rom1_addr_1_Q,
      O => M2a_29_2_31114
    );
  M2a_29_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_29_2_31114,
      O => M2a_29_2_0
    );
  M2a_29_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_28_Q,
      O => M1a_28_0
    );
  M1a_28_63 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X50Y54"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => N256,
      ADR2 => M2a_4_761,
      ADR3 => M1_28_bdd1_0,
      O => M1a_28_Q
    );
  M1a_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_29_Q,
      O => M1a_29_0
    );
  M1a_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_29_32_pack_1,
      O => M1a_29_32_10293
    );
  M2a_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_11_Q,
      O => M2a_11_0
    );
  M2a_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_11_25_pack_2,
      O => M2a_11_25_10295
    );
  M2a_11_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_11_37_31174,
      O => M2a_11_37_0
    );
  M2a_30_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_30_19_31186,
      O => M2a_30_19_0
    );
  N12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => N12,
      O => N12_0
    );
  N12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => N182,
      O => N182_0
    );
  M1a_4_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_4_bdd0,
      O => M1a_4_bdd0_0
    );
  M1a_12_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_12_bdd1,
      O => M1a_12_bdd1_0
    );
  M2a_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_24_Q,
      O => M2a_24_0
    );
  U3_RMht2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_3_2_31274,
      O => U3_RMht2_3_DXMUX_31277
    );
  U3_RMht2_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => N22_pack_2,
      O => N22
    );
  U3_RMht2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_3_CLKINV_31260
    );
  U3_RMht2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_3_CEINV_31259
    );
  M2a_5_125_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_5_125_31303,
      O => M2a_5_125_0
    );
  M2a_5_125_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_5_101_pack_1,
      O => M2a_5_101_10299
    );
  M2a_4_194_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_194_31315,
      O => M2a_4_194_0
    );
  U3_font3_cmp_lt00011 : X_LUT4
    generic map(
      INIT => X"333F",
      LOC => "SLICE_X54Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht2(5),
      ADR2 => U3_RMht2(4),
      ADR3 => U3_RMht2(3),
      O => U3_font3_cmp_lt0001
    );
  U3_font3_cmp_lt0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font3_cmp_lt0001,
      O => U3_font3_cmp_lt0001_0
    );
  U3_font3_cmp_lt0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font4_5_Q,
      O => U3_font4_5_0
    );
  U3_font4_5_54 : X_LUT4
    generic map(
      INIT => X"1313",
      LOC => "SLICE_X54Y52"
    )
    port map (
      ADR0 => U3_Msub_font4_sub0002_cy(3),
      ADR1 => U3_RMht2(5),
      ADR2 => U3_RMht2(4),
      ADR3 => VCC,
      O => U3_font4_5_Q
    );
  U3_font2_1_1_SW0 : X_LUT4
    generic map(
      INIT => X"BBC6",
      LOC => "SLICE_X38Y50"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(2),
      ADR3 => U3_RMht1(1),
      O => N42
    );
  N42_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => N42,
      O => N42_0
    );
  N42_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => N29,
      O => N29_0
    );
  U3_Result_4_1_SW0 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X38Y50"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => U3_RMht1(3),
      ADR2 => sig_gameDown,
      ADR3 => U3_RMht1(1),
      O => N29
    );
  U3_Result_4_1 : X_LUT4
    generic map(
      INIT => X"596A",
      LOC => "SLICE_X36Y55"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_RMht1(2),
      ADR2 => N30,
      ADR3 => N29_0,
      O => U3_Result_4_1_31415
    );
  U3_RMht1_4 : X_FF
    generic map(
      LOC => "SLICE_X36Y55",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_4_DXMUX_31418,
      CE => U3_RMht1_4_CEINV_31402,
      CLK => U3_RMht1_4_CLKINV_31403,
      SET => GND,
      RST => GND,
      O => U3_RMht1(4)
    );
  U3_RMht1_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_4_1_31415,
      O => U3_RMht1_4_DXMUX_31418
    );
  U3_RMht1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => N30_pack_2,
      O => N30
    );
  U3_RMht1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_4_CLKINV_31403
    );
  U3_RMht1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001,
      O => U3_RMht1_4_CEINV_31402
    );
  U3_Result_4_1_SW1 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X36Y55"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => U3_RMht1(0),
      ADR2 => U3_RMht1(3),
      ADR3 => U3_RMht1(1),
      O => N30_pack_2
    );
  U3_RMht2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_4_2_31448,
      O => U3_RMht2_4_DXMUX_31451
    );
  U3_RMht2_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => N27_pack_2,
      O => N27
    );
  U3_RMht2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_4_CLKINV_31436
    );
  U3_RMht2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_4_CEINV_31435
    );
  M2a_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_6_Q,
      O => M2a_6_0
    );
  M2a_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N458_pack_1,
      O => N458
    );
  N396_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => N396,
      O => N396_0
    );
  nes_start_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X52Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_9776,
      O => nes_start_reg_DYMUX_31499
    );
  nes_start_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_start_reg_CLKINV_31497
    );
  nes_start_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_start_reg_cmp_eq0000,
      O => nes_start_reg_CEINV_31496
    );
  M1_22_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd0,
      O => M1_22_bdd0_0
    );
  M1_22_bdd0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => N392,
      O => N392_0
    );
  N7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N7,
      O => N7_0
    );
  N7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameB_pack_1,
      O => sig_gameB
    );
  red_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_0_34_pack_1,
      O => selector_red_0_34_10314
    );
  red_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_2_20_pack_1,
      O => selector_red_2_20_10316
    );
  selector_green_2_93_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_2_93_31621,
      O => selector_green_2_93_0
    );
  selector_green_2_93_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_0_77_31614,
      O => selector_red_0_77_0
    );
  red_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_1_47_pack_1,
      O => selector_red_1_47_10318
    );
  selector_green_1_64 : X_LUT4
    generic map(
      INIT => X"8C80",
      LOC => "SLICE_X18Y27"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta,
      ADR1 => selector_green_0_98_0,
      ADR2 => title_spriteon,
      ADR3 => title_green_cmp_lt0000_0,
      O => selector_green_1_64_31669
    );
  selector_green_1_64_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_1_64_31669,
      O => selector_green_1_64_0
    );
  selector_green_1_64_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_2_63_31662,
      O => selector_red_2_63_0
    );
  selector_red_2_63 : X_LUT4
    generic map(
      INIT => X"80A2",
      LOC => "SLICE_X18Y27"
    )
    port map (
      ADR0 => selector_green_0_98_0,
      ADR1 => title_spriteon,
      ADR2 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta,
      ADR3 => title_green_cmp_lt0000_0,
      O => selector_red_2_63_31662
    );
  nes_left_reg : X_FF
    generic map(
      LOC => "SLICE_X44Y33",
      INIT => '0'
    )
    port map (
      I => nes_left_reg_DYMUX_31679,
      CE => nes_left_reg_CEINV_31676,
      CLK => nes_left_reg_CLKINV_31677,
      SET => GND,
      RST => GND,
      O => nes_left_reg_10320
    );
  nes_left_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_9776,
      O => nes_left_reg_DYMUX_31679
    );
  nes_left_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_left_reg_CLKINV_31677
    );
  nes_left_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_left_reg_cmp_eq0000,
      O => nes_left_reg_CEINV_31676
    );
  nes_down_reg : X_FF
    generic map(
      LOC => "SLICE_X45Y33",
      INIT => '0'
    )
    port map (
      I => nes_down_reg_DYMUX_31691,
      CE => nes_down_reg_CEINV_31688,
      CLK => nes_down_reg_CLKINV_31689,
      SET => GND,
      RST => GND,
      O => nes_down_reg_10321
    );
  nes_down_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_9776,
      O => nes_down_reg_DYMUX_31691
    );
  nes_down_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_down_reg_CLKINV_31689
    );
  nes_down_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_down_reg_cmp_eq0000,
      O => nes_down_reg_CEINV_31688
    );
  U3_font2_3_1_SW1 : X_LUT4
    generic map(
      INIT => X"FAD5",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(5),
      ADR3 => U3_RMht1(3),
      O => N37
    );
  N37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => N37,
      O => N37_0
    );
  N37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_5_136_31710,
      O => U3_Result_5_136_0
    );
  U3_Result_5_136 : X_LUT4
    generic map(
      INIT => X"F0E1",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(5),
      ADR3 => U3_RMht1(2),
      O => U3_Result_5_136_31710
    );
  U3_font3_cmp_lt0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font3_cmp_lt0000,
      O => U3_font3_cmp_lt0000_0
    );
  U3_font3_cmp_lt0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_5_236_31734,
      O => U3_Result_5_236_0
    );
  N456_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => N456,
      O => N456_0
    );
  N456_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => N53_pack_1,
      O => N53
    );
  nes_scalar_next_cmp_eq000010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_cmp_eq000010_31777,
      O => nes_scalar_next_cmp_eq000010_0
    );
  nes_scalar_next_cmp_eq000021_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_cmp_eq000021_31789,
      O => nes_scalar_next_cmp_eq000021_0
    );
  M1_29_77_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_77_31813,
      O => M1_29_77_0
    );
  M1_29_77_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_bdd8_pack_3,
      O => M1_21_bdd8
    );
  M1_22_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_27_31837,
      O => M1_22_27_0
    );
  M1_22_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd7,
      O => M1_22_bdd7_0
    );
  M1_23_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_bdd0,
      O => M1_23_bdd0_0
    );
  M1a_23_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_23_15_31873,
      O => M1a_23_15_0
    );
  M1a_23_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_bdd1_pack_1,
      O => M1_23_bdd1
    );
  M1a_30_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_30_37_31897,
      O => M1a_30_37_0
    );
  M1a_30_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd12_pack_1,
      O => M1_22_bdd12
    );
  M1_29_bdd5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_bdd5,
      O => M1_29_bdd5_0
    );
  M1_29_bdd5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_24_bdd0,
      O => M1_24_bdd0_0
    );
  M1a_23_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_23_4_31945,
      O => M1a_23_4_0
    );
  M1a_23_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_31_62_31938,
      O => M1_31_62_0
    );
  U3_tank1Angle_1_Q : X_LUT4
    generic map(
      INIT => X"EA00",
      LOC => "SLICE_X55Y76"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_RMht1(3),
      ADR2 => N160,
      ADR3 => U3_RMht1(5),
      O => M1_22_bdd9
    );
  M1_22_bdd9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd9,
      O => M1_22_bdd9_0
    );
  M1_22_bdd9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => N160_pack_1,
      O => N160
    );
  U3_tank1Angle_1_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X55Y76"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => U3_RMht1(1),
      ADR2 => U3_RMht1(0),
      ADR3 => VCC,
      O => N160_pack_1
    );
  M2_10_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_bdd0,
      O => M2_10_bdd0_0
    );
  M2_10_11 : X_LUT4
    generic map(
      INIT => X"57C6",
      LOC => "SLICE_X41Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M2_10_bdd0
    );
  M2_31_1 : X_LUT4
    generic map(
      INIT => X"CD33",
      LOC => "SLICE_X48Y69"
    )
    port map (
      ADR0 => rom1_addr_1_Q,
      ADR1 => M2a_4_761,
      ADR2 => M1_0_bdd2,
      ADR3 => rom1_addr_4_Q,
      O => M1_0_Q
    );
  M1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_0_Q,
      O => M1_0_0
    );
  M1_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_0_bdd2_pack_1,
      O => M1_0_bdd2
    );
  M2_10_31 : X_LUT4
    generic map(
      INIT => X"66FF",
      LOC => "SLICE_X48Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(0),
      O => M1_0_bdd2_pack_1
    );
  M1_24_105_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"2842",
      LOC => "SLICE_X64Y86"
    )
    port map (
      ADR0 => rom1_addr_2_Q,
      ADR1 => M1_22_bdd9_0,
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(1),
      O => N452
    );
  N452_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => N452,
      O => N452_0
    );
  N452_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_25_32022,
      O => M1_26_25_0
    );
  M1_26_25 : X_LUT4
    generic map(
      INIT => X"75BA",
      LOC => "SLICE_X64Y86"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(0),
      O => M1_26_25_32022
    );
  M2_10_bdd5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_bdd5,
      O => M2_10_bdd5_0
    );
  M2_11_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_11_bdd0,
      O => M2_11_bdd0_0
    );
  M1_26_58_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_58_32077,
      O => M1_26_58_0
    );
  M1_26_58_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_bdd0,
      O => M1_27_bdd0_0
    );
  M1a_29_58_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_29_58_32101,
      O => M1a_29_58_0
    );
  M1a_29_58_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_bdd4_pack_1,
      O => M1_27_bdd4
    );
  M2_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_Q,
      O => M2_10_0
    );
  M2_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_8_pack_1,
      O => M2_10_8
    );
  M2_3_bdd7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_bdd7,
      O => M2_3_bdd7_0
    );
  M2_3_bdd7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_bdd14,
      O => M2_10_bdd14_0
    );
  M1_28_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_12_32161,
      O => M1_28_12_0
    );
  M2_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_20_Q,
      O => M2_20_0
    );
  M2_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_20_12_pack_2,
      O => M2_20_12_10333
    );
  M1_28_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_bdd1,
      O => M1_28_bdd1_0
    );
  M1_10_bdd7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_bdd7,
      O => M1_10_bdd7_0
    );
  M2_12_bdd5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_12_bdd5,
      O => M2_12_bdd5_0
    );
  M2_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_9_Q,
      O => M2_9_0
    );
  M2_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_21_bdd0_pack_1,
      O => M2_21_bdd0
    );
  M2_12_44_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_12_44,
      O => M2_12_44_0
    );
  M1_14_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_14_bdd1,
      O => M1_14_bdd1_0
    );
  M2_13_21 : X_LUT4
    generic map(
      INIT => X"6FF7",
      LOC => "SLICE_X52Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(3),
      O => M1_14_bdd1
    );
  M1_28_132 : X_LUT4
    generic map(
      INIT => X"E0C0",
      LOC => "SLICE_X53Y89"
    )
    port map (
      ADR0 => M1_28_33,
      ADR1 => M1_28_12_0,
      ADR2 => M1_28_129,
      ADR3 => M1_28_71_10337,
      O => M1_28_Q
    );
  M1_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_Q,
      O => M1_28_0
    );
  M1_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_71_pack_1,
      O => M1_28_71_10337
    );
  M1_28_71 : X_LUT4
    generic map(
      INIT => X"7060",
      LOC => "SLICE_X53Y89"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => M1_27_13_0,
      O => M1_28_71_pack_1
    );
  M1_29_69_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_69_32305,
      O => M1_29_69_0
    );
  M1_29_69 : X_LUT4
    generic map(
      INIT => X"F35F",
      LOC => "SLICE_X67Y82"
    )
    port map (
      ADR0 => M1_22_bdd12,
      ADR1 => M1_29_bdd5_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1_29_69_32305
    );
  M2_1_24 : X_LUT4
    generic map(
      INIT => X"FBF7",
      LOC => "SLICE_X47Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M2_0_bdd20,
      ADR3 => sig_tank1rom10s(2),
      O => M2_1_bdd1
    );
  M2_1_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_bdd1,
      O => M2_1_bdd1_0
    );
  M2_1_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd20_pack_1,
      O => M2_0_bdd20
    );
  M2_0_112 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X47Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_0_bdd13_0,
      ADR2 => VCC,
      ADR3 => M2_0_bdd6_0,
      O => M2_0_bdd20_pack_1
    );
  M1_4_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_4_bdd0,
      O => M1_4_bdd0_0
    );
  U3_Mhorz_cmp_ne0001113_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne0001113_32353,
      O => U3_Mhorz_cmp_ne0001113_0
    );
  M2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_Q,
      O => M2_1_0
    );
  M2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_101_pack_1,
      O => M2_1_101_10339
    );
  M2_18_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_18_bdd0,
      O => M2_18_bdd0_0
    );
  M2_4_133_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_133_32401,
      O => M2_4_133_0
    );
  M2_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_Q,
      O => M2_5_0
    );
  N424_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => N424,
      O => N424_0
    );
  U3_tank1HP_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1HP_mux0005_2_Q_32451,
      O => U3_tank1HP_0_DXMUX_32454
    );
  U3_tank1HP_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N9_pack_2,
      O => N9
    );
  U3_tank1HP_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_tank1HP_0_CLKINVNOT
    );
  N10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N10,
      O => N10_0
    );
  U3_spriteonB1_and000017_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and000017_32479,
      O => U3_spriteonB1_and000017_0
    );
  U3_B_mux001617_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux001617_32503,
      O => U3_B_mux001617_0
    );
  U3_B_mux001617_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_pack_1,
      O => U3_spriteonB1
    );
  nes_up_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_9776,
      O => nes_up_reg_DYMUX_32513
    );
  nes_up_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_up_reg_CLKINV_32511
    );
  nes_up_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_up_reg_cmp_eq0000,
      O => nes_up_reg_CEINV_32510
    );
  U3_tank1Angle1s_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle1s,
      O => U3_tank1Angle1s_0
    );
  U3_tank1Angle1s_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle1s_and000018_pack_1,
      O => U3_tank1Angle1s_and000018_10253
    );
  selector_green_2_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_2_21_32563,
      O => selector_green_2_21_0
    );
  selector_green_2_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N281_pack_1,
      O => U3_N281
    );
  M2_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_21_Q,
      O => M2_21_0
    );
  M2_21_f51 : X_LUT4
    generic map(
      INIT => X"55CC",
      LOC => "SLICE_X47Y69"
    )
    port map (
      ADR0 => M2_21_bdd0,
      ADR1 => M1_10_2_0,
      ADR2 => VCC,
      ADR3 => rom1_addr_4_Q,
      O => M2_21_Q
    );
  U3_spriteonM1_addsub0000_9_1 : X_LUT4
    generic map(
      INIT => X"CC66",
      LOC => "SLICE_X28Y14"
    )
    port map (
      ADR0 => U3_CM1(8),
      ADR1 => U3_CM1(9),
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0000_8_bdd0,
      O => U3_spriteonM1_addsub0000(9)
    );
  U3_spriteonM1_addsub0000_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_8_bdd0_pack_1,
      O => U3_spriteonM1_addsub0000_8_bdd0
    );
  U3_spriteonM1_addsub0000_8_11 : X_LUT4
    generic map(
      INIT => X"070F",
      LOC => "SLICE_X28Y14"
    )
    port map (
      ADR0 => U3_CM1(5),
      ADR1 => U3_CM1(6),
      ADR2 => U3_CM1(7),
      ADR3 => U3_CM1(4),
      O => U3_spriteonM1_addsub0000_8_bdd0_pack_1
    );
  N222_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => N222,
      O => N222_0
    );
  M2_3_203_SW0 : X_LUT4
    generic map(
      INIT => X"17EC",
      LOC => "SLICE_X55Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N222
    );
  selector_green_1_69 : X_LUT4
    generic map(
      INIT => X"FAF8",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_N15_0,
      ADR2 => selector_green_1_64_0,
      ADR3 => selector_green_1_21_10344,
      O => green_1_OBUF_32635
    );
  green_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_1_21_pack_1,
      O => selector_green_1_21_10344
    );
  selector_green_1_21 : X_LUT4
    generic map(
      INIT => X"3120",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => U3_spriteonB3_0,
      ADR1 => N296_0,
      ADR2 => U3_N37_0,
      ADR3 => U3_N1_0,
      O => selector_green_1_21_pack_1
    );
  green_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_0_58_pack_1,
      O => selector_green_0_58_10345
    );
  selector_green_0_98_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_0_98_32671,
      O => selector_green_0_98_0
    );
  green_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_2_38_pack_1,
      O => selector_green_2_38_10346
    );
  U3_RMcnt_1_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => N36,
      O => N36_0
    );
  M2a_2_46_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_2_46_32743,
      O => M2a_2_46_0
    );
  M2a_2_46_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_1_pack_1,
      O => rom1_addr_1_Q
    );
  M2_7_43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_43_32767,
      O => M2_7_43_0
    );
  M2_7_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_2_pack_2,
      O => rom1_addr_2_Q
    );
  M2_4_36_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_36_32791,
      O => M2_4_36_0
    );
  M2_4_36_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_761_pack_2,
      O => M2a_4_761
    );
  M1_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_31_Q,
      O => M1_31_0
    );
  M1_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_pack_1,
      O => rom1_addr_4_Q
    );
  vsync_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N2_pack_1,
      O => U2_N2
    );
  U3_spriteonM2_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(8),
      O => U3_spriteonM2_addsub0000_8_0
    );
  U3_N191_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N191,
      O => U3_N191_0
    );
  U3_N191_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N55_pack_1,
      O => N55
    );
  M1a_23_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_23_0_32887,
      O => M1a_23_0_0
    );
  M1a_23_0 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X65Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1a_23_0_32887
    );
  U3_Madd_tank2rom1s_lut_5_SW0 : X_LUT4
    generic map(
      INIT => X"3C0F",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_font3_cmp_lt0001_0,
      ADR2 => U3_RMht2(1),
      ADR3 => U3_font3_cmp_lt0002,
      O => N358
    );
  N358_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => N358,
      O => N358_0
    );
  N358_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font3_cmp_lt0002_pack_2,
      O => U3_font3_cmp_lt0002
    );
  U3_font3_cmp_lt00021 : X_LUT4
    generic map(
      INIT => X"3337",
      LOC => "SLICE_X53Y51"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => N53,
      ADR2 => U3_RMht2(2),
      ADR3 => U3_RMht2(1),
      O => U3_font3_cmp_lt0002_pack_2
    );
  U3_spriteonGrnd_and000020 : X_LUT4
    generic map(
      INIT => X"CC80",
      LOC => "SLICE_X33Y37"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U3_spriteonGrnd_and000017_0,
      ADR2 => U3_spriteonGrnd_and00005,
      ADR3 => U2_vcs(5),
      O => U3_spriteonGrnd_and000020_32935
    );
  U3_spriteonGrnd_and000020_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000020_32935,
      O => U3_spriteonGrnd_and000020_0
    );
  U3_spriteonGrnd_and000020_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and00005_pack_1,
      O => U3_spriteonGrnd_and00005
    );
  title_spriteon_and00006 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X33Y37"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(2),
      O => U3_spriteonGrnd_and00005_pack_1
    );
  M2a_10_1 : X_LUT4
    generic map(
      INIT => X"D0EF",
      LOC => "SLICE_X45Y52"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => M1a_12_bdd0_pack_1
    );
  M2a_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_10_Q,
      O => M2a_10_0
    );
  M2a_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_12_bdd0_pack_1,
      O => M1a_12_bdd0
    );
  M2a_10_51 : X_LUT4
    generic map(
      INIT => X"2E2E",
      LOC => "SLICE_X45Y52"
    )
    port map (
      ADR0 => M2a_10_28,
      ADR1 => rom1_addr_4_Q,
      ADR2 => M1a_12_bdd0,
      ADR3 => VCC,
      O => M2a_10_Q
    );
  bounce_delay1_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_b_reg_10256,
      O => bounce_delay1_1_DXMUX_32979
    );
  bounce_delay1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_a_reg_10255,
      O => bounce_delay1_1_DYMUX_32971
    );
  bounce_delay1_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay1_1_SRINV_32969
    );
  bounce_delay1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_1_CLKINV_32968
    );
  bounce_delay1_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_sel_reg_10261,
      O => bounce_delay1_3_DXMUX_33003
    );
  bounce_delay1_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_start_reg_10311,
      O => bounce_delay1_3_DYMUX_32995
    );
  bounce_delay1_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay1_3_SRINV_32993
    );
  bounce_delay1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_3_CLKINV_32992
    );
  bounce_delay1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_up_reg_10342,
      O => bounce_delay1_5_DXMUX_33027
    );
  bounce_delay1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_right_reg_10277,
      O => bounce_delay1_5_DYMUX_33019
    );
  bounce_delay1_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay1_5_SRINV_33017
    );
  bounce_delay1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_5_CLKINV_33016
    );
  bounce_delay2_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(1),
      O => bounce_delay2_1_DXMUX_33051
    );
  bounce_delay2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(0),
      O => bounce_delay2_1_DYMUX_33043
    );
  bounce_delay2_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay2_1_SRINV_33041
    );
  bounce_delay2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_1_CLKINV_33040
    );
  bounce_delay1_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_left_reg_10320,
      O => bounce_delay1_7_DXMUX_33075
    );
  bounce_delay1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_down_reg_10321,
      O => bounce_delay1_7_DYMUX_33067
    );
  bounce_delay1_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay1_7_SRINV_33065
    );
  bounce_delay1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_7_CLKINV_33064
    );
  bounce_delay2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(3),
      O => bounce_delay2_3_DXMUX_33099
    );
  bounce_delay2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(2),
      O => bounce_delay2_3_DYMUX_33091
    );
  bounce_delay2_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay2_3_SRINV_33089
    );
  bounce_delay2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_3_CLKINV_33088
    );
  bounce_delay2_3 : X_FF
    generic map(
      LOC => "SLICE_X49Y34",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_3_DXMUX_33099,
      CE => VCC,
      CLK => bounce_delay2_3_CLKINV_33088,
      SET => GND,
      RST => bounce_delay2_3_SRINV_33089,
      O => bounce_delay2(3)
    );
  bounce_delay2_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_5_SRINV_33113,
      O => bounce_delay2_5_FFY_RST
    );
  bounce_delay2_4 : X_FF
    generic map(
      LOC => "SLICE_X47Y42",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_5_DYMUX_33115,
      CE => VCC,
      CLK => bounce_delay2_5_CLKINV_33112,
      SET => GND,
      RST => bounce_delay2_5_FFY_RST,
      O => bounce_delay2(4)
    );
  bounce_delay2_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(5),
      O => bounce_delay2_5_DXMUX_33123
    );
  bounce_delay2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(4),
      O => bounce_delay2_5_DYMUX_33115
    );
  bounce_delay2_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay2_5_SRINV_33113
    );
  bounce_delay2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_5_CLKINV_33112
    );
  bounce_delay3_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(1),
      O => bounce_delay3_1_DXMUX_33147
    );
  bounce_delay3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(0),
      O => bounce_delay3_1_DYMUX_33139
    );
  bounce_delay3_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay3_1_SRINV_33137
    );
  bounce_delay3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_1_CLKINV_33136
    );
  bounce_delay2_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(7),
      O => bounce_delay2_7_DXMUX_33171
    );
  bounce_delay2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(6),
      O => bounce_delay2_7_DYMUX_33163
    );
  bounce_delay2_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay2_7_SRINV_33161
    );
  bounce_delay2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_7_CLKINV_33160
    );
  bounce_delay3_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(3),
      O => bounce_delay3_3_DXMUX_33195
    );
  bounce_delay3_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(2),
      O => bounce_delay3_3_DYMUX_33187
    );
  bounce_delay3_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay3_3_SRINV_33185
    );
  bounce_delay3_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_3_CLKINV_33184
    );
  U2_vidon_and0000105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000105_33223,
      O => U2_vidon_and0000105_0
    );
  U2_vidon_and0000105_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB2,
      O => U3_spriteonB2_0
    );
  bounce_delay3_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(5),
      O => bounce_delay3_5_DXMUX_33243
    );
  bounce_delay3_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(4),
      O => bounce_delay3_5_DYMUX_33235
    );
  bounce_delay3_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay3_5_SRINV_33233
    );
  bounce_delay3_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_5_CLKINV_33232
    );
  bounce_delay3_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(7),
      O => bounce_delay3_7_DXMUX_33267
    );
  bounce_delay3_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(6),
      O => bounce_delay3_7_DYMUX_33259
    );
  bounce_delay3_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => bounce_delay3_7_SRINV_33257
    );
  bounce_delay3_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_7_CLKINV_33256
    );
  bounce_delay3_7 : X_FF
    generic map(
      LOC => "SLICE_X36Y45",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_7_DXMUX_33267,
      CE => VCC,
      CLK => bounce_delay3_7_CLKINV_33256,
      SET => GND,
      RST => bounce_delay3_7_SRINV_33257,
      O => bounce_delay3(7)
    );
  M2a_2_60 : X_LUT4
    generic map(
      INIT => X"5010",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => rom1_addr_1_Q,
      ADR2 => M2a_2_46_0,
      ADR3 => M2a_2_18_10352,
      O => M2a_2_Q
    );
  M2a_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_2_Q,
      O => M2a_2_0
    );
  M2a_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_2_18_pack_1,
      O => M2a_2_18_10352
    );
  M2a_2_18 : X_LUT4
    generic map(
      INIT => X"3500",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => M2_2_bdd5_0,
      ADR1 => M2_0_bdd18_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2a_4_761,
      O => M2a_2_18_pack_1
    );
  M2a_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_Q,
      O => M2a_4_0
    );
  M2a_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_20_pack_1,
      O => M2a_4_20_10353
    );
  M2a_4_36_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_36_33331,
      O => M2a_4_36_0
    );
  M2a_4_114_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_114_33355,
      O => M2a_4_114_0
    );
  M2a_4_114_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_58_pack_1,
      O => M2a_4_58_10358
    );
  M2a_6_51_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_6_51_33379,
      O => M2a_6_51_0
    );
  M2a_6_51_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_6_32_pack_1,
      O => M2a_6_32
    );
  M2_3_94_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_94_33403,
      O => M2_3_94_0
    );
  M2_3_94_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_6_bdd1,
      O => M2a_6_bdd1_0
    );
  U3_spriteonM2_addsub0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(7),
      O => U3_spriteonM2_addsub0000_7_0
    );
  U3_tank2HP_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2HP_mux0007_0_Q_33477,
      O => U3_tank2HP_2_DXMUX_33480
    );
  U3_tank2HP_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => N302_pack_2,
      O => N302
    );
  U3_tank2HP_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_tank2HP_2_CLKINVNOT
    );
  M2_6_108_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_108_33505,
      O => M2_6_108_0
    );
  M2_6_108_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N356_pack_1,
      O => N356
    );
  N6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N6,
      O => N6_0
    );
  M1_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_30_Q,
      O => M1_30_0
    );
  M1_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_2_pack_1,
      O => M1_25_2
    );
  M1_30_108 : X_LUT4
    generic map(
      INIT => X"C444",
      LOC => "SLICE_X57Y90"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => M1_30_104_0,
      ADR2 => M1_25_2,
      ADR3 => M1_30_51,
      O => M1_30_Q
    );
  U3_tank1_angle_5_1 : X_LUT4
    generic map(
      INIT => X"9595",
      LOC => "SLICE_X54Y69"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2,
      ADR3 => VCC,
      O => sig_tank1_angle_calc_5_Q
    );
  sig_tank1_angle_calc_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1_angle_calc_5_Q,
      O => sig_tank1_angle_calc_5_0
    );
  sig_tank1_angle_calc_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2_pack_1,
      O => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2
    );
  U3_Madd_tank1ascii1s_add0000_cy_5_31 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X54Y69"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => VCC,
      ADR2 => U3_RMht1(2),
      ADR3 => U3_RMht1(3),
      O => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2_pack_1
    );
  M1_3_bdd3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_3_bdd3,
      O => M1_3_bdd3_0
    );
  M1_3_21 : X_LUT4
    generic map(
      INIT => X"DBDB",
      LOC => "SLICE_X57Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => VCC,
      O => M1_3_bdd3
    );
  M2_0_51 : X_LUT4
    generic map(
      INIT => X"FF95",
      LOC => "SLICE_X44Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M2_0_bdd6_0,
      O => M2_0_bdd9
    );
  M2_0_bdd9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd9,
      O => M2_0_bdd9_0
    );
  M2_0_bdd9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd4,
      O => M2_0_bdd4_0
    );
  M2_0_21 : X_LUT4
    generic map(
      INIT => X"F6FA",
      LOC => "SLICE_X44Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(0),
      O => M2_0_bdd4
    );
  M2_0_65 : X_LUT4
    generic map(
      INIT => X"4501",
      LOC => "SLICE_X44Y63"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => rom1_addr_1_Q,
      ADR2 => M2_0_bdd2,
      ADR3 => M2_0_27,
      O => M2_0_Q
    );
  M2_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_Q,
      O => M2_0_0
    );
  M2_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd2_pack_1,
      O => M2_0_bdd2
    );
  M2_0_81 : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X44Y63"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => M2_0_bdd18_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd4_0,
      O => M2_0_bdd2_pack_1
    );
  M2_4_bdd10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_bdd10,
      O => M2_4_bdd10_0
    );
  M2_4_bdd10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_bdd5,
      O => M2_2_bdd5_0
    );
  U3_RMcnt2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000_pack_1,
      O => U3_RMcnt2_and0000
    );
  U3_RMcnt2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_Q_mux0000_1_Q,
      O => U3_RMcnt2_1_DYMUX_33676
    );
  U3_RMcnt2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_1_CLKINV_33666
    );
  U3_RMcnt2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_1_CEINV_33665
    );
  M2_6_171_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_171_33716,
      O => M2_6_171_0
    );
  M2_6_171_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_bdd0_pack_1,
      O => M2_4_bdd0
    );
  M2_3_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_24_33740,
      O => M2_3_24_0
    );
  M2_3_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_19_pack_1,
      O => M2_3_19_10350
    );
  M2_4_46_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_46_33764,
      O => M2_4_46_0
    );
  M2_4_46_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_bdd2_pack_1,
      O => M2_4_bdd2
    );
  M2_6_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_bdd1,
      O => M2_6_bdd1_0
    );
  M2_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_Q,
      O => M2_6_0
    );
  M2_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_17_pack_1,
      O => M2_6_17_10365
    );
  M2_7_75_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_75_33824,
      O => M2_7_75_0
    );
  M2_7_75_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_bdd0_pack_1,
      O => M2_7_bdd0
    );
  M2_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_Q,
      O => M2_7_0
    );
  M2_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N282_pack_1,
      O => N282
    );
  U3_Mhorz : X_FF
    generic map(
      LOC => "SLICE_X30Y59",
      INIT => '0'
    )
    port map (
      I => U3_Mhorz_DYMUX_33860,
      CE => U3_Mhorz_CEINV_33856,
      CLK => U3_Mhorz_CLKINV_33857,
      SET => U3_Mhorz_SRINV_33858,
      RST => GND,
      O => U3_Mhorz_10201
    );
  U3_Mhorz_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_BYINV_33859,
      O => U3_Mhorz_DYMUX_33860
    );
  U3_Mhorz_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_Mhorz_BYINV_33859
    );
  U3_Mhorz_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_or0000,
      O => U3_Mhorz_SRINV_33858
    );
  U3_Mhorz_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_Mhorz_CLKINV_33857
    );
  U3_Mhorz_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_not0001_30132,
      O => U3_Mhorz_CEINV_33856
    );
  N414_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N414,
      O => N414_0
    );
  M2a_6_96_SW0 : X_LUT4
    generic map(
      INIT => X"B3BB",
      LOC => "SLICE_X48Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N414
    );
  M2a_7_81 : X_LUT4
    generic map(
      INIT => X"5F4E",
      LOC => "SLICE_X47Y57"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M2a_7_53,
      ADR2 => M1a_12_bdd0,
      ADR3 => N340,
      O => M2a_7_Q
    );
  M2a_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_7_Q,
      O => M2a_7_0
    );
  M2a_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => N340_pack_1,
      O => N340
    );
  M2a_7_81_SW0 : X_LUT4
    generic map(
      INIT => X"080B",
      LOC => "SLICE_X47Y57"
    )
    port map (
      ADR0 => M2a_6_bdd1_0,
      ADR1 => M2a_4_761,
      ADR2 => rom1_addr_1_Q,
      ADR3 => M2_12_bdd5_0,
      O => N340_pack_1
    );
  U3_blue_and0001138_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0001138_33924,
      O => U3_blue_and0001138_0
    );
  U3_blue_and0001138_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => N208_pack_2,
      O => N208
    );
  U3_tank1Angle10s_and00000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s_and00000_33936,
      O => U3_tank1Angle10s_and00000_0
    );
  U3_N87_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N87,
      O => U3_N87_0
    );
  U3_N87_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon_pack_1,
      O => vidon
    );
  U3_C2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_GYMUX_11077,
      O => U3_C2_5_DYMUX_33994
    );
  U3_C2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_5_CLKINV_33992
    );
  U3_C2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_5_CEINV_33991
    );
  an_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1_angle_calc_2_pack_1,
      O => sig_tank1_angle_calc_2_Q
    );
  U3_N33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N33,
      O => U3_N33_0
    );
  U3_N33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N01_pack_1,
      O => N01
    );
  M2a_4_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_9_34056,
      O => M2a_4_9_0
    );
  U3_rise2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise2_BYINV_34067,
      O => U3_rise2_DYMUX_34068
    );
  U3_rise2_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_rise2_BYINV_34067
    );
  U3_rise2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_rise2_CLKINV_34065
    );
  U3_rise2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise2_and0000_24577,
      O => U3_rise2_CEINV_34064
    );
  U3_spriteonB4_cmp_le0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_cmp_le0000,
      O => U3_spriteonB4_cmp_le0000_0
    );
  U3_spriteonB4_cmp_le0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_cmp_le000018_pack_1,
      O => U3_spriteonB4_cmp_le000018_10373
    );
  U3_destroy1_mux001541_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux001541_34120,
      O => U3_destroy1_mux001541_0
    );
  U3_destroy1_mux001541_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_pack_1,
      O => U3_spriteonGrnd
    );
  nes_start_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X53Y25"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(1),
      O => nes_start_reg_cmp_eq0000
    );
  U3_rise : X_FF
    generic map(
      LOC => "SLICE_X33Y57",
      INIT => '1'
    )
    port map (
      I => U3_rise_DYMUX_34144,
      CE => U3_rise_CEINV_34140,
      CLK => U3_rise_CLKINV_34141,
      SET => U3_rise_SRINV_34142,
      RST => GND,
      O => U3_rise_9464
    );
  U3_rise_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise_BYINV_34143,
      O => U3_rise_DYMUX_34144
    );
  U3_rise_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_rise_BYINV_34143
    );
  U3_rise_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_rise_SRINV_34142
    );
  U3_rise_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_rise_CLKINV_34141
    );
  U3_rise_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise_and0000_24625,
      O => U3_rise_CEINV_34140
    );
  x7_an_0_mux00011 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X66Y70"
    )
    port map (
      ADR0 => x7_clkdiv(19),
      ADR1 => x7_clkdiv(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => an_0_OBUF_34160
    );
  U3_RMcnt_2_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X35Y60"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => U3_RMht1(2),
      ADR2 => sig_tank2,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_RMcnt_2_and0001
    );
  U3_RMht1_not0001127 : X_LUT4
    generic map(
      INIT => X"D8F0",
      LOC => "SLICE_X37Y54"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1_not000110_0,
      ADR2 => U3_RMht1_not0001_bdd1,
      ADR3 => U3_RMht1(2),
      O => U3_RMht1_not0001127_34196
    );
  U3_RMht1_not0001127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001127_34196,
      O => U3_RMht1_not0001127_0
    );
  U3_RMht1_not0001127_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001_bdd1_pack_1,
      O => U3_RMht1_not0001_bdd1
    );
  U3_RMht1_not000131 : X_LUT4
    generic map(
      INIT => X"8880",
      LOC => "SLICE_X37Y54"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => sig_tank2,
      ADR2 => ld_5_OBUF_0,
      ADR3 => ld_6_OBUF_9799,
      O => U3_RMht1_not0001_bdd1_pack_1
    );
  U3_spriteonB4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4,
      O => U3_spriteonB4_0
    );
  U3_spriteonB4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_and000050_pack_1,
      O => U3_spriteonB4_and000050_10374
    );
  M1_30_104_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_30_104_34244,
      O => M1_30_104_0
    );
  M1_30_104_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y90",
      PATHPULSE => 555 ps
    )
    port map (
      I => N400_pack_2,
      O => N400
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X25Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => U3_C1(3),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(0),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X25Y39"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(2),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X25Y40"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U3_C1(5),
      ADR2 => VCC,
      ADR3 => U3_C1(4),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(1),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y40"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_C1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_Madd_spriteon1_addsub0001_lut_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C1(4),
      ADR2 => U3_C1(6),
      ADR3 => U3_C1(5),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_C1(8),
      ADR2 => U3_C1(9),
      ADR3 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X3Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteon2_addsub0000_7_0,
      ADR2 => VCC,
      ADR3 => U2_hcs(7),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(7)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"56A9",
      LOC => "SLICE_X3Y49"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => U3_C2(5),
      ADR2 => U3_C2(4),
      ADR3 => U2_hcs(6),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(6)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X3Y50"
    )
    port map (
      ADR0 => U3_spriteon2_addsub0000_9_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(9),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(9)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X3Y50"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR2 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      ADR3 => U2_hcs(8),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(8)
    );
  U3_Mcount_C1_lut_1_Q : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_C1(1),
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C1_lut(1)
    );
  U3_C1_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y45",
      INIT => '0'
    )
    port map (
      I => U3_C1_0_DYMUX_10715,
      CE => U3_C1_0_CEINV_10700,
      CLK => U3_C1_0_CLKINV_10701,
      SET => GND,
      RST => GND,
      O => U3_C1(1)
    );
  U3_Mcount_C1_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9955",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => U3_C1(0),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C1_lut(0)
    );
  U3_C1_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y45",
      INIT => '0'
    )
    port map (
      I => U3_C1_0_DXMUX_10733,
      CE => U3_C1_0_CEINV_10700,
      CLK => U3_C1_0_CLKINV_10701,
      SET => GND,
      RST => GND,
      O => U3_C1(0)
    );
  U3_Mcount_C1_lut_3_Q : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_C1(3),
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C1_lut(3)
    );
  U3_C1_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y46",
      INIT => '0'
    )
    port map (
      I => U3_C1_2_DYMUX_10770,
      CE => U3_C1_2_CEINV_10750,
      CLK => U3_C1_2_CLKINV_10751,
      SET => GND,
      RST => GND,
      O => U3_C1(3)
    );
  U3_Mcount_C1_lut_2_Q : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_C1(2),
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C1_lut(2)
    );
  U3_Mcount_C1_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X27Y48"
    )
    port map (
      ADR0 => U3_C1(7),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(7)
    );
  U3_C1_7 : X_FF
    generic map(
      LOC => "SLICE_X27Y48",
      INIT => '0'
    )
    port map (
      I => U3_C1_6_DYMUX_10876,
      CE => U3_C1_6_CEINV_10856,
      CLK => U3_C1_6_CLKINV_10857,
      SET => GND,
      RST => GND,
      O => U3_C1(7)
    );
  U3_Mcount_C1_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X27Y48"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(6)
    );
  U3_C1_6 : X_FF
    generic map(
      LOC => "SLICE_X27Y48",
      INIT => '1'
    )
    port map (
      I => U3_C1_6_DXMUX_10892,
      CE => U3_C1_6_CEINV_10856,
      CLK => U3_C1_6_CLKINV_10857,
      SET => GND,
      RST => GND,
      O => U3_C1(6)
    );
  U3_Mcount_C1_lut_9_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X27Y49"
    )
    port map (
      ADR0 => ld_7_OBUF_0,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => VCC,
      ADR3 => U3_C1(9),
      O => U3_Mcount_C1_lut(9)
    );
  U3_C1_9 : X_FF
    generic map(
      LOC => "SLICE_X27Y49",
      INIT => '0'
    )
    port map (
      I => U3_C1_8_DYMUX_10920,
      CE => U3_C1_8_CEINV_10908,
      CLK => U3_C1_8_CLKINV_10909,
      SET => GND,
      RST => GND,
      O => U3_C1(9)
    );
  U3_Mcount_C1_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X27Y49"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_C1(8),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(8)
    );
  U3_C1_8 : X_FF
    generic map(
      LOC => "SLICE_X27Y49",
      INIT => '0'
    )
    port map (
      I => U3_C1_8_DXMUX_10937,
      CE => U3_C1_8_CEINV_10908,
      CLK => U3_C1_8_CLKINV_10909,
      SET => GND,
      RST => GND,
      O => U3_C1(8)
    );
  U3_Mcount_C2_lut_1_Q : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X15Y45"
    )
    port map (
      ADR0 => U3_C2(1),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C2_lut(1)
    );
  U3_C2_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y45",
      INIT => '0'
    )
    port map (
      I => U3_C2_0_DYMUX_10969,
      CE => U3_C2_0_CEINV_10954,
      CLK => U3_C2_0_CLKINV_10955,
      SET => GND,
      RST => GND,
      O => U3_C2(1)
    );
  U3_Mcount_C2_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9933",
      LOC => "SLICE_X15Y45"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_C2(0),
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C2_lut(0)
    );
  U3_C2_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y45",
      INIT => '0'
    )
    port map (
      I => U3_C2_0_DXMUX_10987,
      CE => U3_C2_0_CEINV_10954,
      CLK => U3_C2_0_CLKINV_10955,
      SET => GND,
      RST => GND,
      O => U3_C2(0)
    );
  U3_Mcount_C2_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X15Y46"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_C2(3),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(3)
    );
  U3_Mcount_C2_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X15Y47"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(4)
    );
  U3_C2_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y47",
      INIT => '1'
    )
    port map (
      I => U3_C2_4_DXMUX_11094,
      CE => U3_C2_4_CEINV_11058,
      CLK => U3_C2_4_CLKINV_11059,
      SET => GND,
      RST => GND,
      O => U3_C2(4)
    );
  U3_Mcount_C2_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X15Y48"
    )
    port map (
      ADR0 => U3_C2(7),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(7)
    );
  U3_C2_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y48",
      INIT => '1'
    )
    port map (
      I => U3_C2_6_DYMUX_11131,
      CE => U3_C2_6_CEINV_11111,
      CLK => U3_C2_6_CLKINV_11112,
      SET => GND,
      RST => GND,
      O => U3_C2(7)
    );
  U3_Mcount_C2_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X15Y48"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(6)
    );
  U3_C2_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y48",
      INIT => '1'
    )
    port map (
      I => U3_C2_6_DXMUX_11147,
      CE => U3_C2_6_CEINV_11111,
      CLK => U3_C2_6_CLKINV_11112,
      SET => GND,
      RST => GND,
      O => U3_C2(6)
    );
  U3_Mcount_C2_lut_9_Q : X_LUT4
    generic map(
      INIT => X"7878",
      LOC => "SLICE_X15Y49"
    )
    port map (
      ADR0 => ld_7_OBUF_0,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_C2(9),
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(9)
    );
  U3_C2_9 : X_FF
    generic map(
      LOC => "SLICE_X15Y49",
      INIT => '0'
    )
    port map (
      I => U3_C2_8_DYMUX_11175,
      CE => U3_C2_8_CEINV_11163,
      CLK => U3_C2_8_CLKINV_11164,
      SET => GND,
      RST => GND,
      O => U3_C2(9)
    );
  U3_Mcount_C2_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X15Y49"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(8)
    );
  U3_C2_8 : X_FF
    generic map(
      LOC => "SLICE_X15Y49",
      INIT => '1'
    )
    port map (
      I => U3_C2_8_DXMUX_11192,
      CE => U3_C2_8_CEINV_11163,
      CLK => U3_C2_8_CLKINV_11164,
      SET => GND,
      RST => GND,
      O => U3_C2(8)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y64"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U3_spriteonM1_addsub0002(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X23Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => U3_spriteonM1_addsub0002(0),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y65"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(3),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(6),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y68"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U3_spriteonM1_addsub0002(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y68"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0002(8),
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X13Y44"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U3_C2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X13Y44"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(0),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X13Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => U3_C2(3),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X13Y45"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U3_C2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X13Y46"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U3_C2(5),
      ADR2 => U3_C2(4),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X13Y46"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U2_hcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X13Y47"
    )
    port map (
      ADR0 => U3_Madd_spriteon2_addsub0000_lut_7_0,
      ADR1 => U2_hcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6C93",
      LOC => "SLICE_X13Y47"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U2_hcs(6),
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(6),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X13Y48"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U2_hcs(9),
      ADR2 => U3_C2(9),
      ADR3 => U3_Madd_spriteon2f_add0004_cy(7),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y9"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U3_spriteonM1_addsub0001(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(5)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y9"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_spriteonM1_addsub0001(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(4)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y10"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0001(7),
      ADR1 => U2_hcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(7)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y10"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_spriteonM1_addsub0001(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(6)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y11"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonM1_addsub0001(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(9)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X21Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0001(8),
      ADR2 => U2_hcs(8),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(8)
    );
  U3_Msub_rom_pix1_Madd_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => U3_C1(1),
      ADR1 => U2_hcs(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix1_Madd_lut(1)
    );
  U3_Msub_rom_pix1_Madd_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X55Y54"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U3_C1(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix1_Madd_lut(0)
    );
  U3_Msub_rom_pix1_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => VCC,
      ADR2 => U3_C1(3),
      ADR3 => VCC,
      O => U3_Msub_rom_pix1_Madd_lut(3)
    );
  U3_Msub_rom_pix1_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X55Y55"
    )
    port map (
      ADR0 => U3_C1(2),
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix1_Madd_lut(2)
    );
  U3_Msub_CM2_sub0000_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X19Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(4),
      O => U3_Msub_CM2_sub0000_lut(4)
    );
  U3_Msub_CM2_sub0000_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X19Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(3),
      O => U3_Msub_CM2_sub0000_lut(3)
    );
  U3_Msub_CM2_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X19Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C2(6),
      ADR3 => VCC,
      O => U3_Msub_CM2_sub0000_lut(6)
    );
  U3_Msub_CM2_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X19Y12"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_CM2_sub0000_lut(5)
    );
  U3_Msub_CM2_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X19Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(8),
      O => U3_Msub_CM2_sub0000_lut(8)
    );
  U3_Msub_CM2_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X19Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(7),
      O => U3_Msub_CM2_sub0000_lut(7)
    );
  U3_Msub_CM2_sub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X19Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(9),
      O => U3_Msub_CM2_sub0000_lut(9)
    );
  U3_CM2_Msub_sub0000_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X17Y8"
    )
    port map (
      ADR0 => U3_CM2(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(1)
    );
  U3_CM2_Msub_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X17Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(7)
    );
  U3_CM2_Msub_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X17Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(6),
      O => U3_CM2_Msub_sub0000_lut(6)
    );
  U3_CM2_Msub_sub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X17Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM2(9),
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(9)
    );
  U3_CM2_Msub_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X17Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(8),
      O => U3_CM2_Msub_sub0000_lut(8)
    );
  U3_CM1_Madd_add0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X29Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM1(0),
      ADR3 => VCC,
      O => U3_CM1_Madd_add0000_lut(0)
    );
  U2_Mcount_vcs_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X51Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => U2_Mcount_vcs_lut(0)
    );
  U3_Madd_tank1rom1s_lut_6_Q : X_LUT4
    generic map(
      INIT => X"56A9",
      LOC => "SLICE_X55Y36"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(6),
      ADR1 => U3_Msub_ypix1_Madd_lut(5),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => U3_font2_2_Q,
      O => U3_Madd_tank1rom1s_lut(6)
    );
  U3_Madd_tank1rom1s_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X55Y37"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_9_0,
      ADR1 => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2,
      ADR2 => U3_RMht1(5),
      ADR3 => U3_RMht1(4),
      O => U3_Madd_tank1rom1s_lut(9)
    );
  U3_Madd_tank1rom1s_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3639",
      LOC => "SLICE_X55Y37"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_tank1rom10s_sub0001_8_0,
      ADR2 => U3_RMht1(5),
      ADR3 => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2,
      O => U3_Madd_tank1rom1s_lut(8)
    );
  U3_tank1rom10s_sub0001_10_114 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X55Y38"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR1 => U3_tank1rom10s_sub0000(9),
      ADR2 => U3_tank1rom10s_sub0000(8),
      ADR3 => VCC,
      O => U3_tank1rom10s_sub0001_10_113_12600
    );
  U3_Madd_tank1rom1s_lut_10_Q : X_LUT4
    generic map(
      INIT => X"A9A5",
      LOC => "SLICE_X55Y38"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_10_0,
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(5),
      ADR3 => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2,
      O => U3_Madd_tank1rom1s_lut(10)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X17Y53"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0002(1),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0002(0),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y54"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U3_spriteonM2_addsub0002(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X17Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(2),
      ADR2 => U3_spriteonM2_addsub0002(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0002(5),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y55"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0002(4),
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y56"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U3_spriteonM2_addsub0002(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X17Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => U3_spriteonM2_addsub0002(6),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X17Y57"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0002(9),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0002(8),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X13Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0001(1),
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(1)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X13Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0001(0),
      ADR2 => U2_hcs(0),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(0)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X13Y10"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0001(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(3),
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(3)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X13Y10"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U3_spriteonM2_addsub0001(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(2)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X13Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0001(5),
      ADR2 => VCC,
      ADR3 => U2_hcs(5),
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(5)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X13Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0001(4),
      ADR2 => U2_hcs(4),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(4)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X13Y12"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0001(7),
      ADR1 => U2_hcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(7)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X13Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0001(6),
      ADR2 => U2_hcs(6),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(6)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X13Y13"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonM2_addsub0001(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(9)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X13Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0001(8),
      ADR2 => VCC,
      ADR3 => U2_hcs(8),
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(8)
    );
  x7_clkdiv_1 : X_FF
    generic map(
      LOC => "SLICE_X55Y80",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_0_DYMUX_12949,
      CE => VCC,
      CLK => x7_clkdiv_0_CLKINV_12932,
      SET => GND,
      RST => x7_clkdiv_0_SRINV_12933,
      O => x7_clkdiv(1)
    );
  x7_Mcount_clkdiv_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X55Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(0),
      O => x7_Mcount_clkdiv_lut(0)
    );
  x7_clkdiv_0 : X_FF
    generic map(
      LOC => "SLICE_X55Y80",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_0_DXMUX_12971,
      CE => VCC,
      CLK => x7_clkdiv_0_CLKINV_12932,
      SET => GND,
      RST => x7_clkdiv_0_SRINV_12933,
      O => x7_clkdiv(0)
    );
  x7_clkdiv_3 : X_FF
    generic map(
      LOC => "SLICE_X55Y81",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_2_DYMUX_13008,
      CE => VCC,
      CLK => x7_clkdiv_2_CLKINV_12986,
      SET => GND,
      RST => x7_clkdiv_2_SRINV_12987,
      O => x7_clkdiv(3)
    );
  x7_clkdiv_2 : X_FF
    generic map(
      LOC => "SLICE_X55Y81",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_2_DXMUX_13027,
      CE => VCC,
      CLK => x7_clkdiv_2_CLKINV_12986,
      SET => GND,
      RST => x7_clkdiv_2_SRINV_12987,
      O => x7_clkdiv(2)
    );
  x7_clkdiv_5 : X_FF
    generic map(
      LOC => "SLICE_X55Y82",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_4_DYMUX_13064,
      CE => VCC,
      CLK => x7_clkdiv_4_CLKINV_13042,
      SET => GND,
      RST => x7_clkdiv_4_SRINV_13043,
      O => x7_clkdiv(5)
    );
  x7_clkdiv_4 : X_FF
    generic map(
      LOC => "SLICE_X55Y82",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_4_DXMUX_13083,
      CE => VCC,
      CLK => x7_clkdiv_4_CLKINV_13042,
      SET => GND,
      RST => x7_clkdiv_4_SRINV_13043,
      O => x7_clkdiv(4)
    );
  x7_clkdiv_7 : X_FF
    generic map(
      LOC => "SLICE_X55Y83",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_6_DYMUX_13120,
      CE => VCC,
      CLK => x7_clkdiv_6_CLKINV_13098,
      SET => GND,
      RST => x7_clkdiv_6_SRINV_13099,
      O => x7_clkdiv(7)
    );
  x7_clkdiv_6 : X_FF
    generic map(
      LOC => "SLICE_X55Y83",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_6_DXMUX_13139,
      CE => VCC,
      CLK => x7_clkdiv_6_CLKINV_13098,
      SET => GND,
      RST => x7_clkdiv_6_SRINV_13099,
      O => x7_clkdiv(6)
    );
  x7_clkdiv_9 : X_FF
    generic map(
      LOC => "SLICE_X55Y84",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_8_DYMUX_13176,
      CE => VCC,
      CLK => x7_clkdiv_8_CLKINV_13154,
      SET => GND,
      RST => x7_clkdiv_8_SRINV_13155,
      O => x7_clkdiv(9)
    );
  x7_clkdiv_8 : X_FF
    generic map(
      LOC => "SLICE_X55Y84",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_8_DXMUX_13195,
      CE => VCC,
      CLK => x7_clkdiv_8_CLKINV_13154,
      SET => GND,
      RST => x7_clkdiv_8_SRINV_13155,
      O => x7_clkdiv(8)
    );
  x7_clkdiv_11 : X_FF
    generic map(
      LOC => "SLICE_X55Y85",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_10_DYMUX_13232,
      CE => VCC,
      CLK => x7_clkdiv_10_CLKINV_13210,
      SET => GND,
      RST => x7_clkdiv_10_SRINV_13211,
      O => x7_clkdiv(11)
    );
  x7_clkdiv_10 : X_FF
    generic map(
      LOC => "SLICE_X55Y85",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_10_DXMUX_13251,
      CE => VCC,
      CLK => x7_clkdiv_10_CLKINV_13210,
      SET => GND,
      RST => x7_clkdiv_10_SRINV_13211,
      O => x7_clkdiv(10)
    );
  x7_clkdiv_13 : X_FF
    generic map(
      LOC => "SLICE_X55Y86",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_12_DYMUX_13288,
      CE => VCC,
      CLK => x7_clkdiv_12_CLKINV_13266,
      SET => GND,
      RST => x7_clkdiv_12_SRINV_13267,
      O => x7_clkdiv(13)
    );
  x7_clkdiv_12 : X_FF
    generic map(
      LOC => "SLICE_X55Y86",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_12_DXMUX_13307,
      CE => VCC,
      CLK => x7_clkdiv_12_CLKINV_13266,
      SET => GND,
      RST => x7_clkdiv_12_SRINV_13267,
      O => x7_clkdiv(12)
    );
  x7_clkdiv_15 : X_FF
    generic map(
      LOC => "SLICE_X55Y87",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_14_DYMUX_13344,
      CE => VCC,
      CLK => x7_clkdiv_14_CLKINV_13322,
      SET => GND,
      RST => x7_clkdiv_14_SRINV_13323,
      O => x7_clkdiv(15)
    );
  x7_clkdiv_14 : X_FF
    generic map(
      LOC => "SLICE_X55Y87",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_14_DXMUX_13363,
      CE => VCC,
      CLK => x7_clkdiv_14_CLKINV_13322,
      SET => GND,
      RST => x7_clkdiv_14_SRINV_13323,
      O => x7_clkdiv(14)
    );
  x7_clkdiv_17 : X_FF
    generic map(
      LOC => "SLICE_X55Y88",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_16_DYMUX_13400,
      CE => VCC,
      CLK => x7_clkdiv_16_CLKINV_13378,
      SET => GND,
      RST => x7_clkdiv_16_SRINV_13379,
      O => x7_clkdiv(17)
    );
  x7_clkdiv_16 : X_FF
    generic map(
      LOC => "SLICE_X55Y88",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_16_DXMUX_13419,
      CE => VCC,
      CLK => x7_clkdiv_16_CLKINV_13378,
      SET => GND,
      RST => x7_clkdiv_16_SRINV_13379,
      O => x7_clkdiv(16)
    );
  x7_clkdiv_19_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_19_rt_13442
    );
  x7_clkdiv_19 : X_FF
    generic map(
      LOC => "SLICE_X55Y89",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_18_DYMUX_13447,
      CE => VCC,
      CLK => x7_clkdiv_18_CLKINV_13433,
      SET => GND,
      RST => x7_clkdiv_18_SRINV_13434,
      O => x7_clkdiv(19)
    );
  x7_clkdiv_18 : X_FF
    generic map(
      LOC => "SLICE_X55Y89",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_18_DXMUX_13468,
      CE => VCC,
      CLK => x7_clkdiv_18_CLKINV_13433,
      SET => GND,
      RST => x7_clkdiv_18_SRINV_13434,
      O => x7_clkdiv(18)
    );
  U3_Msub_rom_pix2_Madd_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X37Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(1),
      ADR2 => U3_C2(1),
      ADR3 => VCC,
      O => U3_Msub_rom_pix2_Madd_lut(1)
    );
  U3_Msub_rom_pix2_Madd_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y48"
    )
    port map (
      ADR0 => U3_C2(0),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix2_Madd_lut(0)
    );
  U3_Msub_rom_pix2_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y49"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_C2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix2_Madd_lut(3)
    );
  U3_Msub_rom_pix2_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X37Y49"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U3_C2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix2_Madd_lut(2)
    );
  U3_Madd_spriteon2f_add0004_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X37Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(4),
      O => U3_spriteon2f_add0004(4)
    );
  U3_Msub_rom_pix2_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X37Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_hcs(4),
      ADR3 => U3_C2(4),
      O => U3_Msub_rom_pix2_Madd_lut(4)
    );
  U3_Maddsub_RM2_share0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X23Y58"
    )
    port map (
      ADR0 => U3_RMcnt2(2),
      ADR1 => U3_RM2(1),
      ADR2 => U3_rise2_9197,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(1)
    );
  U3_Maddsub_RM2_share0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X23Y58"
    )
    port map (
      ADR0 => U3_RM2(0),
      ADR1 => U3_RMcnt2(1),
      ADR2 => U3_rise2_9197,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(0)
    );
  U3_Maddsub_RM2_share0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X23Y59"
    )
    port map (
      ADR0 => U3_RMcnt2(4),
      ADR1 => U3_RM2(3),
      ADR2 => U3_rise2_9197,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(3)
    );
  U3_Maddsub_RM2_share0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X23Y59"
    )
    port map (
      ADR0 => U3_RM2(2),
      ADR1 => U3_RMcnt2(3),
      ADR2 => U3_rise2_9197,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(2)
    );
  U3_Maddsub_RM2_share0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y60"
    )
    port map (
      ADR0 => U3_RM2(5),
      ADR1 => U3_rise2_9197,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(5)
    );
  U3_Maddsub_RM2_share0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X23Y60"
    )
    port map (
      ADR0 => U3_RMcnt2(5),
      ADR1 => U3_RM2(4),
      ADR2 => VCC,
      ADR3 => U3_rise2_9197,
      O => U3_Maddsub_RM2_share0000_lut(4)
    );
  U3_Maddsub_RM2_share0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y61"
    )
    port map (
      ADR0 => U3_RM2(7),
      ADR1 => U3_rise2_9197,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(7)
    );
  U3_Maddsub_RM2_share0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y61"
    )
    port map (
      ADR0 => U3_RM2(6),
      ADR1 => U3_rise2_9197,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(6)
    );
  U3_Maddsub_RM2_share0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X23Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rise2_9197,
      ADR2 => VCC,
      ADR3 => U3_RM2(9),
      O => U3_Maddsub_RM2_share0000_lut(9)
    );
  U3_Maddsub_RM2_share0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y62"
    )
    port map (
      ADR0 => U3_RM2(8),
      ADR1 => U3_rise2_9197,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(8)
    );
  U1_q_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DYMUX_13786,
      CE => VCC,
      CLK => U1_q_01_CLKINV_13769,
      SET => GND,
      RST => U1_q_01_SRINV_13770,
      O => U1_q(1)
    );
  U1_Mcount_q_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X25Y18"
    )
    port map (
      ADR0 => U1_q_01,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_Mcount_q_lut(0)
    );
  U1_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DXMUX_13808,
      CE => VCC,
      CLK => U1_q_01_CLKINV_13769,
      SET => GND,
      RST => U1_q_01_SRINV_13770,
      O => U1_q_01
    );
  U1_q_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DYMUX_13845,
      CE => VCC,
      CLK => U1_q_2_CLKINV_13823,
      SET => GND,
      RST => U1_q_2_SRINV_13824,
      O => U1_q(3)
    );
  U1_q_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DXMUX_13864,
      CE => VCC,
      CLK => U1_q_2_CLKINV_13823,
      SET => GND,
      RST => U1_q_2_SRINV_13824,
      O => U1_q(2)
    );
  U1_q_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y20",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DYMUX_13901,
      CE => VCC,
      CLK => U1_q_4_CLKINV_13879,
      SET => GND,
      RST => U1_q_4_SRINV_13880,
      O => U1_q(5)
    );
  U1_q_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y20",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DXMUX_13920,
      CE => VCC,
      CLK => U1_q_4_CLKINV_13879,
      SET => GND,
      RST => U1_q_4_SRINV_13880,
      O => U1_q(4)
    );
  U1_q_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y21",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DYMUX_13957,
      CE => VCC,
      CLK => U1_q_6_CLKINV_13935,
      SET => GND,
      RST => U1_q_6_SRINV_13936,
      O => U1_q(7)
    );
  U1_q_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y21",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DXMUX_13976,
      CE => VCC,
      CLK => U1_q_6_CLKINV_13935,
      SET => GND,
      RST => U1_q_6_SRINV_13936,
      O => U1_q(6)
    );
  U1_q_9 : X_FF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DYMUX_14013,
      CE => VCC,
      CLK => U1_q_8_CLKINV_13991,
      SET => GND,
      RST => U1_q_8_SRINV_13992,
      O => U1_q(9)
    );
  U1_q_8 : X_FF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DXMUX_14032,
      CE => VCC,
      CLK => U1_q_8_CLKINV_13991,
      SET => GND,
      RST => U1_q_8_SRINV_13992,
      O => U1_q(8)
    );
  U1_q_11 : X_FF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DYMUX_14069,
      CE => VCC,
      CLK => U1_q_10_CLKINV_14047,
      SET => GND,
      RST => U1_q_10_SRINV_14048,
      O => U1_q(11)
    );
  U1_q_10 : X_FF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DXMUX_14088,
      CE => VCC,
      CLK => U1_q_10_CLKINV_14047,
      SET => GND,
      RST => U1_q_10_SRINV_14048,
      O => U1_q(10)
    );
  U1_q_13 : X_FF
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DYMUX_14125,
      CE => VCC,
      CLK => U1_q_12_CLKINV_14103,
      SET => GND,
      RST => U1_q_12_SRINV_14104,
      O => U1_q(13)
    );
  U1_q_12 : X_FF
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DXMUX_14144,
      CE => VCC,
      CLK => U1_q_12_CLKINV_14103,
      SET => GND,
      RST => U1_q_12_SRINV_14104,
      O => U1_q(12)
    );
  U1_q_15 : X_FF
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DYMUX_14181,
      CE => VCC,
      CLK => U1_q_14_CLKINV_14159,
      SET => GND,
      RST => U1_q_14_SRINV_14160,
      O => U1_q(15)
    );
  U1_q_14 : X_FF
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DXMUX_14200,
      CE => VCC,
      CLK => U1_q_14_CLKINV_14159,
      SET => GND,
      RST => U1_q_14_SRINV_14160,
      O => U1_q(14)
    );
  U1_q_171_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q_171,
      O => U1_q_171_rt_14223
    );
  U1_q_17 : X_FF
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DYMUX_14228,
      CE => VCC,
      CLK => U1_q_16_CLKINV_14214,
      SET => GND,
      RST => U1_q_16_SRINV_14215,
      O => U1_q_171
    );
  U1_q_16 : X_FF
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DXMUX_14249,
      CE => VCC,
      CLK => U1_q_16_CLKINV_14214,
      SET => GND,
      RST => U1_q_16_SRINV_14215,
      O => U1_q(16)
    );
  U3_Madd_CM1_add0000_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(1),
      O => U3_Madd_CM1_add0000_lut_1_Q
    );
  U3_Madd_CM1_add0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(0),
      O => U3_Madd_CM1_add0000_lut_0_Q
    );
  U3_Madd_CM1_add0000_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C1(3),
      ADR3 => VCC,
      O => U3_Madd_CM1_add0000_lut_3_Q
    );
  U3_Madd_CM1_add0000_lut_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(4),
      O => U3_Madd_CM1_add0000_lut_4_1
    );
  U3_C1_9_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_C1_9_rt_14419
    );
  U3_Madd_tank1rom10s_lut_5_Q : X_LUT4
    generic map(
      INIT => X"693C",
      LOC => "SLICE_X55Y27"
    )
    port map (
      ADR0 => N360_0,
      ADR1 => U3_Msub_ypix1_Madd_lut(5),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => U3_RMht1(5),
      O => U3_Madd_tank1rom10s_lut_5_Q_14450
    );
  U3_Madd_tank1rom10s_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y27"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_4_0,
      ADR1 => VCC,
      ADR2 => U3_font1(0),
      ADR3 => VCC,
      O => U3_Madd_tank1rom10s_lut_4_Q_14463
    );
  U3_tank1rom10s_sub0001_7_11 : X_LUT4
    generic map(
      INIT => X"CCC9",
      LOC => "SLICE_X55Y28"
    )
    port map (
      ADR0 => U3_Msub_ypix1_Madd_lut(5),
      ADR1 => U3_tank1rom10s_sub0000(7),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => U3_tank1rom10s_sub0000(6),
      O => U3_tank1rom10s_sub0001_7_1_14488
    );
  U3_Madd_tank1rom10s_lut_6_Q : X_LUT4
    generic map(
      INIT => X"56AA",
      LOC => "SLICE_X55Y28"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_6_0,
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(4),
      ADR3 => U3_RMht1(5),
      O => U3_Madd_tank1rom10s_lut_6_Q_14505
    );
  U3_Madd_tank1rom10s_lut_9_Q : X_LUT4
    generic map(
      INIT => X"555A",
      LOC => "SLICE_X55Y29"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(9),
      ADR1 => VCC,
      ADR2 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR3 => U3_tank1rom10s_sub0000(8),
      O => U3_Madd_tank1rom10s_lut_9_Q_14524
    );
  U3_Madd_tank1rom10s_lut_8_Q : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X55Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR3 => U3_tank1rom10s_sub0000(8),
      O => U3_Madd_tank1rom10s_lut_8_Q_14542
    );
  U3_tank1rom10s_sub0001_10_115 : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X55Y30"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(9),
      ADR1 => VCC,
      ADR2 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR3 => U3_tank1rom10s_sub0000(8),
      O => U3_tank1rom10s_sub0001_10_114_14567
    );
  U3_tank1rom10s_sub0001_10_111 : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X55Y30"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(9),
      ADR1 => VCC,
      ADR2 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR3 => U3_tank1rom10s_sub0000(8),
      O => U3_tank1rom10s_sub0001_10_11_14572
    );
  U3_Madd_tank2rom10s_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6696",
      LOC => "SLICE_X55Y41"
    )
    port map (
      ADR0 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR1 => U3_Msub_ypix1_Madd_lut(5),
      ADR2 => U3_font3_cmp_lt0000_0,
      ADR3 => U3_font3_cmp_lt0001_0,
      O => U3_Madd_tank2rom10s_lut_5_Q_14598
    );
  U3_Madd_tank2rom10s_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A9A",
      LOC => "SLICE_X55Y41"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_4_0,
      ADR1 => U3_font3_cmp_lt0002,
      ADR2 => U3_font3_cmp_lt0000_0,
      ADR3 => U3_font3_cmp_lt0001_0,
      O => U3_Madd_tank2rom10s_lut_4_Q_14611
    );
  U3_tank1rom10s_sub0001_7_12 : X_LUT4
    generic map(
      INIT => X"AAA9",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(7),
      ADR1 => U3_Msub_ypix1_Madd_lut(5),
      ADR2 => U3_tank1rom10s_sub0000(6),
      ADR3 => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => U3_tank1rom10s_sub0001_7_11_14634
    );
  U3_Madd_tank2rom10s_lut_6_Q : X_LUT4
    generic map(
      INIT => X"56AA",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_6_0,
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(3),
      ADR3 => U3_RMht2(5),
      O => U3_Madd_tank2rom10s_lut_6_Q_14651
    );
  U3_Madd_tank2rom10s_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3366",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(8),
      ADR1 => U3_tank1rom10s_sub0000(9),
      ADR2 => VCC,
      ADR3 => U3_tank1rom10s_sub0001_10_bdd0,
      O => U3_Madd_tank2rom10s_lut_9_Q_14670
    );
  U3_Madd_tank2rom10s_lut_8_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank1rom10s_sub0000(8),
      ADR2 => VCC,
      ADR3 => U3_tank1rom10s_sub0001_10_bdd0,
      O => U3_Madd_tank2rom10s_lut_8_Q_14688
    );
  U3_tank1rom10s_sub0001_10_116 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(9),
      ADR1 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR2 => U3_tank1rom10s_sub0000(8),
      ADR3 => VCC,
      O => U3_tank1rom10s_sub0001_10_115_14713
    );
  U3_tank1rom10s_sub0001_10_112 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(9),
      ADR1 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR2 => U3_tank1rom10s_sub0000(8),
      ADR3 => VCC,
      O => U3_tank1rom10s_sub0001_10_111_14718
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X12Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(1),
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(1)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X12Y46"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U3_C2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(0)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X12Y47"
    )
    port map (
      ADR0 => U3_C2(3),
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(3)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X12Y47"
    )
    port map (
      ADR0 => U3_C2(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(2)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X12Y48"
    )
    port map (
      ADR0 => U3_Madd_spriteon2_addsub0000_cy_5_0,
      ADR1 => U3_C2(5),
      ADR2 => U2_hcs(5),
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(5)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X12Y48"
    )
    port map (
      ADR0 => U3_spriteon2f_add0004_4_0,
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(4)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X12Y49"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_Madd_spriteon2_addsub0000_lut_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(7)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X12Y49"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C2(5),
      ADR2 => U3_C2(6),
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(6)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X12Y50"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U3_C2(9),
      ADR2 => U2_hcs(9),
      ADR3 => U3_Madd_spriteon2f_add0004_cy(7),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(9)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X12Y50"
    )
    port map (
      ADR0 => U3_Madd_spriteon2_addsub0000_lut_8_0,
      ADR1 => U3_C2(8),
      ADR2 => U2_hcs(8),
      ADR3 => U3_Madd_spriteon2f_add0004_cy(7),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(8)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y46"
    )
    port map (
      ADR0 => U3_C1(1),
      ADR1 => U2_hcs(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X29Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(0),
      ADR2 => U3_C1(0),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X29Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => U3_C1(3),
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X29Y47"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U3_C1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X29Y48"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => U2_hcs(5),
      ADR2 => U3_C1(4),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(5)
    );
  nes_scalar_reg_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y5"
    )
    port map (
      ADR0 => nes_scalar_reg(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_reg_9_rt_16364
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X15Y5"
    )
    port map (
      ADR0 => U3_CM2(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(1)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X15Y5"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U3_CM2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(0)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X15Y6"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_CM2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(3)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X15Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(2),
      ADR2 => U2_hcs(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(2)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X15Y7"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0000_5_0,
      ADR1 => U3_CM2(5),
      ADR2 => U3_CM2(4),
      ADR3 => U2_hcs(5),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(5)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X15Y7"
    )
    port map (
      ADR0 => U3_CM2(4),
      ADR1 => U3_spriteonM2_addsub0000_4_0,
      ADR2 => U2_hcs(4),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(4)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X15Y8"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0000_7_0,
      ADR1 => U2_hcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(7)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"7887",
      LOC => "SLICE_X15Y8"
    )
    port map (
      ADR0 => U3_CM2(5),
      ADR1 => U3_CM2(4),
      ADR2 => U2_hcs(6),
      ADR3 => U3_CM2(6),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(6)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9C63",
      LOC => "SLICE_X15Y9"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR1 => U3_CM2(9),
      ADR2 => U3_CM2(8),
      ADR3 => U2_hcs(9),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(9)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X15Y9"
    )
    port map (
      ADR0 => U3_CM2(8),
      ADR1 => U3_spriteonM2_addsub0000_8_0,
      ADR2 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR3 => U2_hcs(8),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(8)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y51"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U3_spriteonM2_addsub0003(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X19Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0003(0),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X19Y52"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => VCC,
      ADR2 => U3_spriteonM2_addsub0003(3),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y52"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U3_spriteonM2_addsub0003(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X19Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0003(5),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(5)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X19Y53"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0003(4),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X19Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => U3_spriteonM2_addsub0003(7),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(7)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y54"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U3_spriteonM2_addsub0003(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X19Y55"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U3_spriteonM2_addsub0003(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(9)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X19Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0003(8),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(8)
    );
  U3_Madd_spriteonM2_addsub0001_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X15Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(0),
      O => U3_Madd_spriteonM2_addsub0001_lut_0_Q
    );
  U3_Madd_spriteonM2_addsub0001_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X15Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(2),
      O => U3_Madd_spriteonM2_addsub0001_lut_2_Q
    );
  U3_Madd_spriteonM2_addsub0000_xor_5_111 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X15Y12"
    )
    port map (
      ADR0 => U3_CM2(5),
      ADR1 => U3_CM2(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0000_xor_5_11_16777
    );
  U3_Madd_spriteonM2_addsub0000_xor_4_111_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X15Y12"
    )
    port map (
      ADR0 => U3_CM2(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0000_xor_4_11
    );
  U3_Madd_spriteonM2_addsub0000_xor_7_111 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X15Y13"
    )
    port map (
      ADR0 => U3_CM2(5),
      ADR1 => U3_CM2(7),
      ADR2 => U3_CM2(4),
      ADR3 => U3_CM2(6),
      O => U3_Madd_spriteonM2_addsub0000_xor_7_11_16819
    );
  U3_Madd_spriteonM2_addsub0000_xor_6_111 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X15Y13"
    )
    port map (
      ADR0 => U3_CM2(5),
      ADR1 => U3_CM2(4),
      ADR2 => VCC,
      ADR3 => U3_CM2(6),
      O => U3_Madd_spriteonM2_addsub0000_xor_6_11_16836
    );
  U3_spriteonM2_addsub0000_9_11 : X_LUT4
    generic map(
      INIT => X"9A9A",
      LOC => "SLICE_X15Y14"
    )
    port map (
      ADR0 => U3_CM2(9),
      ADR1 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR2 => U3_CM2(8),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0000_9_1_16859
    );
  U3_spriteonM2_addsub0000_8_21 : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X15Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR2 => U3_CM2(8),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0000_8_2_16864
    );
  U3_Madd_spriteonM2_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X23Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM2(1),
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0002_lut(1)
    );
  U3_Madd_spriteonM2_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X23Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0002_lut(0)
    );
  U3_Madd_spriteonM2_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X23Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0002_lut(3)
    );
  U3_Madd_spriteonM2_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X23Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM2(2),
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0002_lut(2)
    );
  U3_Madd_spriteonM2_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X23Y54"
    )
    port map (
      ADR0 => U3_RM2(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0002_lut(4)
    );
  U3_RM2_9_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X23Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM2(9),
      ADR3 => VCC,
      O => U3_RM2_9_rt_17039
    );
  U3_Madd_spriteonM2_addsub0003_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X21Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0003_lut_0_Q
    );
  U3_Madd_spriteonM2_addsub0003_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X21Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0003_lut_2_Q
    );
  U3_spriteonM2_addsub0002_9_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_9_rt_17221
    );
  U2_Mcount_hcs_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_hcs(0),
      ADR3 => VCC,
      O => U2_Mcount_hcs_lut(0)
    );
  U2_hcs_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y33"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_hcs_9_rt_17402
    );
  U3_Maddsub_RM1_share0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X33Y62"
    )
    port map (
      ADR0 => U3_RMcnt(2),
      ADR1 => U3_RM1(1),
      ADR2 => VCC,
      ADR3 => U3_rise_9464,
      O => U3_Maddsub_RM1_share0000_lut(1)
    );
  U3_Maddsub_RM1_share0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X33Y62"
    )
    port map (
      ADR0 => U3_RM1(0),
      ADR1 => U3_RMcnt(1),
      ADR2 => VCC,
      ADR3 => U3_rise_9464,
      O => U3_Maddsub_RM1_share0000_lut(0)
    );
  U3_Maddsub_RM1_share0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X33Y63"
    )
    port map (
      ADR0 => U3_RMcnt(4),
      ADR1 => U3_RM1(3),
      ADR2 => VCC,
      ADR3 => U3_rise_9464,
      O => U3_Maddsub_RM1_share0000_lut(3)
    );
  U3_Maddsub_RM1_share0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X33Y63"
    )
    port map (
      ADR0 => U3_RMcnt(3),
      ADR1 => U3_RM1(2),
      ADR2 => VCC,
      ADR3 => U3_rise_9464,
      O => U3_Maddsub_RM1_share0000_lut(2)
    );
  U3_Maddsub_RM1_share0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y64"
    )
    port map (
      ADR0 => U3_RM1(5),
      ADR1 => U3_rise_9464,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(5)
    );
  U3_Maddsub_RM1_share0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X33Y64"
    )
    port map (
      ADR0 => U3_RMcnt(5),
      ADR1 => U3_RM1(4),
      ADR2 => VCC,
      ADR3 => U3_rise_9464,
      O => U3_Maddsub_RM1_share0000_lut(4)
    );
  U3_Maddsub_RM1_share0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y65"
    )
    port map (
      ADR0 => U3_RM1(7),
      ADR1 => U3_rise_9464,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(7)
    );
  U3_Maddsub_RM1_share0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y65"
    )
    port map (
      ADR0 => U3_RM1(6),
      ADR1 => U3_rise_9464,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(6)
    );
  U3_Maddsub_RM1_share0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X33Y66"
    )
    port map (
      ADR0 => U3_rise_9464,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(9),
      O => U3_Maddsub_RM1_share0000_lut(9)
    );
  U3_Maddsub_RM1_share0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y66"
    )
    port map (
      ADR0 => U3_rise_9464,
      ADR1 => U3_RM1(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(8)
    );
  U3_Msub_tank1rom10s_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X53Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_tank1rom10s_sub0000_lut(5)
    );
  U3_Msub_tank1rom10s_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X53Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_tank1rom10s_sub0000_lut(7)
    );
  U3_Msub_tank1rom10s_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X53Y41"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_tank1rom10s_sub0000_lut(6)
    );
  U3_Msub_tank1rom10s_sub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X53Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(9),
      ADR3 => VCC,
      O => U3_Msub_tank1rom10s_sub0000_lut(9)
    );
  U3_Msub_tank1rom10s_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X53Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(8),
      ADR3 => VCC,
      O => U3_Msub_tank1rom10s_sub0000_lut(8)
    );
  nes_Mcount_counter_reg_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X55Y8"
    )
    port map (
      ADR0 => nes_counter_reg(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Mcount_counter_reg_lut(0)
    );
  nes_counter_reg_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_counter_reg(9),
      O => nes_counter_reg_9_rt_17948
    );
  U3_q_1 : X_FF
    generic map(
      LOC => "SLICE_X35Y64",
      INIT => '0'
    )
    port map (
      I => U3_Q_0_DYMUX_17992,
      CE => VCC,
      CLK => U3_Q_0_CLKINV_17975,
      SET => GND,
      RST => U3_Q_0_SRINV_17976,
      O => U3_Q_1_9517
    );
  U3_Mcount_q_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X35Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_0_9516,
      O => U3_Mcount_q_lut(0)
    );
  U3_q_0 : X_FF
    generic map(
      LOC => "SLICE_X35Y64",
      INIT => '0'
    )
    port map (
      I => U3_Q_0_DXMUX_18014,
      CE => VCC,
      CLK => U3_Q_0_CLKINV_17975,
      SET => GND,
      RST => U3_Q_0_SRINV_17976,
      O => U3_Q_0_9516
    );
  U3_q_3 : X_FF
    generic map(
      LOC => "SLICE_X35Y65",
      INIT => '0'
    )
    port map (
      I => U3_Q_2_DYMUX_18051,
      CE => VCC,
      CLK => U3_Q_2_CLKINV_18029,
      SET => GND,
      RST => U3_Q_2_SRINV_18030,
      O => U3_Q_3_9520
    );
  U3_q_2 : X_FF
    generic map(
      LOC => "SLICE_X35Y65",
      INIT => '0'
    )
    port map (
      I => U3_Q_2_DXMUX_18070,
      CE => VCC,
      CLK => U3_Q_2_CLKINV_18029,
      SET => GND,
      RST => U3_Q_2_SRINV_18030,
      O => U3_Q_2_9519
    );
  U3_q_5 : X_FF
    generic map(
      LOC => "SLICE_X35Y66",
      INIT => '0'
    )
    port map (
      I => U3_Q_4_DYMUX_18107,
      CE => VCC,
      CLK => U3_Q_4_CLKINV_18085,
      SET => GND,
      RST => U3_Q_4_SRINV_18086,
      O => U3_Q_5_9523
    );
  U3_q_4 : X_FF
    generic map(
      LOC => "SLICE_X35Y66",
      INIT => '0'
    )
    port map (
      I => U3_Q_4_DXMUX_18126,
      CE => VCC,
      CLK => U3_Q_4_CLKINV_18085,
      SET => GND,
      RST => U3_Q_4_SRINV_18086,
      O => U3_Q_4_9522
    );
  U3_q_7 : X_FF
    generic map(
      LOC => "SLICE_X35Y67",
      INIT => '0'
    )
    port map (
      I => U3_Q_6_DYMUX_18163,
      CE => VCC,
      CLK => U3_Q_6_CLKINV_18141,
      SET => GND,
      RST => U3_Q_6_SRINV_18142,
      O => U3_Q_7_9526
    );
  U3_q_6 : X_FF
    generic map(
      LOC => "SLICE_X35Y67",
      INIT => '0'
    )
    port map (
      I => U3_Q_6_DXMUX_18182,
      CE => VCC,
      CLK => U3_Q_6_CLKINV_18141,
      SET => GND,
      RST => U3_Q_6_SRINV_18142,
      O => U3_Q_6_9525
    );
  U3_q_9 : X_FF
    generic map(
      LOC => "SLICE_X35Y68",
      INIT => '0'
    )
    port map (
      I => U3_Q_8_DYMUX_18219,
      CE => VCC,
      CLK => U3_Q_8_CLKINV_18197,
      SET => GND,
      RST => U3_Q_8_SRINV_18198,
      O => U3_Q_9_9529
    );
  U3_q_8 : X_FF
    generic map(
      LOC => "SLICE_X35Y68",
      INIT => '0'
    )
    port map (
      I => U3_Q_8_DXMUX_18238,
      CE => VCC,
      CLK => U3_Q_8_CLKINV_18197,
      SET => GND,
      RST => U3_Q_8_SRINV_18198,
      O => U3_Q_8_9528
    );
  U3_q_11 : X_FF
    generic map(
      LOC => "SLICE_X35Y69",
      INIT => '0'
    )
    port map (
      I => U3_Q_10_DYMUX_18275,
      CE => VCC,
      CLK => U3_Q_10_CLKINV_18253,
      SET => GND,
      RST => U3_Q_10_SRINV_18254,
      O => U3_Q_11_9532
    );
  U3_q_10 : X_FF
    generic map(
      LOC => "SLICE_X35Y69",
      INIT => '0'
    )
    port map (
      I => U3_Q_10_DXMUX_18294,
      CE => VCC,
      CLK => U3_Q_10_CLKINV_18253,
      SET => GND,
      RST => U3_Q_10_SRINV_18254,
      O => U3_Q_10_9531
    );
  U3_q_13 : X_FF
    generic map(
      LOC => "SLICE_X35Y70",
      INIT => '0'
    )
    port map (
      I => U3_Q_12_DYMUX_18331,
      CE => VCC,
      CLK => U3_Q_12_CLKINV_18309,
      SET => GND,
      RST => U3_Q_12_SRINV_18310,
      O => U3_Q_13_9535
    );
  U3_q_12 : X_FF
    generic map(
      LOC => "SLICE_X35Y70",
      INIT => '0'
    )
    port map (
      I => U3_Q_12_DXMUX_18350,
      CE => VCC,
      CLK => U3_Q_12_CLKINV_18309,
      SET => GND,
      RST => U3_Q_12_SRINV_18310,
      O => U3_Q_12_9534
    );
  U3_q_15 : X_FF
    generic map(
      LOC => "SLICE_X35Y71",
      INIT => '0'
    )
    port map (
      I => U3_Q_14_DYMUX_18387,
      CE => VCC,
      CLK => U3_Q_14_CLKINV_18365,
      SET => GND,
      RST => U3_Q_14_SRINV_18366,
      O => U3_Q_15_9538
    );
  U3_q_14 : X_FF
    generic map(
      LOC => "SLICE_X35Y71",
      INIT => '0'
    )
    port map (
      I => U3_Q_14_DXMUX_18406,
      CE => VCC,
      CLK => U3_Q_14_CLKINV_18365,
      SET => GND,
      RST => U3_Q_14_SRINV_18366,
      O => U3_Q_14_9537
    );
  U3_q_17 : X_FF
    generic map(
      LOC => "SLICE_X35Y72",
      INIT => '0'
    )
    port map (
      I => U3_Q_16_DYMUX_18443,
      CE => VCC,
      CLK => U3_Q_16_CLKINV_18421,
      SET => GND,
      RST => U3_Q_16_SRINV_18422,
      O => U3_Q_17_9541
    );
  U3_q_16 : X_FF
    generic map(
      LOC => "SLICE_X35Y72",
      INIT => '0'
    )
    port map (
      I => U3_Q_16_DXMUX_18462,
      CE => VCC,
      CLK => U3_Q_16_CLKINV_18421,
      SET => GND,
      RST => U3_Q_16_SRINV_18422,
      O => U3_Q_16_9540
    );
  U3_q_19 : X_FF
    generic map(
      LOC => "SLICE_X35Y73",
      INIT => '0'
    )
    port map (
      I => U3_q_181_DYMUX_18499,
      CE => VCC,
      CLK => U3_q_181_CLKINV_18477,
      SET => GND,
      RST => U3_q_181_SRINV_18478,
      O => U3_q_191
    );
  U3_q_18 : X_FF
    generic map(
      LOC => "SLICE_X35Y73",
      INIT => '0'
    )
    port map (
      I => U3_q_181_DXMUX_18518,
      CE => VCC,
      CLK => U3_q_181_CLKINV_18477,
      SET => GND,
      RST => U3_q_181_SRINV_18478,
      O => U3_q_181
    );
  U3_q_201_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y74"
    )
    port map (
      ADR0 => U3_q_201,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_q_201_rt_18539
    );
  U3_q_20 : X_FF
    generic map(
      LOC => "SLICE_X35Y74",
      INIT => '0'
    )
    port map (
      I => U3_q_201_DXMUX_18544,
      CE => VCC,
      CLK => U3_q_201_CLKINV_18530,
      SET => GND,
      RST => U3_q_201_FFX_RSTAND_18549,
      O => U3_q_201
    );
  U3_q_201_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X35Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U3_q_201_FFX_RSTAND_18549
    );
  U3_Mmux_M2a_mux0000_7 : X_LUT4
    generic map(
      INIT => X"A0CC",
      LOC => "SLICE_X40Y50"
    )
    port map (
      ADR0 => M2a_29_59,
      ADR1 => M2a_28_Q,
      ADR2 => M2a_29_2_0,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_7_18570
    );
  U3_Mmux_M2a_mux0000_6 : X_LUT4
    generic map(
      INIT => X"008A",
      LOC => "SLICE_X40Y50"
    )
    port map (
      ADR0 => M2a_29_2_0,
      ADR1 => M2a_30_19_0,
      ADR2 => rom1_addr_4_Q,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_6_18578
    );
  U3_Mmux_M2a_mux0000_8 : X_LUT4
    generic map(
      INIT => X"3535",
      LOC => "SLICE_X40Y51"
    )
    port map (
      ADR0 => M1a_4_bdd0_0,
      ADR1 => N464,
      ADR2 => rom1_addr_4_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2a_mux0000_8_18599
    );
  U3_Mmux_M2a_mux0000_71 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X40Y51"
    )
    port map (
      ADR0 => M2a_26_Q,
      ADR1 => VCC,
      ADR2 => M2a_24_0,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_71_18608
    );
  U3_Mmux_M2a_mux0000_83 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X40Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_13_Q,
      ADR2 => M2a_12_Q,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_83_18629
    );
  U3_Mmux_M2a_mux0000_73 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X40Y52"
    )
    port map (
      ADR0 => M2a_15_Q,
      ADR1 => VCC,
      ADR2 => M2a_14_Q,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_73_18638
    );
  U3_Mmux_M2a_mux0000_91 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X40Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_9_Q,
      ADR2 => M2a_8_Q,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_91_18659
    );
  U3_Mmux_M2a_mux0000_84 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X40Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_11_0,
      ADR2 => M2a_10_0,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_84_18668
    );
  U3_Mmux_M1a_mux0000_73_SW0_F : X_LUT4
    generic map(
      INIT => X"A10A",
      LOC => "SLICE_X65Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => U3_rom_pix1(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N590
    );
  U3_Mmux_M1a_mux0000_73_SW0_G : X_LUT4
    generic map(
      INIT => X"5B54",
      LOC => "SLICE_X65Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => U3_rom_pix1(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N591
    );
  U3_Mmux_M1a_mux0000_83_SW0_F : X_LUT4
    generic map(
      INIT => X"63F9",
      LOC => "SLICE_X66Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => U3_rom_pix1(0),
      ADR3 => sig_tank1rom10s(0),
      O => N624
    );
  U3_Mmux_M1a_mux0000_83_SW0_G : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X66Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N625
    );
  U3_Mmux_M1a_mux0000_92_SW0_F : X_LUT4
    generic map(
      INIT => X"5BF5",
      LOC => "SLICE_X67Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => U3_rom_pix1(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N650
    );
  U3_Mmux_M1a_mux0000_92_SW0_G : X_LUT4
    generic map(
      INIT => X"FCC2",
      LOC => "SLICE_X67Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => U3_rom_pix1(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N651
    );
  U3_Mmux_M1a_mux0000_85_SW0_F : X_LUT4
    generic map(
      INIT => X"329B",
      LOC => "SLICE_X64Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => U3_rom_pix1(0),
      ADR3 => sig_tank1rom10s(1),
      O => N642
    );
  U3_Mmux_M1a_mux0000_85_SW0_G : X_LUT4
    generic map(
      INIT => X"DD33",
      LOC => "SLICE_X64Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => N643
    );
  M1a_11_f5_F : X_LUT4
    generic map(
      INIT => X"ACDA",
      LOC => "SLICE_X65Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N674
    );
  M1a_11_f5_G : X_LUT4
    generic map(
      INIT => X"3F0C",
      LOC => "SLICE_X65Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N675
    );
  selector_blue_1_88_F : X_LUT4
    generic map(
      INIT => X"BB00",
      LOC => "SLICE_X16Y29"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta,
      ADR1 => title_spriteon,
      ADR2 => VCC,
      ADR3 => vidon,
      O => N490
    );
  selector_blue_1_88_G : X_LUT4
    generic map(
      INIT => X"3200",
      LOC => "SLICE_X16Y29"
    )
    port map (
      ADR0 => selector_blue_1_17_0,
      ADR1 => U3_N29_0,
      ADR2 => selector_blue_1_46_0,
      ADR3 => vidon,
      O => N491
    );
  M2a_22_f5_F : X_LUT4
    generic map(
      INIT => X"598B",
      LOC => "SLICE_X38Y51"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(1),
      O => N596
    );
  M2a_22_f5_G : X_LUT4
    generic map(
      INIT => X"4988",
      LOC => "SLICE_X38Y51"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(1),
      O => N597
    );
  M1a_8_12 : X_LUT4
    generic map(
      INIT => X"B0D0",
      LOC => "SLICE_X67Y58"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(1),
      O => M1a_8_11_21179
    );
  M1a_8_11 : X_LUT4
    generic map(
      INIT => X"1020",
      LOC => "SLICE_X67Y58"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(1),
      O => M1a_8_1
    );
  U3_spriteonB1_cmp_lt00002352_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X40Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(9),
      ADR3 => VCC,
      O => U3_spriteonB1_cmp_lt00002351_21204
    );
  U3_spriteonB1_cmp_lt00002351 : X_LUT4
    generic map(
      INIT => X"0F1F",
      LOC => "SLICE_X40Y33"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(9),
      ADR3 => U2_vcs(6),
      O => U3_spriteonB1_cmp_lt0000235
    );
  M1_5_F : X_LUT4
    generic map(
      INIT => X"A290",
      LOC => "SLICE_X64Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(0),
      O => N598
    );
  U3_Result_5_1215_F : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X36Y50"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => U3_RMht1(5),
      ADR2 => U3_RMht1(1),
      ADR3 => U3_Result_5_136_0,
      O => N498
    );
  U3_Result_5_1215_G : X_LUT4
    generic map(
      INIT => X"FA05",
      LOC => "SLICE_X36Y50"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => VCC,
      ADR2 => N214_0,
      ADR3 => U3_RMht1(5),
      O => N499
    );
  U3_RMht1_5 : X_FF
    generic map(
      LOC => "SLICE_X36Y50",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_5_DXMUX_21394,
      CE => U3_RMht1_5_CEINV_21376,
      CLK => U3_RMht1_5_CLKINV_21377,
      SET => GND,
      RST => GND,
      O => U3_RMht1(5)
    );
  U3_Result_5_2215_F : X_LUT4
    generic map(
      INIT => X"CCE4",
      LOC => "SLICE_X42Y52"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => U3_RMht2(5),
      ADR2 => U3_Result_5_236_0,
      ADR3 => U3_RMht2(1),
      O => N496
    );
  U3_Result_5_2215_G : X_LUT4
    generic map(
      INIT => X"CC99",
      LOC => "SLICE_X42Y52"
    )
    port map (
      ADR0 => N212_0,
      ADR1 => U3_RMht2(5),
      ADR2 => VCC,
      ADR3 => sig_gameDown,
      O => N497
    );
  U3_RMht2_5 : X_FF
    generic map(
      LOC => "SLICE_X42Y52",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_5_DXMUX_21428,
      CE => U3_RMht2_5_CEINV_21410,
      CLK => U3_RMht2_5_CLKINV_21411,
      SET => GND,
      RST => GND,
      O => U3_RMht2(5)
    );
  M1_31_252 : X_LUT4
    generic map(
      INIT => X"3055",
      LOC => "SLICE_X55Y74"
    )
    port map (
      ADR0 => M1_22_bdd12,
      ADR1 => M1_21_bdd5,
      ADR2 => rom1_addr_2_Q,
      ADR3 => sig_tank1rom10s(0),
      O => M1_31_252_21446
    );
  M1_31_251 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X55Y74"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => VCC,
      ADR2 => rom1_addr_2_Q,
      ADR3 => sig_tank1rom10s(0),
      O => M1_31_251_21454
    );
  M1a_25_36_SW0_F : X_LUT4
    generic map(
      INIT => X"EB28",
      LOC => "SLICE_X65Y68"
    )
    port map (
      ADR0 => M1a_22_bdd0_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M1a_24_bdd1_0,
      O => N544
    );
  M1a_25_36_SW0_G : X_LUT4
    generic map(
      INIT => X"FF0D",
      LOC => "SLICE_X65Y68"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N545
    );
  M1_25_542 : X_LUT4
    generic map(
      INIT => X"4F2F",
      LOC => "SLICE_X54Y89"
    )
    port map (
      ADR0 => rom1_addr_2_Q,
      ADR1 => M1_21_bdd5,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M1_22_bdd9_0,
      O => M1_25_542_21496
    );
  M1_25_541 : X_LUT4
    generic map(
      INIT => X"F0FC",
      LOC => "SLICE_X54Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_21_bdd5,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_25_541_21504
    );
  U3_font2_2_1_F : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X54Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RMht1(1),
      ADR3 => U3_RMht1(2),
      O => N488
    );
  U3_font2_2_1_G : X_LUT4
    generic map(
      INIT => X"2692",
      LOC => "SLICE_X54Y37"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(1),
      ADR3 => U3_RMht1(3),
      O => N489
    );
  M2_10_232 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X41Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M2_10_232_21547
    );
  M2_10_231 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X41Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd13_0,
      O => M2_10_231_21554
    );
  M1_27_452 : X_LUT4
    generic map(
      INIT => X"3200",
      LOC => "SLICE_X52Y91"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_21_bdd5,
      ADR3 => rom1_addr_2_Q,
      O => M1_27_452_21572
    );
  M1_27_451 : X_LUT4
    generic map(
      INIT => X"C880",
      LOC => "SLICE_X52Y91"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_21_bdd5,
      ADR3 => rom1_addr_2_Q,
      O => M1_27_451_21579
    );
  M1_28_332 : X_LUT4
    generic map(
      INIT => X"FC33",
      LOC => "SLICE_X52Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_23_bdd6_0,
      ADR3 => sig_tank1rom10s(0),
      O => M1_28_332_21597
    );
  M1_28_331 : X_LUT4
    generic map(
      INIT => X"FC77",
      LOC => "SLICE_X52Y82"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_23_bdd6_0,
      ADR3 => sig_tank1rom10s(0),
      O => M1_28_331_21604
    );
  M1_29_126_F : X_LUT4
    generic map(
      INIT => X"B3A0",
      LOC => "SLICE_X64Y87"
    )
    port map (
      ADR0 => M1_29_77_0,
      ADR1 => M2a_4_761,
      ADR2 => M1_29_69_0,
      ADR3 => M1_29_26,
      O => N568
    );
  M1_29_126_G : X_LUT4
    generic map(
      INIT => X"78E0",
      LOC => "SLICE_X64Y87"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2a_4_761,
      ADR3 => sig_tank1rom10s(0),
      O => N569
    );
  U3_RMcnt_Q_mux0000_2_11 : X_LUT4
    generic map(
      INIT => X"C69C",
      LOC => "SLICE_X32Y61"
    )
    port map (
      ADR0 => U3_RMcnt(0),
      ADR1 => U3_RMcnt(2),
      ADR2 => U3_rise_9464,
      ADR3 => U3_RMcnt(1),
      O => U3_RMcnt_Q_mux0000_2_1
    );
  U3_RMht1_2_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X32Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RMht1(2),
      ADR3 => VCC,
      O => U3_RMht1_2_rt_21813
    );
  U3_RMcnt_2 : X_FF
    generic map(
      LOC => "SLICE_X32Y61",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_2_DXMUX_21817,
      CE => U3_RMcnt_2_CEINV_21794,
      CLK => U3_RMcnt_2_CLKINV_21795,
      SET => U3_RMcnt_2_FFX_SET,
      RST => U3_RMcnt_2_FFX_RSTAND_21824,
      O => U3_RMcnt(2)
    );
  U3_RMcnt_2_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_2_and0001,
      O => U3_RMcnt_2_FFX_SET
    );
  U3_RMcnt_2_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X32Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_2_and0000,
      O => U3_RMcnt_2_FFX_RSTAND_21824
    );
  M2_21_2 : X_LUT4
    generic map(
      INIT => X"0621",
      LOC => "SLICE_X53Y81"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(2),
      O => M1_10_2
    );
  M1_10_1 : X_LUT4
    generic map(
      INIT => X"A82B",
      LOC => "SLICE_X53Y81"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(2),
      O => M1_10_1_21850
    );
  U3_RMcnt_Q_mux0000_4_11 : X_LUT4
    generic map(
      INIT => X"D2B4",
      LOC => "SLICE_X32Y59"
    )
    port map (
      ADR0 => U3_RMcnt(3),
      ADR1 => U3_rise_9464,
      ADR2 => U3_RMcnt(4),
      ADR3 => N168_0,
      O => U3_RMcnt_Q_mux0000_4_1
    );
  U3_RMht1_4_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X32Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RMht1_4_rt_21884
    );
  U3_RMcnt_4 : X_FF
    generic map(
      LOC => "SLICE_X32Y59",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_4_DXMUX_21888,
      CE => U3_RMcnt_4_CEINV_21865,
      CLK => U3_RMcnt_4_CLKINV_21866,
      SET => U3_RMcnt_4_FFX_SET,
      RST => U3_RMcnt_4_FFX_RSTAND_21895,
      O => U3_RMcnt(4)
    );
  U3_RMcnt_4_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_4_and0001,
      O => U3_RMcnt_4_FFX_SET
    );
  U3_RMcnt_4_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X32Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_4_and0000,
      O => U3_RMcnt_4_FFX_RSTAND_21895
    );
  M2_22_2 : X_LUT4
    generic map(
      INIT => X"4308",
      LOC => "SLICE_X40Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => M2_22_2_21912
    );
  M2_22_1 : X_LUT4
    generic map(
      INIT => X"9D91",
      LOC => "SLICE_X40Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => M2_22_1_21919
    );
  U3_font1_0_11 : X_LUT4
    generic map(
      INIT => X"4F4B",
      LOC => "SLICE_X54Y29"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(3),
      ADR3 => U3_RMht1(1),
      O => U3_font1_0_1
    );
  U3_RMht1_0_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X54Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RMht1(0),
      O => U3_RMht1_0_rt_21962
    );
  U3_font2_0_11 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X54Y34"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1(0),
      ADR2 => U3_RMht1(4),
      ADR3 => U3_RMht1(2),
      O => U3_font2_0_1
    );
  U3_Mmux_M2_mux0000_82_SW0_F : X_LUT4
    generic map(
      INIT => X"3E2A",
      LOC => "SLICE_X40Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => U3_rom_pix2(0),
      O => N660
    );
  U3_Mmux_M2_mux0000_82_SW0_G : X_LUT4
    generic map(
      INIT => X"7263",
      LOC => "SLICE_X40Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => U3_rom_pix2(0),
      O => N661
    );
  U3_Mmux_M2a_mux0000_82_SW01 : X_LUT4
    generic map(
      INIT => X"D3FD",
      LOC => "SLICE_X43Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => U3_Mmux_M2a_mux0000_82_SW0
    );
  M1a_12_bdd0_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X43Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_12_bdd0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M1a_12_bdd0_rt_22144
    );
  M1_11_F : X_LUT4
    generic map(
      INIT => X"0011",
      LOC => "SLICE_X60Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(0),
      O => N640
    );
  M1_11_G : X_LUT4
    generic map(
      INIT => X"B0C6",
      LOC => "SLICE_X60Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(0),
      O => N641
    );
  M1_20_F : X_LUT4
    generic map(
      INIT => X"9825",
      LOC => "SLICE_X64Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N670
    );
  M1_20_G : X_LUT4
    generic map(
      INIT => X"F630",
      LOC => "SLICE_X64Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N671
    );
  M1_18_F : X_LUT4
    generic map(
      INIT => X"060C",
      LOC => "SLICE_X64Y89"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N600
    );
  M1_18_G : X_LUT4
    generic map(
      INIT => X"E418",
      LOC => "SLICE_X64Y89"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N601
    );
  M2_11_F : X_LUT4
    generic map(
      INIT => X"C129",
      LOC => "SLICE_X45Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr_4_Q,
      O => N560
    );
  M2_11_G : X_LUT4
    generic map(
      INIT => X"8CEA",
      LOC => "SLICE_X45Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr_4_Q,
      O => N561
    );
  M1_2_1_F : X_LUT4
    generic map(
      INIT => X"9F36",
      LOC => "SLICE_X65Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N672
    );
  M1_2_1_G : X_LUT4
    generic map(
      INIT => X"D400",
      LOC => "SLICE_X65Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N673
    );
  M2_23_F : X_LUT4
    generic map(
      INIT => X"5593",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N504
    );
  M2_23_G : X_LUT4
    generic map(
      INIT => X"CD31",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N505
    );
  M2_28_F : X_LUT4
    generic map(
      INIT => X"517F",
      LOC => "SLICE_X39Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr_4_Q,
      O => N584
    );
  M2_28_G : X_LUT4
    generic map(
      INIT => X"9820",
      LOC => "SLICE_X39Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr_4_Q,
      O => N585
    );
  M2a_4_762 : X_LUT4
    generic map(
      INIT => X"7800",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => M2_0_bdd6_0,
      ADR2 => rom1_addr_2_Q,
      ADR3 => M2a_4_761,
      O => M2a_4_762_22334
    );
  M2a_4_761_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_4_761,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M2a_4_761_rt_22344
    );
  U2_vidon_and0000261 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X39Y34"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => U2_vidon_and0000261_22519
    );
  U2_vidon_and0000181 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X35Y32"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(5),
      ADR3 => U2_vcs(8),
      O => U2_vidon_and0000181_22533
    );
  U2_vidon_and0000651 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X37Y34"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => U2_vidon_and0000651_22569
    );
  M1a_10_42_F : X_LUT4
    generic map(
      INIT => X"3A06",
      LOC => "SLICE_X65Y52"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(3),
      O => N578
    );
  M1a_10_42_G : X_LUT4
    generic map(
      INIT => X"7E15",
      LOC => "SLICE_X65Y52"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(3),
      O => N579
    );
  M1a_21_25_F : X_LUT4
    generic map(
      INIT => X"8055",
      LOC => "SLICE_X67Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M1_21_bdd5,
      ADR2 => rom1_addr_2_Q,
      ADR3 => sig_tank1rom10s(3),
      O => N518
    );
  M1a_21_25_G : X_LUT4
    generic map(
      INIT => X"AA44",
      LOC => "SLICE_X67Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(3),
      O => N519
    );
  M1a_22_40_F : X_LUT4
    generic map(
      INIT => X"D0D0",
      LOC => "SLICE_X66Y66"
    )
    port map (
      ADR0 => M1_22_bdd0_0,
      ADR1 => M2a_4_761,
      ADR2 => N350,
      ADR3 => VCC,
      O => N556
    );
  M1a_22_40_G : X_LUT4
    generic map(
      INIT => X"08AE",
      LOC => "SLICE_X66Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N557
    );
  M1a_23_58_F : X_LUT4
    generic map(
      INIT => X"EC00",
      LOC => "SLICE_X64Y73"
    )
    port map (
      ADR0 => rom1_addr_1_Q,
      ADR1 => M1a_23_4_0,
      ADR2 => M1a_22_bdd0_0,
      ADR3 => M1a_23_15_0,
      O => N500
    );
  M1a_23_58_G : X_LUT4
    generic map(
      INIT => X"C0E2",
      LOC => "SLICE_X64Y73"
    )
    port map (
      ADR0 => rom1_addr_1_Q,
      ADR1 => M2a_4_761,
      ADR2 => M1_23_bdd0_0,
      ADR3 => rom1_addr_2_Q,
      O => N501
    );
  M1a_24_38_F : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X67Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M1_22_bdd9_0,
      ADR3 => VCC,
      O => N576
    );
  M1a_24_38_G : X_LUT4
    generic map(
      INIT => X"20A8",
      LOC => "SLICE_X67Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(0),
      O => N577
    );
  M1a_24_63_F : X_LUT4
    generic map(
      INIT => X"AEAE",
      LOC => "SLICE_X67Y64"
    )
    port map (
      ADR0 => M1a_24_38,
      ADR1 => M1_24_bdd0_0,
      ADR2 => M2a_4_761,
      ADR3 => VCC,
      O => N540
    );
  M1a_24_63_G : X_LUT4
    generic map(
      INIT => X"B034",
      LOC => "SLICE_X67Y64"
    )
    port map (
      ADR0 => rom1_addr_2_Q,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2a_4_761,
      ADR3 => sig_tank1rom10s(0),
      O => N541
    );
  M1a_19_30_F : X_LUT4
    generic map(
      INIT => X"C05D",
      LOC => "SLICE_X65Y55"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N506
    );
  M1a_19_30_G : X_LUT4
    generic map(
      INIT => X"1F05",
      LOC => "SLICE_X65Y55"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N507
    );
  M2a_15_51_F : X_LUT4
    generic map(
      INIT => X"BBD1",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N582
    );
  M2a_15_51_G : X_LUT4
    generic map(
      INIT => X"42B3",
      LOC => "SLICE_X41Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N583
    );
  M2a_16_63_F : X_LUT4
    generic map(
      INIT => X"BB19",
      LOC => "SLICE_X39Y50"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N564
    );
  M2a_16_63_G : X_LUT4
    generic map(
      INIT => X"42B7",
      LOC => "SLICE_X39Y50"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N565
    );
  M2a_26_31_F : X_LUT4
    generic map(
      INIT => X"815B",
      LOC => "SLICE_X39Y51"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N534
    );
  M2a_26_31_G : X_LUT4
    generic map(
      INIT => X"0244",
      LOC => "SLICE_X39Y51"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N535
    );
  M2a_28_36_F : X_LUT4
    generic map(
      INIT => X"8098",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N602
    );
  M2a_28_36_G : X_LUT4
    generic map(
      INIT => X"6848",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N603
    );
  M2a_29_59_F : X_LUT4
    generic map(
      INIT => X"FAFE",
      LOC => "SLICE_X42Y51"
    )
    port map (
      ADR0 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N668
    );
  M2a_29_59_G : X_LUT4
    generic map(
      INIT => X"56FA",
      LOC => "SLICE_X42Y51"
    )
    port map (
      ADR0 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N669
    );
  M2a_5_151_F : X_LUT4
    generic map(
      INIT => X"FF48",
      LOC => "SLICE_X48Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => N330,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M2a_5_125_0,
      O => N554
    );
  M2a_5_151_G : X_LUT4
    generic map(
      INIT => X"4F04",
      LOC => "SLICE_X48Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N555
    );
  selector_red_0_34_SW02 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X24Y26"
    )
    port map (
      ADR0 => U3_N50_0,
      ADR1 => U3_spriteonB3_0,
      ADR2 => U3_spriteonB5_0,
      ADR3 => U3_spriteonB4_0,
      O => selector_red_0_34_SW01_23062
    );
  selector_red_0_34_SW01 : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X24Y26"
    )
    port map (
      ADR0 => U3_N50_0,
      ADR1 => U3_spriteonB3_0,
      ADR2 => U3_spriteonB5_0,
      ADR3 => U3_spriteonB4_0,
      O => selector_red_0_34_SW0
    );
  M1a_3_2 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X64Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => M1a_3_2_23087
    );
  M1a_3_1 : X_LUT4
    generic map(
      INIT => X"2DC4",
      LOC => "SLICE_X64Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => M1a_3_1_23094
    );
  M1a_28_63_SW01 : X_LUT4
    generic map(
      INIT => X"CAC0",
      LOC => "SLICE_X50Y55"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M1_21_bdd5,
      O => M1a_28_63_SW0
    );
  N272_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => N272,
      O => N272_rt_23137
    );
  M1a_25_361 : X_LUT4
    generic map(
      INIT => X"22A2",
      LOC => "SLICE_X67Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1a_25_36
    );
  M2_13_52_F : X_LUT4
    generic map(
      INIT => X"1540",
      LOC => "SLICE_X43Y71"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => rom1_addr_4_Q,
      O => N620
    );
  M2_13_52_G : X_LUT4
    generic map(
      INIT => X"B482",
      LOC => "SLICE_X43Y71"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => rom1_addr_4_Q,
      O => N621
    );
  M2_30_71_F : X_LUT4
    generic map(
      INIT => X"955E",
      LOC => "SLICE_X38Y66"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N510
    );
  M2_30_71_G : X_LUT4
    generic map(
      INIT => X"3020",
      LOC => "SLICE_X38Y66"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N511
    );
  M2_2_147_F : X_LUT4
    generic map(
      INIT => X"EABA",
      LOC => "SLICE_X50Y69"
    )
    port map (
      ADR0 => M2_2_70,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2_2_111_0,
      ADR3 => sig_tank1rom10s(0),
      O => N502
    );
  M2_2_147_G : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X50Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => N503
    );
  M2_3_218_F : X_LUT4
    generic map(
      INIT => X"32FE",
      LOC => "SLICE_X51Y69"
    )
    port map (
      ADR0 => M2_3_5_0,
      ADR1 => rom1_addr_4_Q,
      ADR2 => M2_3_24_0,
      ADR3 => N222_0,
      O => N520
    );
  M2_3_218_G : X_LUT4
    generic map(
      INIT => X"0DFD",
      LOC => "SLICE_X51Y69"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => M2_3_94_0,
      ADR2 => rom1_addr_4_Q,
      ADR3 => N222_0,
      O => N521
    );
  M2_4_122_F : X_LUT4
    generic map(
      INIT => X"94FF",
      LOC => "SLICE_X48Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M2_0_bdd13_0,
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(3),
      O => N508
    );
  M2_4_122_G : X_LUT4
    generic map(
      INIT => X"8E77",
      LOC => "SLICE_X48Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(3),
      O => N509
    );
  M2_4_218_F : X_LUT4
    generic map(
      INIT => X"7222",
      LOC => "SLICE_X49Y68"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M1_0_bdd2,
      ADR2 => M2_4_46_0,
      ADR3 => M2_4_36_0,
      O => N486
    );
  M2_4_218_G : X_LUT4
    generic map(
      INIT => X"33A0",
      LOC => "SLICE_X49Y68"
    )
    port map (
      ADR0 => M2_4_133_0,
      ADR1 => M2_4_bdd0,
      ADR2 => M2_4_122,
      ADR3 => rom1_addr_4_Q,
      O => N487
    );
  M2_8_142_F : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X43Y64"
    )
    port map (
      ADR0 => rom1_addr_2_Q,
      ADR1 => N466_0,
      ADR2 => VCC,
      ADR3 => M2_8_53,
      O => N580
    );
  M2_8_142_G : X_LUT4
    generic map(
      INIT => X"ECA1",
      LOC => "SLICE_X43Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N581
    );
  M1_3_2 : X_LUT4
    generic map(
      INIT => X"5333",
      LOC => "SLICE_X61Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_3_2_23487
    );
  M1_3_1 : X_LUT4
    generic map(
      INIT => X"8871",
      LOC => "SLICE_X61Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_3_1_23494
    );
  U3_RMcnt2_Q_mux0000_2_11 : X_LUT4
    generic map(
      INIT => X"A69A",
      LOC => "SLICE_X27Y56"
    )
    port map (
      ADR0 => U3_RMcnt2(2),
      ADR1 => U3_RMcnt2(1),
      ADR2 => U3_rise2_9197,
      ADR3 => U3_RMcnt2(0),
      O => U3_RMcnt2_Q_mux0000_2_1
    );
  U3_RMht2_2_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RMht2(2),
      O => U3_RMht2_2_rt_23528
    );
  U3_RMcnt2_2 : X_FF
    generic map(
      LOC => "SLICE_X27Y56",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_2_DXMUX_23532,
      CE => U3_RMcnt2_2_CEINV_23509,
      CLK => U3_RMcnt2_2_CLKINV_23510,
      SET => U3_RMcnt2_2_FFX_SET,
      RST => U3_RMcnt2_2_FFX_RSTAND_23539,
      O => U3_RMcnt2(2)
    );
  U3_RMcnt2_2_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_2_and0001,
      O => U3_RMcnt2_2_FFX_SET
    );
  U3_RMcnt2_2_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_2_and0000,
      O => U3_RMcnt2_2_FFX_RSTAND_23539
    );
  M2_5_312 : X_LUT4
    generic map(
      INIT => X"0353",
      LOC => "SLICE_X48Y71"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd13_0,
      O => M2_5_311_23649
    );
  M2_5_311 : X_LUT4
    generic map(
      INIT => X"0FCF",
      LOC => "SLICE_X48Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd13_0,
      O => M2_5_31
    );
  U3_spriteonB4_and0000191 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X40Y35"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(8),
      ADR3 => U2_vcs(5),
      O => U3_spriteonB4_and0000191_23672
    );
  U2_vcs_8_rt_1 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X40Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(8),
      ADR3 => VCC,
      O => U2_vcs_8_rt
    );
  M2_5_452 : X_LUT4
    generic map(
      INIT => X"7B5A",
      LOC => "SLICE_X46Y70"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd13_0,
      O => M2_5_452_23699
    );
  M2_5_451 : X_LUT4
    generic map(
      INIT => X"3CFF",
      LOC => "SLICE_X46Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_5_bdd2,
      O => M2_5_451_23707
    );
  U3_Mmux_M2_mux0000_8_SW0_F : X_LUT4
    generic map(
      INIT => X"3FEC",
      LOC => "SLICE_X41Y65"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N588
    );
  U3_Mmux_M2_mux0000_8_SW0_G : X_LUT4
    generic map(
      INIT => X"3FC1",
      LOC => "SLICE_X41Y65"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N589
    );
  U3_Mmux_M2_mux0000_9_SW0_F : X_LUT4
    generic map(
      INIT => X"3F34",
      LOC => "SLICE_X41Y67"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N572
    );
  U3_Mmux_M2_mux0000_9_SW0_G : X_LUT4
    generic map(
      INIT => X"3FCA",
      LOC => "SLICE_X41Y67"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N573
    );
  sig_tank1rom10s_2_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_tank1rom10s_2_rt_23775
    );
  M2a_5_64_SW01 : X_LUT4
    generic map(
      INIT => X"FBB3",
      LOC => "SLICE_X51Y54"
    )
    port map (
      ADR0 => rom1_addr_2_Q,
      ADR1 => M2a_4_761,
      ADR2 => M2_0_bdd13_0,
      ADR3 => M2_0_bdd6_0,
      O => M2a_5_64_SW0
    );
  x7_Mmux_digit_4 : X_LUT4
    generic map(
      INIT => X"2EE2",
      LOC => "SLICE_X55Y58"
    )
    port map (
      ADR0 => U3_RMht2(0),
      ADR1 => x7_clkdiv(18),
      ADR2 => U3_Msub_font4_sub0002_cy(3),
      ADR3 => U3_RMht2(4),
      O => x7_Mmux_digit_4_23800
    );
  x7_Mmux_digit_3 : X_LUT4
    generic map(
      INIT => X"66F0",
      LOC => "SLICE_X55Y58"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2,
      ADR2 => U3_RMht1(0),
      ADR3 => x7_clkdiv(18),
      O => x7_Mmux_digit_3_23807
    );
  title_spriteon_and0000871 : X_LUT4
    generic map(
      INIT => X"5F7F",
      LOC => "SLICE_X20Y27"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U2_hcs(1),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(0),
      O => title_spriteon_and0000871_23832
    );
  U3_RMcnt_Q_mux0000_5_SW02 : X_LUT4
    generic map(
      INIT => X"017F",
      LOC => "SLICE_X33Y56"
    )
    port map (
      ADR0 => N168_0,
      ADR1 => U3_RMcnt(4),
      ADR2 => U3_RMcnt(3),
      ADR3 => U3_rise_9464,
      O => U3_RMcnt_Q_mux0000_5_SW01_23850
    );
  U3_RMcnt_Q_mux0000_5_SW01 : X_LUT4
    generic map(
      INIT => X"FE80",
      LOC => "SLICE_X33Y56"
    )
    port map (
      ADR0 => N168_0,
      ADR1 => U3_RMcnt(4),
      ADR2 => U3_RMcnt(3),
      ADR3 => U3_rise_9464,
      O => U3_RMcnt_Q_mux0000_5_SW0
    );
  M1a_9_32_F : X_LUT4
    generic map(
      INIT => X"828B",
      LOC => "SLICE_X66Y59"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => N610
    );
  M1a_9_32_G : X_LUT4
    generic map(
      INIT => X"7071",
      LOC => "SLICE_X66Y59"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => N611
    );
  U3_spriteonB1_cmp_le000011 : X_LUT4
    generic map(
      INIT => X"01FF",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U2_hcs(5),
      ADR2 => N57_0,
      ADR3 => U2_hcs(7),
      O => U3_spriteonB1_cmp_le00001
    );
  M2_1_63_F : X_LUT4
    generic map(
      INIT => X"7C00",
      LOC => "SLICE_X44Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M2_0_bdd6_0,
      ADR2 => M2_0_bdd13_0,
      ADR3 => sig_tank1rom10s(3),
      O => N530
    );
  M2_1_63_G : X_LUT4
    generic map(
      INIT => X"5041",
      LOC => "SLICE_X44Y69"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(2),
      O => N531
    );
  M2_29_2_F : X_LUT4
    generic map(
      INIT => X"93BE",
      LOC => "SLICE_X43Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N658
    );
  M2_29_2_G : X_LUT4
    generic map(
      INIT => X"8A08",
      LOC => "SLICE_X43Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr_4_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N659
    );
  M2_2_70_F : X_LUT4
    generic map(
      INIT => X"0522",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_0_bdd18_0,
      ADR2 => M2_2_bdd5_0,
      ADR3 => sig_tank1rom10s(0),
      O => N494
    );
  M2_2_70_G : X_LUT4
    generic map(
      INIT => X"32CC",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => M2_0_bdd20,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => rom1_addr_2_Q,
      ADR3 => sig_tank1rom10s(0),
      O => N495
    );
  M2_8_53_F : X_LUT4
    generic map(
      INIT => X"338C",
      LOC => "SLICE_X42Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M2_0_bdd20,
      ADR3 => sig_tank1rom10s(1),
      O => N536
    );
  M2_8_53_G : X_LUT4
    generic map(
      INIT => X"0252",
      LOC => "SLICE_X42Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2_0_bdd9_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M2_3_bdd7_0,
      O => N537
    );
  U3_red_0_3281 : X_LUT4
    generic map(
      INIT => X"F0F2",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => U3_blue_and0002,
      ADR1 => U3_N29_0,
      ADR2 => U3_green_2_17,
      ADR3 => U3_tank2HP_0_Q,
      O => U3_red_0_328
    );
  M2_9_31_F : X_LUT4
    generic map(
      INIT => X"8808",
      LOC => "SLICE_X46Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => M2_0_bdd13_0,
      O => N604
    );
  M2_9_31_G : X_LUT4
    generic map(
      INIT => X"0111",
      LOC => "SLICE_X46Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2_0_bdd20,
      ADR3 => sig_tank1rom10s(3),
      O => N605
    );
  M2_9_69_F : X_LUT4
    generic map(
      INIT => X"00D0",
      LOC => "SLICE_X47Y68"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => rom1_addr_2_Q,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N512
    );
  M2_9_69_G : X_LUT4
    generic map(
      INIT => X"0700",
      LOC => "SLICE_X47Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N513
    );
  U3_destroy2_mux0017191 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X29Y36"
    )
    port map (
      ADR0 => U3_spriteonB5_0,
      ADR1 => U3_N29_0,
      ADR2 => U3_N33_0,
      ADR3 => U3_spriteonB1,
      O => U3_destroy2_mux0017191_24246
    );
  M2a_8_94_SW0_F : X_LUT4
    generic map(
      INIT => X"FF85",
      LOC => "SLICE_X38Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => M2_0_bdd13_0,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N538
    );
  M2a_8_94_SW0_G : X_LUT4
    generic map(
      INIT => X"A8FF",
      LOC => "SLICE_X38Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => M2_0_bdd13_0,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N539
    );
  U3_C1_not00014 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X25Y47"
    )
    port map (
      ADR0 => U3_C1(2),
      ADR1 => U3_C1(4),
      ADR2 => U3_C1(3),
      ADR3 => U3_C1(5),
      O => U3_C1_not00014_O_pack_1
    );
  U3_C1_not000127 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X25Y47"
    )
    port map (
      ADR0 => U3_leftBTN_inv1_inv1_0,
      ADR1 => U3_C1_not00015_0,
      ADR2 => U3_C1_not000110_0,
      ADR3 => U3_C1_not00014_O,
      O => U3_C1_not000127_24457
    );
  U3_C1_not000183 : X_LUT4
    generic map(
      INIT => X"757F",
      LOC => "SLICE_X26Y46"
    )
    port map (
      ADR0 => U3_C1(7),
      ADR1 => N185,
      ADR2 => U3_C1_not000147_0,
      ADR3 => N184_0,
      O => U3_C1_not000183_O_pack_1
    );
  U3_C1_not0001142 : X_LUT4
    generic map(
      INIT => X"A8A0",
      LOC => "SLICE_X26Y46"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => U3_C1_not0001105_0,
      ADR2 => U3_C1_not000127_0,
      ADR3 => U3_C1_not000183_O,
      O => U3_C1_not0001
    );
  U3_RMcnt_and000112 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X33Y60"
    )
    port map (
      ADR0 => U3_RMcnt(4),
      ADR1 => U3_RMcnt(5),
      ADR2 => U3_RMcnt(2),
      ADR3 => U3_RMcnt(3),
      O => U3_RMcnt_and000112_O_pack_1
    );
  U3_RMcnt_and000136_SW0 : X_LUT4
    generic map(
      INIT => X"F5FF",
      LOC => "SLICE_X33Y60"
    )
    port map (
      ADR0 => U3_RMcnt(1),
      ADR1 => VCC,
      ADR2 => U3_RMcnt_and000112_O,
      ADR3 => U3_RMcnt(0),
      O => N178
    );
  nes_scalar_next_cmp_eq000030 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X50Y6"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq000021_0,
      ADR1 => nes_scalar_reg(9),
      ADR2 => nes_scalar_next_cmp_eq000010_0,
      ADR3 => nes_scalar_reg(8),
      O => nes_scalar_next_cmp_eq0000_pack_1
    );
  nes_counter_reg_not00011 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X50Y6"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_counter_reg_not0001
    );
  U3_RMht2_not000124 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X42Y53"
    )
    port map (
      ADR0 => ld_5_OBUF_0,
      ADR1 => ld_6_OBUF_9799,
      ADR2 => U3_font3_cmp_lt0000_0,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_RMht2_not000124_O_pack_1
    );
  U3_RMht2_not000137 : X_LUT4
    generic map(
      INIT => X"3032",
      LOC => "SLICE_X42Y53"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => U3_N37_0,
      ADR2 => U3_RMht2_not000124_O,
      ADR3 => N190_0,
      O => U3_RMht2_not0001
    );
  U3_rise2_and0000_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X25Y56"
    )
    port map (
      ADR0 => U3_RM2_and0000_0,
      ADR1 => U3_RMcnt2(3),
      ADR2 => U3_RMcnt2(4),
      ADR3 => U3_RMcnt2(5),
      O => U3_rise2_and0000_SW0_O_pack_1
    );
  U3_rise2_and0000 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X25Y56"
    )
    port map (
      ADR0 => U3_RMcnt2(2),
      ADR1 => U3_RMcnt2(1),
      ADR2 => U3_rise2_and0000_SW0_O,
      ADR3 => U3_RMcnt2(0),
      O => U3_rise2_and0000_24577
    );
  nes_counter_reg_cmp_eq0000112 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X54Y17"
    )
    port map (
      ADR0 => nes_counter_reg(0),
      ADR1 => nes_counter_reg(1),
      ADR2 => nes_counter_reg(7),
      ADR3 => nes_counter_reg(3),
      O => nes_counter_reg_cmp_eq0000112_pack_1
    );
  nes_counter_reg_cmp_eq0000126 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X54Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_counter_reg_cmp_eq0000112_10015,
      ADR3 => nes_counter_reg_cmp_eq0000125_10014,
      O => nes_N11
    );
  U3_rise_and0000_SW0 : X_LUT4
    generic map(
      INIT => X"FEFF",
      LOC => "SLICE_X32Y57"
    )
    port map (
      ADR0 => U3_RMcnt(4),
      ADR1 => U3_RMcnt(5),
      ADR2 => U3_RMcnt(3),
      ADR3 => U3_RM1_and0000_0,
      O => U3_rise_and0000_SW0_O_pack_1
    );
  U3_rise_and0000 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X32Y57"
    )
    port map (
      ADR0 => U3_RMcnt(1),
      ADR1 => U3_RMcnt(2),
      ADR2 => U3_RMcnt(0),
      ADR3 => U3_rise_and0000_SW0_O,
      O => U3_rise_and0000_24625
    );
  U3_Mhorz_cmp_ne0000115 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X32Y60"
    )
    port map (
      ADR0 => U3_Mhorz_cmp_ne000032_10020,
      ADR1 => VCC,
      ADR2 => U3_Mhorz_cmp_ne000065_0,
      ADR3 => U3_Mhorz_cmp_ne0000113_0,
      O => U3_Mhorz_cmp_ne0000115_O_pack_1
    );
  U3_RMcnt_and000144 : X_LUT4
    generic map(
      INIT => X"C888",
      LOC => "SLICE_X32Y60"
    )
    port map (
      ADR0 => U3_rise_9464,
      ADR1 => U3_RM1_and0000_0,
      ADR2 => N178_0,
      ADR3 => U3_Mhorz_cmp_ne0000115_O,
      O => U3_RMcnt_and0001
    );
  U3_C2_not000150 : X_LUT4
    generic map(
      INIT => X"0007",
      LOC => "SLICE_X14Y45"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(7),
      ADR3 => U3_C2(8),
      O => U3_C2_not000150_O_pack_1
    );
  U3_C2_not000164 : X_LUT4
    generic map(
      INIT => X"2022",
      LOC => "SLICE_X14Y45"
    )
    port map (
      ADR0 => sig_gameRight,
      ADR1 => U3_leftBTN_inv1_inv1_0,
      ADR2 => U3_C2_not000150_O,
      ADR3 => U3_C2(9),
      O => U3_C2_not000164_24673
    );
  U2_vcs_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X47Y40"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => N182_0,
      ADR2 => U2_N2,
      ADR3 => U2_vcs(1),
      O => U2_vcs_cmp_eq0000_pack_1
    );
  U2_Mcount_vcs_eqn_91 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X47Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(9),
      ADR2 => U2_vcs_cmp_eq0000_10037,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_9
    );
  U2_vcs_9 : X_FF
    generic map(
      LOC => "SLICE_X47Y40",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DXMUX_24784,
      CE => U2_vcs_9_CEINV_24765,
      CLK => U2_vcs_9_CLKINV_24766,
      SET => GND,
      RST => U2_vcs_9_FFX_RSTAND_24790,
      O => U2_vcs(9)
    );
  U2_vcs_9_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X47Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => U2_vcs_9_FFX_RSTAND_24790
    );
  U3_RMht2_not000137_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X43Y55"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_RMht2(2),
      ADR2 => VCC,
      ADR3 => U3_RMht2(0),
      O => U3_RMht2_not000137_SW0_SW0_O_pack_1
    );
  U3_RMht2_not000137_SW0 : X_LUT4
    generic map(
      INIT => X"1555",
      LOC => "SLICE_X43Y55"
    )
    port map (
      ADR0 => U3_RMht2(5),
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(3),
      ADR3 => U3_RMht2_not000137_SW0_SW0_O,
      O => N190
    );
  U3_C2_not00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X14Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2_5_1_8959,
      ADR2 => U3_C2(1),
      ADR3 => VCC,
      O => U3_C2_not00011_O_pack_1
    );
  U3_C2_not00016 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X14Y44"
    )
    port map (
      ADR0 => U3_C2(2),
      ADR1 => U3_C2(4),
      ADR2 => U3_C2(3),
      ADR3 => U3_C2_not00011_O,
      O => U3_C2_not00016_24837
    );
  U3_RMht1_not00011165_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X37Y57"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => U3_RMht1(0),
      ADR2 => U3_RMht1(3),
      ADR3 => U3_RMht1(1),
      O => U3_RMht1_not00011165_SW0_O_pack_1
    );
  U3_RMht1_not00011190_F_SW0 : X_LUT4
    generic map(
      INIT => X"AC0C",
      LOC => "SLICE_X37Y57"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => ld_5_OBUF_0,
      ADR2 => ld_6_OBUF_9799,
      ADR3 => U3_RMht1_not00011165_SW0_O,
      O => N450
    );
  U3_Result_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"2004",
      LOC => "SLICE_X36Y57"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => sig_gameDown,
      ADR2 => U3_RMht1(0),
      ADR3 => U3_RMht1(2),
      O => U3_Result_3_1_SW0_O_pack_2
    );
  U3_Result_3_1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X36Y57"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => VCC,
      ADR2 => U3_Result_3_1_SW0_O,
      ADR3 => VCC,
      O => U3_Result_3_1_24889
    );
  U3_RMht1_3 : X_FF
    generic map(
      LOC => "SLICE_X36Y57",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_3_DXMUX_24892,
      CE => U3_RMht1_3_CEINV_24874,
      CLK => U3_RMht1_3_CLKINV_24875,
      SET => GND,
      RST => GND,
      O => U3_RMht1(3)
    );
  U3_Mhorz_cmp_ne0001115 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X26Y56"
    )
    port map (
      ADR0 => U3_Mhorz_cmp_ne0001113_0,
      ADR1 => VCC,
      ADR2 => U3_Mhorz_cmp_ne000165_0,
      ADR3 => U3_Mhorz_cmp_ne000132_10046,
      O => U3_Mhorz_cmp_ne0001115_O_pack_1
    );
  U3_RMcnt2_and000144 : X_LUT4
    generic map(
      INIT => X"E0A0",
      LOC => "SLICE_X26Y56"
    )
    port map (
      ADR0 => U3_rise2_9197,
      ADR1 => N180_0,
      ADR2 => U3_RM2_and0000_0,
      ADR3 => U3_Mhorz_cmp_ne0001115_O,
      O => U3_RMcnt2_and0001
    );
  U3_RMcnt2_and000112 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X26Y59"
    )
    port map (
      ADR0 => U3_RMcnt2(5),
      ADR1 => U3_RMcnt2(4),
      ADR2 => U3_RMcnt2(3),
      ADR3 => U3_RMcnt2(2),
      O => U3_RMcnt2_and000112_O_pack_1
    );
  U3_RMcnt2_and000136_SW0 : X_LUT4
    generic map(
      INIT => X"F7F7",
      LOC => "SLICE_X26Y59"
    )
    port map (
      ADR0 => U3_RMcnt2(1),
      ADR1 => U3_RMcnt2(0),
      ADR2 => U3_RMcnt2_and000112_O,
      ADR3 => VCC,
      O => N180
    );
  U3_Mhorz_cmp_ne000132 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X26Y58"
    )
    port map (
      ADR0 => U3_RMcnt2(5),
      ADR1 => U3_RMcnt2(4),
      ADR2 => U3_RMht2(4),
      ADR3 => U3_RMht2(5),
      O => U3_Mhorz_cmp_ne000132_pack_1
    );
  U3_RM2_mux0002_0_11 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X26Y58"
    )
    port map (
      ADR0 => U3_rise2_9197,
      ADR1 => U3_Mhorz_cmp_ne0001113_0,
      ADR2 => U3_Mhorz_cmp_ne000165_0,
      ADR3 => U3_Mhorz_cmp_ne000132_10046,
      O => U3_N14
    );
  who_delay2 : X_FF
    generic map(
      LOC => "SLICE_X31Y37",
      INIT => '0'
    )
    port map (
      I => who_delay1_DYMUX_25063,
      CE => VCC,
      CLK => who_delay1_CLKINV_25060,
      SET => GND,
      RST => who_delay1_SRINV_25061,
      O => who_delay2_10061
    );
  buttons_gameA1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X31Y37"
    )
    port map (
      ADR0 => bounce_delay1(0),
      ADR1 => bounce_delay2(0),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => bounce_delay3(0),
      O => sig_gameA
    );
  who_delay1 : X_FF
    generic map(
      LOC => "SLICE_X31Y37",
      INIT => '0'
    )
    port map (
      I => who_delay1_DXMUX_25077,
      CE => VCC,
      CLK => who_delay1_CLKINV_25060,
      SET => GND,
      RST => who_delay1_SRINV_25061,
      O => who_delay1_10056
    );
  U3_Result_2_11 : X_LUT4
    generic map(
      INIT => X"9AA6",
      LOC => "SLICE_X37Y52"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => sig_gameDown,
      ADR2 => U3_RMht1(1),
      ADR3 => U3_RMht1(0),
      O => U3_Result_2_1
    );
  U3_RMht1_2 : X_FF
    generic map(
      LOC => "SLICE_X37Y52",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_2_DYMUX_25105,
      CE => U3_RMht1_2_CEINV_25096,
      CLK => U3_RMht1_2_CLKINV_25097,
      SET => GND,
      RST => GND,
      O => U3_RMht1(2)
    );
  x7_an_1_mux000110 : X_LUT4
    generic map(
      INIT => X"0090",
      LOC => "SLICE_X37Y52"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(1),
      ADR3 => U3_RMht1(0),
      O => x7_an_1_mux000110_25114
    );
  U3_Result_2_21 : X_LUT4
    generic map(
      INIT => X"B4D2",
      LOC => "SLICE_X42Y54"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => U3_RMht2(0),
      ADR2 => U3_RMht2(2),
      ADR3 => U3_RMht2(1),
      O => U3_Result_2_2
    );
  U3_RMht2_2 : X_FF
    generic map(
      LOC => "SLICE_X42Y54",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_2_DYMUX_25138,
      CE => U3_RMht2_2_CEINV_25129,
      CLK => U3_RMht2_2_CLKINV_25130,
      SET => GND,
      RST => GND,
      O => U3_RMht2(2)
    );
  U3_Result_5_2197_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X42Y54"
    )
    port map (
      ADR0 => U3_RMht2(2),
      ADR1 => U3_RMht2(3),
      ADR2 => U3_RMht2(4),
      ADR3 => U3_RMht2(1),
      O => N212
    );
  nes_Mcount_counter_reg_eqn_01 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X54Y9"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_counter_reg(4),
      ADR2 => nes_Result(0),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_0
    );
  nes_counter_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X54Y9",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_1_DYMUX_25173,
      CE => nes_counter_reg_1_CEINV_25163,
      CLK => nes_counter_reg_1_CLKINV_25164,
      SET => GND,
      RST => nes_counter_reg_1_SRINV_25165,
      O => nes_counter_reg(0)
    );
  nes_Mcount_counter_reg_eqn_11 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X54Y9"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_Result(1),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_1
    );
  nes_counter_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X54Y9",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_1_DXMUX_25188,
      CE => nes_counter_reg_1_CEINV_25163,
      CLK => nes_counter_reg_1_CLKINV_25164,
      SET => GND,
      RST => nes_counter_reg_1_SRINV_25165,
      O => nes_counter_reg(1)
    );
  nes_Mcount_counter_reg_eqn_21 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X54Y8"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_Result(2),
      O => nes_Mcount_counter_reg_eqn_2
    );
  nes_counter_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X54Y8",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_3_DYMUX_25219,
      CE => nes_counter_reg_3_CEINV_25209,
      CLK => nes_counter_reg_3_CLKINV_25210,
      SET => GND,
      RST => nes_counter_reg_3_SRINV_25211,
      O => nes_counter_reg(2)
    );
  nes_Mcount_counter_reg_eqn_31 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X54Y8"
    )
    port map (
      ADR0 => nes_Result(3),
      ADR1 => nes_counter_reg(4),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_3
    );
  nes_counter_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X54Y8",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_3_DXMUX_25234,
      CE => nes_counter_reg_3_CEINV_25209,
      CLK => nes_counter_reg_3_CLKINV_25210,
      SET => GND,
      RST => nes_counter_reg_3_SRINV_25211,
      O => nes_counter_reg(3)
    );
  nes_Mcount_counter_reg_eqn_61 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X54Y11"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_Result(6),
      O => nes_Mcount_counter_reg_eqn_6
    );
  nes_counter_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X54Y11",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_7_DYMUX_25311,
      CE => nes_counter_reg_7_CEINV_25301,
      CLK => nes_counter_reg_7_CLKINV_25302,
      SET => GND,
      RST => nes_counter_reg_7_SRINV_25303,
      O => nes_counter_reg(6)
    );
  nes_Mcount_counter_reg_eqn_71 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X54Y11"
    )
    port map (
      ADR0 => nes_Result(7),
      ADR1 => nes_counter_reg(4),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_7
    );
  nes_counter_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X54Y11",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_7_DXMUX_25326,
      CE => nes_counter_reg_7_CEINV_25301,
      CLK => nes_counter_reg_7_CLKINV_25302,
      SET => GND,
      RST => nes_counter_reg_7_SRINV_25303,
      O => nes_counter_reg(7)
    );
  nes_Mcount_counter_reg_eqn_81 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X54Y13"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_Result(8),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_8
    );
  nes_counter_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X54Y13",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_9_DYMUX_25357,
      CE => nes_counter_reg_9_CEINV_25347,
      CLK => nes_counter_reg_9_CLKINV_25348,
      SET => GND,
      RST => nes_counter_reg_9_SRINV_25349,
      O => nes_counter_reg(8)
    );
  nes_Mcount_counter_reg_eqn_91 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X54Y13"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_Result(9),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_9
    );
  nes_counter_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X54Y13",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_9_DXMUX_25372,
      CE => nes_counter_reg_9_CEINV_25347,
      CLK => nes_counter_reg_9_CLKINV_25348,
      SET => GND,
      RST => nes_counter_reg_9_SRINV_25349,
      O => nes_counter_reg(9)
    );
  U3_RMcnt_Q_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"80BF",
      LOC => "SLICE_X34Y59"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => sig_gameA_0,
      ADR2 => sig_tank2,
      ADR3 => U3_RMcnt(0),
      O => U3_RMcnt_Q_mux0000_0_Q
    );
  U3_RMcnt_0 : X_FF
    generic map(
      LOC => "SLICE_X34Y59",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_0_DYMUX_25405,
      CE => U3_RMcnt_0_CEINV_25394,
      CLK => U3_RMcnt_0_CLKINV_25395,
      SET => U3_RMcnt_0_FFY_SET,
      RST => U3_RMcnt_0_FFY_RSTAND_25413,
      O => U3_RMcnt(0)
    );
  U3_RMcnt_0_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_0_and0001,
      O => U3_RMcnt_0_FFY_SET
    );
  U3_RMcnt_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X34Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_0_and0000_pack_3,
      O => U3_RMcnt_0_FFY_RSTAND_25413
    );
  U3_RMcnt_0_and00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X34Y59"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_0_OBUF_9793,
      ADR3 => sig_tank2,
      O => U3_RMcnt_0_and0000_pack_3
    );
  U3_RMcnt_Q_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"A3AC",
      LOC => "SLICE_X33Y61"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMcnt(3),
      ADR2 => U3_RMcnt_and0000,
      ADR3 => N382_0,
      O => U3_RMcnt_Q_mux0000_3_Q
    );
  U3_RMcnt_3 : X_FF
    generic map(
      LOC => "SLICE_X33Y61",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_3_DYMUX_25448,
      CE => U3_RMcnt_3_CEINV_25437,
      CLK => U3_RMcnt_3_CLKINV_25438,
      SET => U3_RMcnt_3_FFY_SET,
      RST => U3_RMcnt_3_FFY_RSTAND_25456,
      O => U3_RMcnt(3)
    );
  U3_RMcnt_3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_3_and0001,
      O => U3_RMcnt_3_FFY_SET
    );
  U3_RMcnt_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X33Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_3_and0000,
      O => U3_RMcnt_3_FFY_RSTAND_25456
    );
  U3_Mhorz_cmp_ne000065 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X33Y61"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMcnt(2),
      ADR3 => U3_RMcnt(3),
      O => U3_Mhorz_cmp_ne000065_25463
    );
  U3_tank2HP_mux0007_2_Q : X_LUT4
    generic map(
      INIT => X"0F47",
      LOC => "SLICE_X29Y32"
    )
    port map (
      ADR0 => N7_0,
      ADR1 => U3_blue_and0002,
      ADR2 => N6_0,
      ADR3 => U3_N29_0,
      O => U3_tank2HP_mux0007_2_Q_25555
    );
  U3_tank2HP_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X29Y32",
      INIT => '0'
    )
    port map (
      I => U3_tank2HP_0_DYMUX_25558,
      GE => VCC,
      CLK => NlwInverterSignal_U3_tank2HP_0_CLK,
      SET => GND,
      RST => GND,
      O => U3_tank2HP_0_Q
    );
  selector_green_1_21_SW0 : X_LUT4
    generic map(
      INIT => X"FBFF",
      LOC => "SLICE_X29Y32"
    )
    port map (
      ADR0 => U3_N29_0,
      ADR1 => U2_vidon_and0000117_0,
      ADR2 => U3_blue_and0002,
      ADR3 => U2_vidon_and000039_0,
      O => N296
    );
  U3_RMcnt2_Q_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"80F7",
      LOC => "SLICE_X27Y57"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => sig_tank1,
      ADR2 => U3_RMht2(0),
      ADR3 => U3_RMcnt2(0),
      O => U3_RMcnt2_Q_mux0000_0_Q
    );
  U3_RMcnt2_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y57",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_0_DYMUX_25594,
      CE => U3_RMcnt2_0_CEINV_25583,
      CLK => U3_RMcnt2_0_CLKINV_25584,
      SET => U3_RMcnt2_0_FFY_SET,
      RST => U3_RMcnt2_0_FFY_RSTAND_25602,
      O => U3_RMcnt2(0)
    );
  U3_RMcnt2_0_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_0_and0001,
      O => U3_RMcnt2_0_FFY_SET
    );
  U3_RMcnt2_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_0_and0000_pack_3,
      O => U3_RMcnt2_0_FFY_RSTAND_25602
    );
  U3_RMcnt2_0_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X27Y57"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => ld_0_OBUF_9793,
      ADR2 => U3_RMht2(0),
      ADR3 => sig_tank1,
      O => U3_RMcnt2_0_and0000_pack_3
    );
  U3_RMcnt2_Q_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"8DD8",
      LOC => "SLICE_X27Y58"
    )
    port map (
      ADR0 => U3_RMcnt2_and0000,
      ADR1 => U3_RMht2(3),
      ADR2 => N384_0,
      ADR3 => U3_RMcnt2(3),
      O => U3_RMcnt2_Q_mux0000_3_Q
    );
  U3_RMcnt2_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y58",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_3_DYMUX_25637,
      CE => U3_RMcnt2_3_CEINV_25626,
      CLK => U3_RMcnt2_3_CLKINV_25627,
      SET => U3_RMcnt2_3_FFY_SET,
      RST => U3_RMcnt2_3_FFY_RSTAND_25645,
      O => U3_RMcnt2(3)
    );
  U3_RMcnt2_3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_3_and0001,
      O => U3_RMcnt2_3_FFY_SET
    );
  U3_RMcnt2_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_3_and0000,
      O => U3_RMcnt2_3_FFY_RSTAND_25645
    );
  U3_Mhorz_cmp_ne000165 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X27Y58"
    )
    port map (
      ADR0 => U3_RMcnt2(2),
      ADR1 => U3_RMht2(3),
      ADR2 => U3_RMht2(2),
      ADR3 => U3_RMcnt2(3),
      O => U3_Mhorz_cmp_ne000165_25652
    );
  U3_RMcnt2_Q_mux0000_5_Q : X_LUT4
    generic map(
      INIT => X"F909",
      LOC => "SLICE_X26Y57"
    )
    port map (
      ADR0 => U3_rise2_9197,
      ADR1 => N51,
      ADR2 => U3_RMcnt2_and0000,
      ADR3 => U3_RMht2(5),
      O => U3_RMcnt2_Q_mux0000_5_Q_25675
    );
  U3_RMcnt2_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y57",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_5_DYMUX_25678,
      CE => U3_RMcnt2_5_CEINV_25667,
      CLK => U3_RMcnt2_5_CLKINV_25668,
      SET => U3_RMcnt2_5_FFY_SET,
      RST => U3_RMcnt2_5_FFY_RSTAND_25686,
      O => U3_RMcnt2(5)
    );
  U3_RMcnt2_5_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_5_and0001,
      O => U3_RMcnt2_5_FFY_SET
    );
  U3_RMcnt2_5_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_5_and0000,
      O => U3_RMcnt2_5_FFY_RSTAND_25686
    );
  U3_RMcnt2_Maddsub_addsub0000_lut_1_1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X26Y57"
    )
    port map (
      ADR0 => U3_rise2_9197,
      ADR1 => VCC,
      ADR2 => U3_RMcnt2(1),
      ADR3 => VCC,
      O => U3_RMcnt2_Maddsub_addsub0000_lut(1)
    );
  who_present_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"80FF",
      LOC => "SLICE_X31Y39"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => who_present_state_FSM_FFd1_9927,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => who_present_state_FSM_N0,
      O => who_present_state_FSM_FFd1_In
    );
  who_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X31Y39",
      INIT => '0'
    )
    port map (
      I => who_present_state_FSM_FFd1_DYMUX_25718,
      CE => VCC,
      CLK => who_present_state_FSM_FFd1_CLKINV_25709,
      SET => GND,
      RST => who_present_state_FSM_FFd1_FFY_RSTAND_25723,
      O => who_present_state_FSM_FFd1_9927
    );
  who_present_state_FSM_FFd1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => who_present_state_FSM_FFd1_FFY_RSTAND_25723
    );
  U3_Mhorz_or00001 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X31Y39"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => VCC,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => who_present_state_FSM_FFd1_9927,
      O => U3_Mhorz_or0000
    );
  U3_CM1_Q_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X28Y13"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(1),
      ADR1 => sig_gameA_0,
      ADR2 => U3_CM1_add0000(1),
      ADR3 => VCC,
      O => U3_CM1_Q_mux0000(1)
    );
  U3_CM1_1 : X_FF
    generic map(
      LOC => "SLICE_X28Y13",
      INIT => '0'
    )
    port map (
      I => U3_CM1_1_DYMUX_25800,
      CE => U3_CM1_1_CEINV_25788,
      CLK => U3_CM1_1_CLKINV_25789,
      SET => U3_CM1_1_FFY_SET,
      RST => U3_CM1_1_FFY_RSTAND_25808,
      O => U3_CM1(1)
    );
  U3_CM1_1_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_1_and0001,
      O => U3_CM1_1_FFY_SET
    );
  U3_CM1_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_1_and0000_pack_2,
      O => U3_CM1_1_FFY_RSTAND_25808
    );
  U3_CM1_1_and00001 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X28Y13"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => VCC,
      ADR2 => U3_CM1_add0000_1(1),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM1_1_and0000_pack_2
    );
  U3_CM1_Q_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X26Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000(2),
      ADR2 => U3_CM1_add0000_1(2),
      ADR3 => sig_gameA_0,
      O => U3_CM1_Q_mux0000(2)
    );
  U3_CM1_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => '1'
    )
    port map (
      I => U3_CM1_2_DYMUX_25843,
      CE => U3_CM1_2_CEINV_25831,
      CLK => U3_CM1_2_CLKINV_25832,
      SET => U3_CM1_2_FFY_SET,
      RST => U3_CM1_2_FFY_RSTAND_25851,
      O => U3_CM1(2)
    );
  U3_CM1_2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_2_and0001,
      O => U3_CM1_2_FFY_SET
    );
  U3_CM1_2_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_2_and0000_pack_2,
      O => U3_CM1_2_FFY_RSTAND_25851
    );
  U3_CM1_2_and00001 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X26Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_CM1_add0000_1(2),
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM1_2_and0000_pack_2
    );
  U3_CM1_Q_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X27Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000(3),
      ADR2 => U3_CM1_add0000_1(3),
      ADR3 => sig_gameA_0,
      O => U3_CM1_Q_mux0000(3)
    );
  U3_CM1_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y13",
      INIT => '0'
    )
    port map (
      I => U3_CM1_3_DYMUX_25886,
      CE => U3_CM1_3_CEINV_25874,
      CLK => U3_CM1_3_CLKINV_25875,
      SET => U3_CM1_3_FFY_SET,
      RST => U3_CM1_3_FFY_RSTAND_25894,
      O => U3_CM1(3)
    );
  U3_CM1_3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_3_and0001,
      O => U3_CM1_3_FFY_SET
    );
  U3_CM1_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_3_and0000_pack_2,
      O => U3_CM1_3_FFY_RSTAND_25894
    );
  U3_CM1_3_and00001 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X27Y13"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_CM1_add0000_1(3),
      ADR3 => VCC,
      O => U3_CM1_3_and0000_pack_2
    );
  U3_CM2_Q_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"ACCC",
      LOC => "SLICE_X14Y8"
    )
    port map (
      ADR0 => U3_C2(0),
      ADR1 => U3_CM2_sub0000_0(0),
      ADR2 => ld_0_OBUF_9793,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM2_Q_mux0000(0)
    );
  U3_CM2_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => '0'
    )
    port map (
      I => U3_CM2_0_DYMUX_25929,
      CE => U3_CM2_0_CEINV_25918,
      CLK => U3_CM2_0_CLKINV_25919,
      SET => U3_CM2_0_FFY_SET,
      RST => U3_CM2_0_FFY_RSTAND_25937,
      O => U3_CM2(0)
    );
  U3_CM2_0_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_0_and0001,
      O => U3_CM2_0_FFY_SET
    );
  U3_CM2_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_0_and0000_pack_4,
      O => U3_CM2_0_FFY_RSTAND_25937
    );
  U3_CM2_0_and00001 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X14Y8"
    )
    port map (
      ADR0 => U3_C2(0),
      ADR1 => ld_0_OBUF_9793,
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM2_0_and0000_pack_4
    );
  U3_CM1_Q_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X27Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000_1(4),
      ADR2 => sig_gameA_0,
      ADR3 => U3_CM1_add0000(4),
      O => U3_CM1_Q_mux0000(4)
    );
  U3_CM2_1_and00001 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X14Y9"
    )
    port map (
      ADR0 => U3_CM2_sub0000(1),
      ADR1 => ld_0_OBUF_9793,
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM2_1_and0000_pack_2
    );
  U3_CM1_Q_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X26Y19"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(5),
      ADR1 => VCC,
      ADR2 => U3_CM1_add0000(5),
      ADR3 => sig_gameA_0,
      O => U3_CM1_Q_mux0000(5)
    );
  U3_CM1_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => '0'
    )
    port map (
      I => U3_CM1_5_DYMUX_26058,
      CE => U3_CM1_5_CEINV_26046,
      CLK => U3_CM1_5_CLKINV_26047,
      SET => U3_CM1_5_FFY_SET,
      RST => U3_CM1_5_FFY_RSTAND_26066,
      O => U3_CM1(5)
    );
  U3_CM1_5_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_5_and0001,
      O => U3_CM1_5_FFY_SET
    );
  U3_CM1_5_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_5_and0000_pack_2,
      O => U3_CM1_5_FFY_RSTAND_26066
    );
  U3_CM1_5_and00001 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X26Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => ld_0_OBUF_9793,
      ADR2 => U3_CM1_add0000_1(5),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM1_5_and0000_pack_2
    );
  U3_CM2_Q_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X16Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2_sub0000_0(2),
      ADR2 => sig_gameA_0,
      ADR3 => U3_CM2_sub0000(2),
      O => U3_CM2_Q_mux0000(2)
    );
  U3_CM2_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => '1'
    )
    port map (
      I => U3_CM2_2_DYMUX_26101,
      CE => U3_CM2_2_CEINV_26089,
      CLK => U3_CM2_2_CLKINV_26090,
      SET => U3_CM2_2_FFY_SET,
      RST => U3_CM2_2_FFY_RSTAND_26109,
      O => U3_CM2(2)
    );
  U3_CM2_2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_2_and0001,
      O => U3_CM2_2_FFY_SET
    );
  U3_CM2_2_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_2_and0000_pack_2,
      O => U3_CM2_2_FFY_RSTAND_26109
    );
  U3_CM2_2_and00001 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X16Y6"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_CM2_sub0000(2),
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM2_2_and0000_pack_2
    );
  U3_CM1_Q_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X26Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000(6),
      ADR2 => U3_CM1_add0000_1(6),
      ADR3 => sig_gameA_0,
      O => U3_CM1_Q_mux0000(6)
    );
  U3_CM1_6 : X_FF
    generic map(
      LOC => "SLICE_X26Y15",
      INIT => '1'
    )
    port map (
      I => U3_CM1_6_DYMUX_26144,
      CE => U3_CM1_6_CEINV_26132,
      CLK => U3_CM1_6_CLKINV_26133,
      SET => U3_CM1_6_FFY_SET,
      RST => U3_CM1_6_FFY_RSTAND_26152,
      O => U3_CM1(6)
    );
  U3_CM1_6_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_6_and0001,
      O => U3_CM1_6_FFY_SET
    );
  U3_CM1_6_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_6_and0000_pack_2,
      O => U3_CM1_6_FFY_RSTAND_26152
    );
  U3_CM1_6_and00001 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X26Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_CM1_add0000_1(6),
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM1_6_and0000_pack_2
    );
  U3_CM2_Q_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X16Y8"
    )
    port map (
      ADR0 => U3_CM2_sub0000_0(3),
      ADR1 => sig_gameA_0,
      ADR2 => U3_CM2_sub0000(3),
      ADR3 => VCC,
      O => U3_CM2_Q_mux0000(3)
    );
  U3_CM2_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => '0'
    )
    port map (
      I => U3_CM2_3_DYMUX_26187,
      CE => U3_CM2_3_CEINV_26175,
      CLK => U3_CM2_3_CLKINV_26176,
      SET => U3_CM2_3_FFY_SET,
      RST => U3_CM2_3_FFY_RSTAND_26195,
      O => U3_CM2(3)
    );
  U3_CM2_3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_3_and0001,
      O => U3_CM2_3_FFY_SET
    );
  U3_CM2_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_3_and0000_pack_2,
      O => U3_CM2_3_FFY_RSTAND_26195
    );
  U3_CM2_3_and00001 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X16Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_CM2_sub0000(3),
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM2_3_and0000_pack_2
    );
  U3_CM2_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => '1'
    )
    port map (
      I => U3_CM2_4_DYMUX_26273,
      CE => U3_CM2_4_CEINV_26261,
      CLK => U3_CM2_4_CLKINV_26262,
      SET => U3_CM2_4_FFY_SET,
      RST => U3_CM2_4_FFY_RSTAND_26281,
      O => U3_CM2(4)
    );
  U3_CM2_4_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_4_and0001,
      O => U3_CM2_4_FFY_SET
    );
  U3_CM2_4_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_4_and0000_pack_2,
      O => U3_CM2_4_FFY_RSTAND_26281
    );
  U3_CM2_4_and00001 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X16Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2_sub0000(4),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM2_4_and0000_pack_2
    );
  U3_CM1_Q_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => U3_CM1_add0000(8),
      ADR1 => U3_CM1_add0000_1(8),
      ADR2 => VCC,
      ADR3 => sig_gameA_0,
      O => U3_CM1_Q_mux0000(8)
    );
  U3_CM1_8 : X_FF
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => '0'
    )
    port map (
      I => U3_CM1_8_DYMUX_26316,
      CE => U3_CM1_8_CEINV_26304,
      CLK => U3_CM1_8_CLKINV_26305,
      SET => U3_CM1_8_FFY_SET,
      RST => U3_CM1_8_FFY_RSTAND_26324,
      O => U3_CM1(8)
    );
  U3_CM1_8_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_8_and0001,
      O => U3_CM1_8_FFY_SET
    );
  U3_CM1_8_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_8_and0000_pack_2,
      O => U3_CM1_8_FFY_RSTAND_26324
    );
  U3_CM1_8_and00001 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000_1(8),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM1_8_and0000_pack_2
    );
  U3_CM2_Q_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X16Y12"
    )
    port map (
      ADR0 => U3_CM2_sub0000_0(5),
      ADR1 => U3_CM2_sub0000(5),
      ADR2 => VCC,
      ADR3 => sig_gameA_0,
      O => U3_CM2_Q_mux0000(5)
    );
  U3_CM2_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      I => U3_CM2_5_DYMUX_26359,
      CE => U3_CM2_5_CEINV_26347,
      CLK => U3_CM2_5_CLKINV_26348,
      SET => U3_CM2_5_FFY_SET,
      RST => U3_CM2_5_FFY_RSTAND_26367,
      O => U3_CM2(5)
    );
  U3_CM2_5_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_5_and0001,
      O => U3_CM2_5_FFY_SET
    );
  U3_CM2_5_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_5_and0000_pack_2,
      O => U3_CM2_5_FFY_RSTAND_26367
    );
  U3_CM2_5_and00001 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X16Y12"
    )
    port map (
      ADR0 => U3_CM2_sub0000(5),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM2_5_and0000_pack_2
    );
  U3_CM1_Q_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X28Y17"
    )
    port map (
      ADR0 => U3_CM1_add0000(9),
      ADR1 => VCC,
      ADR2 => U3_CM1_add0000_1(9),
      ADR3 => sig_gameA_0,
      O => U3_CM1_Q_mux0000(9)
    );
  U3_CM1_9 : X_FF
    generic map(
      LOC => "SLICE_X28Y17",
      INIT => '0'
    )
    port map (
      I => U3_CM1_9_DYMUX_26402,
      CE => U3_CM1_9_CEINV_26390,
      CLK => U3_CM1_9_CLKINV_26391,
      SET => U3_CM1_9_FFY_SET,
      RST => U3_CM1_9_FFY_RSTAND_26410,
      O => U3_CM1(9)
    );
  U3_CM1_9_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_9_and0001,
      O => U3_CM1_9_FFY_SET
    );
  U3_CM1_9_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_9_and0000_pack_2,
      O => U3_CM1_9_FFY_RSTAND_26410
    );
  U3_CM1_9_and00001 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X28Y17"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => VCC,
      ADR2 => U3_CM1_add0000_1(9),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM1_9_and0000_pack_2
    );
  U3_CM2_Q_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X16Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2_sub0000(6),
      ADR2 => U3_CM2_sub0000_0(6),
      ADR3 => sig_gameA_0,
      O => U3_CM2_Q_mux0000(6)
    );
  U3_CM2_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => '1'
    )
    port map (
      I => U3_CM2_6_DYMUX_26445,
      CE => U3_CM2_6_CEINV_26433,
      CLK => U3_CM2_6_CLKINV_26434,
      SET => U3_CM2_6_FFY_SET,
      RST => U3_CM2_6_FFY_RSTAND_26453,
      O => U3_CM2(6)
    );
  U3_CM2_6_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_6_and0001,
      O => U3_CM2_6_FFY_SET
    );
  U3_CM2_6_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_6_and0000_pack_2,
      O => U3_CM2_6_FFY_RSTAND_26453
    );
  U3_CM2_7_and00001 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X17Y13"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => U3_CM2_sub0000(7),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => VCC,
      O => U3_CM2_7_and0000_pack_2
    );
  U3_CM2_Q_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X17Y15"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => VCC,
      ADR2 => U3_CM2_sub0000(8),
      ADR3 => U3_CM2_sub0000_0(8),
      O => U3_CM2_Q_mux0000(8)
    );
  U3_CM2_8 : X_FF
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => '0'
    )
    port map (
      I => U3_CM2_8_DYMUX_26531,
      CE => U3_CM2_8_CEINV_26519,
      CLK => U3_CM2_8_CLKINV_26520,
      SET => U3_CM2_8_FFY_SET,
      RST => U3_CM2_8_FFY_RSTAND_26539,
      O => U3_CM2(8)
    );
  U3_CM2_8_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_8_and0001,
      O => U3_CM2_8_FFY_SET
    );
  U3_CM2_8_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_8_and0000_pack_2,
      O => U3_CM2_8_FFY_RSTAND_26539
    );
  U3_CM2_8_and00001 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X17Y15"
    )
    port map (
      ADR0 => U3_CM2_sub0000(8),
      ADR1 => ld_0_OBUF_9793,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => VCC,
      O => U3_CM2_8_and0000_pack_2
    );
  U3_CM2_Q_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X16Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2_sub0000(9),
      ADR2 => U3_CM2_sub0000_0(9),
      ADR3 => sig_gameA_0,
      O => U3_CM2_Q_mux0000(9)
    );
  U3_CM2_9 : X_FF
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => '0'
    )
    port map (
      I => U3_CM2_9_DYMUX_26574,
      CE => U3_CM2_9_CEINV_26562,
      CLK => U3_CM2_9_CLKINV_26563,
      SET => U3_CM2_9_FFY_SET,
      RST => U3_CM2_9_FFY_RSTAND_26582,
      O => U3_CM2(9)
    );
  U3_CM2_9_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_9_and0001,
      O => U3_CM2_9_FFY_SET
    );
  U3_CM2_9_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_9_and0000_pack_2,
      O => U3_CM2_9_FFY_RSTAND_26582
    );
  U3_CM2_9_and00001 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X16Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_CM2_sub0000(9),
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM2_9_and0000_pack_2
    );
  U3_RM1_mux0002_9_1 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X32Y62"
    )
    port map (
      ADR0 => U3_N13_0,
      ADR1 => VCC,
      ADR2 => U3_RM1_share0000(0),
      ADR3 => VCC,
      O => U3_RM1_mux0002(9)
    );
  U3_RM1_0 : X_FF
    generic map(
      LOC => "SLICE_X32Y62",
      INIT => '0'
    )
    port map (
      I => U3_RM1_1_DYMUX_26614,
      CE => U3_RM1_1_CEINV_26602,
      CLK => U3_RM1_1_CLKINV_26603,
      SET => U3_RM1_1_SRINV_26604,
      RST => GND,
      O => U3_RM1(0)
    );
  U3_RM1_mux0002_8_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X32Y62"
    )
    port map (
      ADR0 => U3_N13_0,
      ADR1 => U3_RM1_share0000(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM1_mux0002(8)
    );
  U3_RM1_1 : X_FF
    generic map(
      LOC => "SLICE_X32Y62",
      INIT => '0'
    )
    port map (
      I => U3_RM1_1_DXMUX_26630,
      CE => U3_RM1_1_CEINV_26602,
      CLK => U3_RM1_1_CLKINV_26603,
      SET => U3_RM1_1_SRINV_26604,
      RST => GND,
      O => U3_RM1(1)
    );
  U3_RM1_mux0002_7_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X35Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM1_share0000(2),
      ADR2 => VCC,
      ADR3 => U3_N13_0,
      O => U3_RM1_mux0002(7)
    );
  U3_RM1_2 : X_FF
    generic map(
      LOC => "SLICE_X35Y62",
      INIT => '0'
    )
    port map (
      I => U3_RM1_3_DYMUX_26658,
      CE => U3_RM1_3_CEINV_26646,
      CLK => U3_RM1_3_CLKINV_26647,
      SET => U3_RM1_3_SRINV_26648,
      RST => GND,
      O => U3_RM1(2)
    );
  U3_RM1_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X35Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM1_share0000(3),
      ADR3 => U3_N13_0,
      O => U3_RM1_mux0002(6)
    );
  U3_RM1_3 : X_FF
    generic map(
      LOC => "SLICE_X35Y62",
      INIT => '0'
    )
    port map (
      I => U3_RM1_3_DXMUX_26674,
      CE => U3_RM1_3_CEINV_26646,
      CLK => U3_RM1_3_CLKINV_26647,
      SET => GND,
      RST => U3_RM1_3_SRINV_26648,
      O => U3_RM1(3)
    );
  U3_RM2_mux0002_9_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X22Y57"
    )
    port map (
      ADR0 => U3_N14_0,
      ADR1 => U3_RM2_share0000(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM2_mux0002(9)
    );
  U3_RM1_5 : X_FF
    generic map(
      LOC => "SLICE_X32Y64",
      INIT => '1'
    )
    port map (
      I => U3_RM1_5_DXMUX_26763,
      CE => U3_RM1_5_CEINV_26735,
      CLK => U3_RM1_5_CLKINV_26736,
      SET => GND,
      RST => U3_RM1_5_SRINV_26737,
      O => U3_RM1(5)
    );
  U3_RM2_mux0002_7_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X22Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N14_0,
      ADR2 => VCC,
      ADR3 => U3_RM2_share0000(2),
      O => U3_RM2_mux0002(7)
    );
  U3_RM2_2 : X_FF
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => '0'
    )
    port map (
      I => U3_RM2_3_DYMUX_26792,
      CE => U3_RM2_3_CEINV_26780,
      CLK => U3_RM2_3_CLKINV_26781,
      SET => U3_RM2_3_SRINV_26782,
      RST => GND,
      O => U3_RM2(2)
    );
  U3_RM2_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X22Y58"
    )
    port map (
      ADR0 => U3_RM2_share0000(3),
      ADR1 => U3_N14_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM2_mux0002(6)
    );
  U3_RM2_3 : X_FF
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => '0'
    )
    port map (
      I => U3_RM2_3_DXMUX_26808,
      CE => U3_RM2_3_CEINV_26780,
      CLK => U3_RM2_3_CLKINV_26781,
      SET => GND,
      RST => U3_RM2_3_SRINV_26782,
      O => U3_RM2(3)
    );
  U3_RM1_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"FF33",
      LOC => "SLICE_X32Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N13_0,
      ADR2 => VCC,
      ADR3 => U3_RM1_share0000(6),
      O => U3_RM1_mux0002(3)
    );
  U3_RM1_6 : X_FF
    generic map(
      LOC => "SLICE_X32Y65",
      INIT => '1'
    )
    port map (
      I => U3_RM1_7_DYMUX_26837,
      CE => U3_RM1_7_CEINV_26825,
      CLK => U3_RM1_7_CLKINV_26826,
      SET => U3_RM1_7_SRINV_26827,
      RST => GND,
      O => U3_RM1(6)
    );
  U3_RM1_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X32Y65"
    )
    port map (
      ADR0 => U3_RM1_share0000(7),
      ADR1 => U3_N13_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM1_mux0002(2)
    );
  U3_RM1_7 : X_FF
    generic map(
      LOC => "SLICE_X32Y65",
      INIT => '1'
    )
    port map (
      I => U3_RM1_7_DXMUX_26853,
      CE => U3_RM1_7_CEINV_26825,
      CLK => U3_RM1_7_CLKINV_26826,
      SET => U3_RM1_7_SRINV_26827,
      RST => GND,
      O => U3_RM1(7)
    );
  U3_RM2_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X22Y59"
    )
    port map (
      ADR0 => U3_N14_0,
      ADR1 => U3_RM2_share0000(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM2_mux0002(5)
    );
  U3_RM2_4 : X_FF
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => '0'
    )
    port map (
      I => U3_RM2_5_DYMUX_26881,
      CE => U3_RM2_5_CEINV_26869,
      CLK => U3_RM2_5_CLKINV_26870,
      SET => U3_RM2_5_SRINV_26871,
      RST => GND,
      O => U3_RM2(4)
    );
  U3_RM2_mux0002_4_1 : X_LUT4
    generic map(
      INIT => X"FF33",
      LOC => "SLICE_X22Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N14_0,
      ADR2 => VCC,
      ADR3 => U3_RM2_share0000(5),
      O => U3_RM2_mux0002(4)
    );
  U3_RM2_5 : X_FF
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => '1'
    )
    port map (
      I => U3_RM2_5_DXMUX_26897,
      CE => U3_RM2_5_CEINV_26869,
      CLK => U3_RM2_5_CLKINV_26870,
      SET => GND,
      RST => U3_RM2_5_SRINV_26871,
      O => U3_RM2(5)
    );
  U3_RM1_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"F5F5",
      LOC => "SLICE_X32Y66"
    )
    port map (
      ADR0 => U3_N13_0,
      ADR1 => VCC,
      ADR2 => U3_RM1_share0000(8),
      ADR3 => VCC,
      O => U3_RM1_mux0002(1)
    );
  U3_RM1_8 : X_FF
    generic map(
      LOC => "SLICE_X32Y66",
      INIT => '1'
    )
    port map (
      I => U3_RM1_9_DYMUX_26926,
      CE => U3_RM1_9_CEINV_26914,
      CLK => U3_RM1_9_CLKINV_26915,
      SET => U3_RM1_9_SRINV_26916,
      RST => GND,
      O => U3_RM1(8)
    );
  U3_RM1_mux0002_0_2 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X32Y66"
    )
    port map (
      ADR0 => U3_N13_0,
      ADR1 => U3_RM1_share0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM1_mux0002(0)
    );
  U3_RM1_9 : X_FF
    generic map(
      LOC => "SLICE_X32Y66",
      INIT => '0'
    )
    port map (
      I => U3_RM1_9_DXMUX_26942,
      CE => U3_RM1_9_CEINV_26914,
      CLK => U3_RM1_9_CLKINV_26915,
      SET => GND,
      RST => U3_RM1_9_SRINV_26916,
      O => U3_RM1(9)
    );
  U3_RM2_8 : X_FF
    generic map(
      LOC => "SLICE_X22Y62",
      INIT => '1'
    )
    port map (
      I => U3_RM2_9_DYMUX_27015,
      CE => U3_RM2_9_CEINV_27003,
      CLK => U3_RM2_9_CLKINV_27004,
      SET => U3_RM2_9_SRINV_27005,
      RST => GND,
      O => U3_RM2(8)
    );
  U3_RM2_mux0002_0_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X22Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2_share0000(9),
      ADR2 => VCC,
      ADR3 => U3_N14_0,
      O => U3_RM2_mux0002(0)
    );
  U3_RM2_9 : X_FF
    generic map(
      LOC => "SLICE_X22Y62",
      INIT => '0'
    )
    port map (
      I => U3_RM2_9_DXMUX_27031,
      CE => U3_RM2_9_CEINV_27003,
      CLK => U3_RM2_9_CLKINV_27004,
      SET => GND,
      RST => U3_RM2_9_SRINV_27005,
      O => U3_RM2(9)
    );
  U2_Mcount_hcs_eqn_01 : X_LUT4
    generic map(
      INIT => X"3F00",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => U2_hcs_cmp_eq000010_10051,
      ADR3 => U2_Result_0_1,
      O => U2_Mcount_hcs_eqn_0
    );
  U2_hcs_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => '0'
    )
    port map (
      I => U2_hcs_1_DYMUX_27059,
      CE => VCC,
      CLK => U2_hcs_1_CLKINV_27049,
      SET => GND,
      RST => U2_hcs_1_SRINV_27050,
      O => U2_hcs(0)
    );
  U2_Mcount_hcs_eqn_11 : X_LUT4
    generic map(
      INIT => X"2A2A",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => U2_Result_1_1,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => U2_hcs_cmp_eq000010_10051,
      ADR3 => VCC,
      O => U2_Mcount_hcs_eqn_1
    );
  U2_hcs_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => '0'
    )
    port map (
      I => U2_hcs_1_DXMUX_27074,
      CE => VCC,
      CLK => U2_hcs_1_CLKINV_27049,
      SET => GND,
      RST => U2_hcs_1_SRINV_27050,
      O => U2_hcs(1)
    );
  U2_Mcount_hcs_eqn_21 : X_LUT4
    generic map(
      INIT => X"5F00",
      LOC => "SLICE_X26Y31"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_hcs_cmp_eq000010_10051,
      ADR3 => U2_Result_2_1,
      O => U2_Mcount_hcs_eqn_2
    );
  U2_hcs_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => '0'
    )
    port map (
      I => U2_hcs_3_DYMUX_27101,
      CE => VCC,
      CLK => U2_hcs_3_CLKINV_27091,
      SET => GND,
      RST => U2_hcs_3_SRINV_27092,
      O => U2_hcs(2)
    );
  U2_Mcount_hcs_eqn_31 : X_LUT4
    generic map(
      INIT => X"5F00",
      LOC => "SLICE_X26Y31"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_hcs_cmp_eq000010_10051,
      ADR3 => U2_Result_3_1,
      O => U2_Mcount_hcs_eqn_3
    );
  U2_hcs_3 : X_FF
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => '0'
    )
    port map (
      I => U2_hcs_3_DXMUX_27116,
      CE => VCC,
      CLK => U2_hcs_3_CLKINV_27091,
      SET => GND,
      RST => U2_hcs_3_SRINV_27092,
      O => U2_hcs(3)
    );
  U2_Mcount_hcs_eqn_41 : X_LUT4
    generic map(
      INIT => X"3F00",
      LOC => "SLICE_X24Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => U2_hcs_cmp_eq000010_10051,
      ADR3 => U2_Result_4_1,
      O => U2_Mcount_hcs_eqn_4
    );
  U2_hcs_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => '0'
    )
    port map (
      I => U2_hcs_5_DYMUX_27143,
      CE => VCC,
      CLK => U2_hcs_5_CLKINV_27133,
      SET => GND,
      RST => U2_hcs_5_SRINV_27134,
      O => U2_hcs(4)
    );
  U2_Mcount_hcs_eqn_51 : X_LUT4
    generic map(
      INIT => X"2A2A",
      LOC => "SLICE_X24Y30"
    )
    port map (
      ADR0 => U2_Result_5_1,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => U2_hcs_cmp_eq000010_10051,
      ADR3 => VCC,
      O => U2_Mcount_hcs_eqn_5
    );
  U2_hcs_5 : X_FF
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => '0'
    )
    port map (
      I => U2_hcs_5_DXMUX_27158,
      CE => VCC,
      CLK => U2_hcs_5_CLKINV_27133,
      SET => GND,
      RST => U2_hcs_5_SRINV_27134,
      O => U2_hcs(5)
    );
  U2_Mcount_hcs_eqn_61 : X_LUT4
    generic map(
      INIT => X"50F0",
      LOC => "SLICE_X24Y33"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq000010_10051,
      ADR1 => VCC,
      ADR2 => U2_Result_6_1,
      ADR3 => U2_hcs_cmp_eq00005_0,
      O => U2_Mcount_hcs_eqn_6
    );
  U2_hcs_6 : X_FF
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => '0'
    )
    port map (
      I => U2_hcs_7_DYMUX_27185,
      CE => VCC,
      CLK => U2_hcs_7_CLKINV_27175,
      SET => GND,
      RST => U2_hcs_7_SRINV_27176,
      O => U2_hcs(6)
    );
  U2_Mcount_hcs_eqn_71 : X_LUT4
    generic map(
      INIT => X"44CC",
      LOC => "SLICE_X24Y33"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq000010_10051,
      ADR1 => U2_Result_7_1,
      ADR2 => VCC,
      ADR3 => U2_hcs_cmp_eq00005_0,
      O => U2_Mcount_hcs_eqn_7
    );
  U2_hcs_7 : X_FF
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => '0'
    )
    port map (
      I => U2_hcs_7_DXMUX_27200,
      CE => VCC,
      CLK => U2_hcs_7_CLKINV_27175,
      SET => GND,
      RST => U2_hcs_7_SRINV_27176,
      O => U2_hcs(7)
    );
  U2_Mcount_vcs_eqn_01 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X52Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_10037,
      ADR3 => U2_Result(0),
      O => U2_Mcount_vcs_eqn_0
    );
  U2_vcs_0 : X_FF
    generic map(
      LOC => "SLICE_X52Y38",
      INIT => '0'
    )
    port map (
      I => U2_vcs_1_DYMUX_27270,
      CE => U2_vcs_1_CEINV_27258,
      CLK => U2_vcs_1_CLKINV_27259,
      SET => GND,
      RST => U2_vcs_1_SRINV_27260,
      O => U2_vcs(0)
    );
  U2_Mcount_vcs_eqn_11 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X52Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(1),
      ADR2 => U2_vcs_cmp_eq0000_10037,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_1
    );
  U2_vcs_1 : X_FF
    generic map(
      LOC => "SLICE_X52Y38",
      INIT => '0'
    )
    port map (
      I => U2_vcs_1_DXMUX_27287,
      CE => U2_vcs_1_CEINV_27258,
      CLK => U2_vcs_1_CLKINV_27259,
      SET => GND,
      RST => U2_vcs_1_SRINV_27260,
      O => U2_vcs(1)
    );
  U2_Mcount_vcs_eqn_21 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X52Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(2),
      ADR2 => U2_vcs_cmp_eq0000_10037,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_2
    );
  U2_vcs_2 : X_FF
    generic map(
      LOC => "SLICE_X52Y39",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DYMUX_27316,
      CE => U2_vcs_3_CEINV_27304,
      CLK => U2_vcs_3_CLKINV_27305,
      SET => GND,
      RST => U2_vcs_3_SRINV_27306,
      O => U2_vcs(2)
    );
  U2_Mcount_vcs_eqn_31 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X52Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_10037,
      ADR3 => U2_Result(3),
      O => U2_Mcount_vcs_eqn_3
    );
  U2_vcs_3 : X_FF
    generic map(
      LOC => "SLICE_X52Y39",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DXMUX_27333,
      CE => U2_vcs_3_CEINV_27304,
      CLK => U2_vcs_3_CLKINV_27305,
      SET => GND,
      RST => U2_vcs_3_SRINV_27306,
      O => U2_vcs(3)
    );
  U2_Mcount_vcs_eqn_41 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X52Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(4),
      ADR2 => U2_vcs_cmp_eq0000_10037,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_4
    );
  U2_vcs_4 : X_FF
    generic map(
      LOC => "SLICE_X52Y40",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DYMUX_27362,
      CE => U2_vcs_5_CEINV_27350,
      CLK => U2_vcs_5_CLKINV_27351,
      SET => GND,
      RST => U2_vcs_5_SRINV_27352,
      O => U2_vcs(4)
    );
  U2_Mcount_vcs_eqn_51 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X52Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_10037,
      ADR3 => U2_Result(5),
      O => U2_Mcount_vcs_eqn_5
    );
  U2_vcs_5 : X_FF
    generic map(
      LOC => "SLICE_X52Y40",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DXMUX_27379,
      CE => U2_vcs_5_CEINV_27350,
      CLK => U2_vcs_5_CLKINV_27351,
      SET => GND,
      RST => U2_vcs_5_SRINV_27352,
      O => U2_vcs(5)
    );
  U2_Mcount_vcs_eqn_61 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X50Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_Result(6),
      ADR3 => U2_vcs_cmp_eq0000_10037,
      O => U2_Mcount_vcs_eqn_6
    );
  U2_vcs_6 : X_FF
    generic map(
      LOC => "SLICE_X50Y40",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DYMUX_27408,
      CE => U2_vcs_7_CEINV_27396,
      CLK => U2_vcs_7_CLKINV_27397,
      SET => GND,
      RST => U2_vcs_7_SRINV_27398,
      O => U2_vcs(6)
    );
  U2_Mcount_vcs_eqn_71 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X50Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(7),
      ADR2 => VCC,
      ADR3 => U2_vcs_cmp_eq0000_10037,
      O => U2_Mcount_vcs_eqn_7
    );
  U2_vcs_7 : X_FF
    generic map(
      LOC => "SLICE_X50Y40",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DXMUX_27425,
      CE => U2_vcs_7_CEINV_27396,
      CLK => U2_vcs_7_CLKINV_27397,
      SET => GND,
      RST => U2_vcs_7_SRINV_27398,
      O => U2_vcs(7)
    );
  nes_scalar_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X50Y1",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_1_DXMUX_27494,
      CE => VCC,
      CLK => nes_scalar_reg_1_CLKINV_27467,
      SET => GND,
      RST => nes_scalar_reg_1_SRINV_27468,
      O => nes_scalar_reg(1)
    );
  nes_scalar_next_2_1 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X50Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_scalar_next_addsub0000(2),
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(2)
    );
  nes_scalar_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X50Y3",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_3_DYMUX_27520,
      CE => VCC,
      CLK => nes_scalar_reg_3_CLKINV_27509,
      SET => GND,
      RST => nes_scalar_reg_3_SRINV_27510,
      O => nes_scalar_reg(2)
    );
  nes_scalar_next_3_1 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X50Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_next_addsub0000(3),
      ADR2 => VCC,
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(3)
    );
  nes_scalar_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X50Y3",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_3_DXMUX_27536,
      CE => VCC,
      CLK => nes_scalar_reg_3_CLKINV_27509,
      SET => GND,
      RST => nes_scalar_reg_3_SRINV_27510,
      O => nes_scalar_reg(3)
    );
  nes_scalar_next_4_1 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X50Y5"
    )
    port map (
      ADR0 => nes_scalar_next_addsub0000(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(4)
    );
  nes_scalar_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X50Y5",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_5_DYMUX_27562,
      CE => VCC,
      CLK => nes_scalar_reg_5_CLKINV_27551,
      SET => GND,
      RST => nes_scalar_reg_5_SRINV_27552,
      O => nes_scalar_reg(4)
    );
  nes_scalar_next_5_1 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X50Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_scalar_next_addsub0000(5),
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(5)
    );
  nes_scalar_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X50Y5",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_5_DXMUX_27578,
      CE => VCC,
      CLK => nes_scalar_reg_5_CLKINV_27551,
      SET => GND,
      RST => nes_scalar_reg_5_SRINV_27552,
      O => nes_scalar_reg(5)
    );
  nes_scalar_next_6_1 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X50Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_scalar_next_addsub0000(6),
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(6)
    );
  nes_scalar_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X50Y4",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_7_DYMUX_27604,
      CE => VCC,
      CLK => nes_scalar_reg_7_CLKINV_27593,
      SET => GND,
      RST => nes_scalar_reg_7_SRINV_27594,
      O => nes_scalar_reg(6)
    );
  nes_scalar_next_7_1 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X50Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_next_addsub0000(7),
      ADR2 => VCC,
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(7)
    );
  nes_scalar_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X50Y4",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_7_DXMUX_27620,
      CE => VCC,
      CLK => nes_scalar_reg_7_CLKINV_27593,
      SET => GND,
      RST => nes_scalar_reg_7_SRINV_27594,
      O => nes_scalar_reg(7)
    );
  nes_scalar_next_8_1 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X50Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_next_addsub0000(8),
      ADR2 => VCC,
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(8)
    );
  nes_scalar_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X50Y7",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_9_DYMUX_27646,
      CE => VCC,
      CLK => nes_scalar_reg_9_CLKINV_27635,
      SET => GND,
      RST => nes_scalar_reg_9_SRINV_27636,
      O => nes_scalar_reg(8)
    );
  nes_scalar_next_9_1 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X50Y7"
    )
    port map (
      ADR0 => nes_scalar_next_addsub0000(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_next_cmp_eq0000,
      O => nes_scalar_next(9)
    );
  nes_scalar_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X50Y7",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_9_DXMUX_27662,
      CE => VCC,
      CLK => nes_scalar_reg_9_CLKINV_27635,
      SET => GND,
      RST => nes_scalar_reg_9_SRINV_27636,
      O => nes_scalar_reg(9)
    );
  selector_blue_0_53_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X24Y32"
    )
    port map (
      ADR0 => N370_0,
      ADR1 => U3_spriteonB4_0,
      ADR2 => U3_blue_and0003,
      ADR3 => U3_spriteonB5_0,
      O => N434_pack_1
    );
  selector_blue_0_53 : X_LUT4
    generic map(
      INIT => X"3120",
      LOC => "SLICE_X24Y32"
    )
    port map (
      ADR0 => U3_spriteonB3_0,
      ADR1 => U3_spriteonB2_0,
      ADR2 => who_present_state_FSM_FFd1_9927,
      ADR3 => N434,
      O => selector_blue_0_53_27762
    );
  U3_Madd_spriteonM1_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X30Y14"
    )
    port map (
      ADR0 => U3_CM1(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(4),
      O => U3_spriteonM1_addsub0000(5)
    );
  U3_Madd_spriteonM1_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"5AF0",
      LOC => "SLICE_X30Y14"
    )
    port map (
      ADR0 => U3_CM1(5),
      ADR1 => VCC,
      ADR2 => U3_CM1(6),
      ADR3 => U3_CM1(4),
      O => U3_spriteonM1_addsub0000(6)
    );
  U3_Madd_spriteonM2_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X14Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM2(4),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0000(4)
    );
  U3_Madd_spriteonM2_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X14Y7"
    )
    port map (
      ADR0 => U3_CM2(4),
      ADR1 => VCC,
      ADR2 => U3_CM2(5),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0000(5)
    );
  U3_Madd_spriteonM1_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X30Y15"
    )
    port map (
      ADR0 => U3_CM1(5),
      ADR1 => U3_CM1(7),
      ADR2 => U3_CM1(6),
      ADR3 => U3_CM1(4),
      O => U3_spriteonM1_addsub0000(7)
    );
  U3_Madd_spriteonM1_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X30Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(4),
      O => U3_spriteonM1_addsub0000(4)
    );
  U3_C1_not000110 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X25Y46"
    )
    port map (
      ADR0 => U3_C1(8),
      ADR1 => U3_C1(7),
      ADR2 => U3_C1(6),
      ADR3 => U3_C1(9),
      O => U3_C1_not000110_27851
    );
  U3_Madd_spriteon1_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X25Y46"
    )
    port map (
      ADR0 => U3_C1(7),
      ADR1 => U3_C1(4),
      ADR2 => U3_C1(6),
      ADR3 => U3_C1(5),
      O => U3_Madd_spriteon1_addsub0001_lut(7)
    );
  selector_blue_1_46_SW1 : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X27Y32"
    )
    port map (
      ADR0 => U3_spriteonB2_0,
      ADR1 => U3_blue_and0002,
      ADR2 => N268_0,
      ADR3 => U3_spriteonB1,
      O => N448_pack_1
    );
  selector_blue_1_46 : X_LUT4
    generic map(
      INIT => X"0307",
      LOC => "SLICE_X27Y32"
    )
    port map (
      ADR0 => U3_spriteonGrnd_and000020_0,
      ADR1 => U3_spriteonGrnd_and0000117_0,
      ADR2 => N448,
      ADR3 => U2_vcs(9),
      O => selector_blue_1_46_27882
    );
  U3_C1_not000147 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X28Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C1(4),
      ADR3 => U3_C1(2),
      O => U3_C1_not000147_27898
    );
  U3_Madd_spriteon1_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X28Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(5),
      ADR2 => U3_C1(4),
      ADR3 => U3_C1(6),
      O => U3_Madd_spriteon1_addsub0001_lut(6)
    );
  bounce_outp_0_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X32Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay3(0),
      ADR2 => bounce_delay2(0),
      ADR3 => bounce_delay1(0),
      O => ld_0_OBUF_pack_1
    );
  U3_rise_and000011 : X_LUT4
    generic map(
      INIT => X"0105",
      LOC => "SLICE_X32Y36"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_9990,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => who_present_state_FSM_FFd1_9927,
      ADR3 => ld_0_OBUF_9793,
      O => U3_RM1_and0000
    );
  bounce_outp_1_1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X31Y35"
    )
    port map (
      ADR0 => bounce_delay3(1),
      ADR1 => bounce_delay1(1),
      ADR2 => VCC,
      ADR3 => bounce_delay2(1),
      O => ld_1_OBUF_pack_1
    );
  U3_tank1HP_mux0005_0_SW0 : X_LUT4
    generic map(
      INIT => X"FAAA",
      LOC => "SLICE_X31Y35"
    )
    port map (
      ADR0 => U3_tank1HP_2_Q,
      ADR1 => VCC,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => ld_1_OBUF_9794,
      O => N4
    );
  bounce_outp_2_1 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X42Y34"
    )
    port map (
      ADR0 => bounce_delay3(2),
      ADR1 => VCC,
      ADR2 => bounce_delay2(2),
      ADR3 => bounce_delay1(2),
      O => ld_2_OBUF_pack_3
    );
  bounce_outp_6_1 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X36Y51"
    )
    port map (
      ADR0 => bounce_delay1(6),
      ADR1 => VCC,
      ADR2 => bounce_delay3(6),
      ADR3 => bounce_delay2(6),
      O => ld_6_OBUF_pack_1
    );
  U3_RMht1_not000110 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X36Y51"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_9927,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_6_OBUF_9799,
      ADR3 => who_present_state_FSM_FFd2_9990,
      O => U3_RMht1_not000110_28058
    );
  bounce_outp_7_1 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X34Y45"
    )
    port map (
      ADR0 => bounce_delay2(7),
      ADR1 => VCC,
      ADR2 => bounce_delay1(7),
      ADR3 => bounce_delay3(7),
      O => ld_7_OBUF_28075
    );
  buttons_gameLeft1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X34Y45"
    )
    port map (
      ADR0 => bounce_delay3(7),
      ADR1 => bounce_delay1(7),
      ADR2 => bounce_delay2(7),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_leftBTN_inv1_inv1
    );
  nes_right_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X49Y25"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_counter_reg(3),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(2),
      O => nes_right_reg_cmp_eq0000
    );
  nes_b_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X49Y25"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(3),
      O => nes_b_reg_cmp_eq0000
    );
  U3_blue_and0001156 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X37Y43"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(6),
      ADR3 => U2_vcs(8),
      O => U3_blue_and0001156_pack_1
    );
  U3_blue_and0001157 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X37Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_blue_and0001138_0,
      ADR2 => VCC,
      ADR3 => U3_blue_and0001156_10171,
      O => U3_N90
    );
  U3_RMcnt2_1_and00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X24Y58"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => sig_tank1,
      ADR2 => ld_0_OBUF_9793,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_RMcnt2_1_and0000
    );
  U3_RMcnt2_1_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X24Y58"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => sig_tank1,
      ADR2 => ld_0_OBUF_9793,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_RMcnt2_1_and0001
    );
  U3_B_mux001612 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => U3_spriteonB4_0,
      ADR1 => U3_spriteonB5_0,
      ADR2 => U3_spriteonB2_0,
      ADR3 => U3_spriteonB3_0,
      O => U3_B_mux001612_pack_1
    );
  U3_B_mux001618 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => U3_B_mux001617_0,
      ADR1 => VCC,
      ADR2 => U3_B_mux001612_10175,
      ADR3 => VCC,
      O => U3_B_mux001618_28178
    );
  U3_B_mux001662 : X_LUT4
    generic map(
      INIT => X"ACA0",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => U3_tank210sM_mux0000,
      ADR1 => U3_tank2Angle1s_0,
      ADR2 => U3_tank2Angle10s_0,
      ADR3 => U3_tank21sM_mux0000,
      O => U3_B_mux001662_pack_1
    );
  U3_B_mux001685 : X_LUT4
    generic map(
      INIT => X"0C0A",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => U3_B_mux001662_10180,
      ADR1 => U3_tank11sM_mux0000,
      ADR2 => U3_tank1Angle10s_0,
      ADR3 => U3_tank1Angle1s_0,
      O => U3_B_mux001685_28202
    );
  U3_tank2Angle_1_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X44Y60"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMht2(0),
      ADR3 => VCC,
      O => N158_pack_1
    );
  U3_tank2Angle_1_Q : X_LUT4
    generic map(
      INIT => X"E0C0",
      LOC => "SLICE_X44Y60"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(5),
      ADR3 => N158,
      O => M2_0_bdd6
    );
  U3_tank2Angle_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X45Y61"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(0),
      ADR2 => VCC,
      ADR3 => U3_RMht2(1),
      O => N149_pack_1
    );
  U3_tank2Angle_0_1 : X_LUT4
    generic map(
      INIT => X"8880",
      LOC => "SLICE_X45Y61"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => U3_RMht2(5),
      ADR2 => U3_RMht2(2),
      ADR3 => N149,
      O => M2_0_bdd13
    );
  U3_Madd_spriteon1_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X26Y48"
    )
    port map (
      ADR0 => U3_C1(4),
      ADR1 => U3_C1(5),
      ADR2 => U3_C1(6),
      ADR3 => U3_C1(7),
      O => U3_Madd_spriteon1_addsub0000_cy(7)
    );
  U3_C1_not000152_SW0 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X26Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(5),
      ADR2 => VCC,
      ADR3 => U3_C1(6),
      O => N184
    );
  U3_destroy1_mux001527_SW0 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => U3_spriteonM1_0,
      ADR1 => U3_spriteonGrnd,
      ADR2 => VCC,
      ADR3 => U3_destroy1_mux00154_0,
      O => N304_pack_1
    );
  U3_destroy1_mux001527 : X_LUT4
    generic map(
      INIT => X"004C",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_destroy1_10033,
      ADR2 => ld_1_OBUF_9794,
      ADR3 => N304,
      O => U3_destroy1_mux001527_28370
    );
  U3_spriteonB1_cmp_lt0000212 : X_LUT4
    generic map(
      INIT => X"0F4F",
      LOC => "SLICE_X42Y32"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => title_spriteon_and0000169_10194,
      ADR2 => U2_vcs(5),
      ADR3 => U2_vcs(4),
      O => U3_spriteonB1_cmp_lt0000212_28387
    );
  U3_spriteonB2_and00005 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X42Y32"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(6),
      ADR2 => U2_vcs(5),
      ADR3 => U2_vcs(4),
      O => U3_spriteonB2_and00005_28394
    );
  buttons_gameDown1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X37Y51"
    )
    port map (
      ADR0 => bounce_delay2(6),
      ADR1 => bounce_delay3(6),
      ADR2 => bounce_delay1(6),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => sig_gameDown_pack_1
    );
  U3_Result_4_2_SW0 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X37Y51"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(0),
      ADR2 => sig_gameDown,
      ADR3 => U3_RMht2(1),
      O => N26
    );
  U3_Madd_spriteon1_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"0060",
      LOC => "SLICE_X28Y49"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => U3_C1(4),
      ADR2 => U3_C1(6),
      ADR3 => U3_C1(7),
      O => U3_Madd_spriteon1_addsub0001_cy_7_pack_1
    );
  U3_Madd_spriteon1_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"566A",
      LOC => "SLICE_X28Y49"
    )
    port map (
      ADR0 => U3_C1(9),
      ADR1 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      ADR2 => U3_Madd_spriteon1_addsub0001_cy_7_Q,
      ADR3 => U3_C1(8),
      O => U3_spriteon1_addsub0001(9)
    );
  U3_spriteonB5_and000012 : X_LUT4
    generic map(
      INIT => X"3F7F",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U2_hcs(2),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(1),
      O => U3_spriteonB5_and000012_pack_1
    );
  U3_spriteonB5_and000039_SW0 : X_LUT4
    generic map(
      INIT => X"EEFF",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(5),
      ADR2 => VCC,
      ADR3 => U3_spriteonB5_and000012_10196,
      O => N366
    );
  nes_counter_reg_cmp_eq0000125 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X54Y16"
    )
    port map (
      ADR0 => nes_counter_reg(5),
      ADR1 => nes_counter_reg(8),
      ADR2 => nes_counter_reg(9),
      ADR3 => nes_counter_reg(6),
      O => nes_counter_reg_cmp_eq0000125_pack_1
    );
  nes_state_next_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X54Y16"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_counter_reg(4),
      ADR2 => nes_counter_reg_cmp_eq0000112_10015,
      ADR3 => nes_counter_reg_cmp_eq0000125_10014,
      O => ja2_OBUF_28490
    );
  U3_spriteonB5_and000039 : X_LUT4
    generic map(
      INIT => X"0015",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => N366_0,
      ADR2 => U2_hcs(6),
      ADR3 => U2_hcs(8),
      O => U3_spriteonB5_and000039_pack_1
    );
  U3_spriteonB5_and000083 : X_LUT4
    generic map(
      INIT => X"3100",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonB4_cmp_le0000_0,
      ADR2 => U3_spriteonB5_and000039_10200,
      ADR3 => U3_N89_0,
      O => U3_spriteonB5
    );
  U3_CM1_and00001 : X_LUT4
    generic map(
      INIT => X"000A",
      LOC => "SLICE_X28Y40"
    )
    port map (
      ADR0 => U3_Mhorz_10201,
      ADR1 => VCC,
      ADR2 => who_present_state_FSM_FFd2_9990,
      ADR3 => who_present_state_FSM_FFd1_9927,
      O => U3_CM1_and0000
    );
  U3_CM2_and00001 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X28Y40"
    )
    port map (
      ADR0 => U3_Mhorz_10201,
      ADR1 => VCC,
      ADR2 => who_present_state_FSM_FFd2_9990,
      ADR3 => who_present_state_FSM_FFd1_9927,
      O => U3_CM2_and0000
    );
  U3_CM2_6_and00011 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X21Y14"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => VCC,
      ADR2 => U3_CM2_sub0000(6),
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM2_6_and0001
    );
  U3_CM1_2_and00011 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X21Y14"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => VCC,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => U3_CM1_add0000_1(2),
      O => U3_CM1_2_and0001
    );
  U3_B_mux0016128 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X33Y32"
    )
    port map (
      ADR0 => U3_N33_0,
      ADR1 => U3_blue_and0001_0,
      ADR2 => U3_blue_and0000,
      ADR3 => U3_B_mux0016124_0,
      O => U3_B_mux0016128_pack_1
    );
  U3_B_mux0016150_SW0 : X_LUT4
    generic map(
      INIT => X"E0A0",
      LOC => "SLICE_X33Y32"
    )
    port map (
      ADR0 => U3_B_mux001685_0,
      ADR1 => U3_tank1Angle10s_0,
      ADR2 => U3_B_mux0016128_10202,
      ADR3 => U3_tank110sM_mux0000,
      O => N210
    );
  U3_spriteonGrnd_and000041 : X_LUT4
    generic map(
      INIT => X"FFC8",
      LOC => "SLICE_X30Y33"
    )
    port map (
      ADR0 => U3_N80,
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(6),
      ADR3 => U2_vidon_and00000_10213,
      O => U3_spriteonGrnd_and000041_28665
    );
  U3_spriteonB3_cmp_le0000112 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X30Y33"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(6),
      ADR3 => U2_hcs(7),
      O => U3_spriteonB3_cmp_le0000112_28672
    );
  U3_spriteonGrnd_and000017 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X37Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(8),
      O => U3_spriteonGrnd_and000017_28687
    );
  title_spriteon_and000016 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X37Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => U2_vcs(7),
      ADR3 => VCC,
      O => U3_spriteonB1_and0000113
    );
  U3_spriteonGrnd_and000063 : X_LUT4
    generic map(
      INIT => X"DFFF",
      LOC => "SLICE_X32Y33"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => N290_0,
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(3),
      O => U3_spriteonGrnd_and000063_pack_1
    );
  U3_spriteonGrnd_and0000117 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X32Y33"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U3_spriteonGrnd_and000041_0,
      ADR2 => U3_spriteonGrnd_and000063_10219,
      ADR3 => U3_spriteonGrnd_and0000103_0,
      O => U3_spriteonGrnd_and0000117_28720
    );
  U3_C2_not000113 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X14Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(8),
      ADR2 => VCC,
      ADR3 => U3_C2(7),
      O => U3_C2_not000113_28735
    );
  U3_Madd_spriteon2f_add0004_xor_8_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X14Y48"
    )
    port map (
      ADR0 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(8),
      O => U3_Madd_spriteon2_addsub0000_lut(8)
    );
  U3_Mmux_M1_mux0000_83_SW1 : X_LUT4
    generic map(
      INIT => X"7FCB",
      LOC => "SLICE_X61Y91"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(2),
      O => N438
    );
  U3_tank1Angle10s_and0000159_SW0 : X_LUT4
    generic map(
      INIT => X"FF7F",
      LOC => "SLICE_X39Y36"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(5),
      ADR2 => U3_tank1Angle10s_and0000128,
      ADR3 => U2_vcs(9),
      O => N224_pack_1
    );
  U3_tank1Angle10s_and0000159 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X39Y36"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U2_vcs(8),
      ADR2 => N224,
      ADR3 => U2_vcs(6),
      O => U3_N82
    );
  x7_an_2_mux000117 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X53Y78"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(0),
      ADR2 => U3_RMht1(2),
      ADR3 => U3_RMht1(3),
      O => x7_an_2_mux000117_28796
    );
  U3_tank1Angle_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X53Y78"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(0),
      ADR2 => VCC,
      ADR3 => U3_RMht1(3),
      O => N151
    );
  U3_tank1rom10s_sub0001_5_1 : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X52Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Msub_ypix1_Madd_lut(5),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => VCC,
      O => U3_tank1rom10s_sub0001(5)
    );
  U3_tank1rom10s_sub0001_6_1 : X_LUT4
    generic map(
      INIT => X"FC03",
      LOC => "SLICE_X52Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Msub_ypix1_Madd_lut(5),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => U3_tank1rom10s_sub0000(6),
      O => U3_tank1rom10s_sub0001(6)
    );
  U3_tank1rom10s_sub0001_7_1 : X_LUT4
    generic map(
      INIT => X"CCC9",
      LOC => "SLICE_X54Y42"
    )
    port map (
      ADR0 => U3_Msub_ypix1_Madd_lut(5),
      ADR1 => U3_tank1rom10s_sub0000(7),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => U3_tank1rom10s_sub0000(6),
      O => U3_tank1rom10s_sub0001(7)
    );
  U3_tank1rom10s_sub0001_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X54Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => VCC,
      O => U3_tank1rom10s_sub0001(4)
    );
  title_spriteon_and0000119 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X20Y26"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(9),
      ADR3 => VCC,
      O => title_spriteon_and0000119_pack_1
    );
  title_spriteon_and0000124 : X_LUT4
    generic map(
      INIT => X"4F00",
      LOC => "SLICE_X20Y26"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => title_spriteon_and000087,
      ADR2 => U2_hcs(6),
      ADR3 => title_spriteon_and0000119_10226,
      O => title_spriteon_and0000124_28876
    );
  title_spriteon_and0000250 : X_LUT4
    generic map(
      INIT => X"5044",
      LOC => "SLICE_X22Y32"
    )
    port map (
      ADR0 => N252_0,
      ADR1 => title_spriteon_and000019_0,
      ADR2 => title_spriteon_and0000205_0,
      ADR3 => U2_vcs(8),
      O => title_spriteon_pack_1
    );
  U3_Madd_tank1rom10s_lut_5_SW0 : X_LUT4
    generic map(
      INIT => X"C303",
      LOC => "SLICE_X39Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(4),
      ADR3 => U3_RMht1(2),
      O => N360
    );
  U3_Result_5_1197_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X39Y44"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(4),
      ADR3 => U3_RMht1(2),
      O => N214
    );
  who_present_state_FSM_FFd2_In11 : X_LUT4
    generic map(
      INIT => X"FEFF",
      LOC => "SLICE_X30Y37"
    )
    port map (
      ADR0 => who_delay1_10056,
      ADR1 => who_delay2_10061,
      ADR2 => who_present_state_FSM_FFd1_9927,
      ADR3 => who_delay3_10206,
      O => who_present_state_FSM_N0_pack_2
    );
  who_present_state_FSM_FFd2_In2 : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X30Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => who_present_state_FSM_FFd2_9990,
      ADR2 => who_present_state_FSM_N0,
      ADR3 => VCC,
      O => who_present_state_FSM_FFd2_In
    );
  who_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X30Y37",
      INIT => '0'
    )
    port map (
      I => who_present_state_FSM_FFd2_DXMUX_29027,
      CE => VCC,
      CLK => who_present_state_FSM_FFd2_CLKINV_29009,
      SET => who_present_state_FSM_FFd2_FFX_SET,
      RST => GND,
      O => who_present_state_FSM_FFd2_9990
    );
  who_present_state_FSM_FFd2_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9160,
      O => who_present_state_FSM_FFd2_FFX_SET
    );
  U3_spriteonB3_cmp_le0000128 : X_LUT4
    generic map(
      INIT => X"010F",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U2_hcs(2),
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(3),
      O => U3_spriteonB3_cmp_le0000128_29047
    );
  U3_spriteonB1_cmp_le00001_SW0 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U2_hcs(3),
      ADR2 => U2_hcs(1),
      ADR3 => U2_hcs(4),
      O => N57
    );
  U3_spriteonB3_cmp_le0000129 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => U3_spriteonB3_cmp_le0000112_0,
      ADR1 => VCC,
      ADR2 => U3_spriteonB3_cmp_le0000128_0,
      ADR3 => VCC,
      O => U3_spriteonB3_cmp_le00002_pack_1
    );
  U3_spriteonB3_and00001 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => U3_N191_0,
      ADR1 => U2_hcs(9),
      ADR2 => U3_spriteonB3_cmp_le00002,
      ADR3 => U3_N89_0,
      O => U3_spriteonB3
    );
  nes_nes_clk33_SW0 : X_LUT4
    generic map(
      INIT => X"01FF",
      LOC => "SLICE_X55Y17"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_counter_reg(1),
      ADR3 => nes_nes_clk31_0,
      O => N284_pack_1
    );
  nes_nes_clk33 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X55Y17"
    )
    port map (
      ADR0 => nes_counter_reg(9),
      ADR1 => nes_counter_reg(0),
      ADR2 => nes_counter_reg(4),
      ADR3 => N284,
      O => ja3_OBUF_29102
    );
  selector_green_0_58_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0051",
      LOC => "SLICE_X27Y33"
    )
    port map (
      ADR0 => U3_spriteonB5_0,
      ADR1 => U3_spriteonM1_0,
      ADR2 => U3_destroy1_10033,
      ADR3 => N370_0,
      O => N440_pack_1
    );
  selector_green_0_58_SW0 : X_LUT4
    generic map(
      INIT => X"C0C5",
      LOC => "SLICE_X27Y33"
    )
    port map (
      ADR0 => U3_spriteonB4_0,
      ADR1 => who_present_state_FSM_FFd1_9927,
      ADR2 => U3_spriteonB3_0,
      ADR3 => N440,
      O => N294
    );
  U3_RMcnt_4_and00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X33Y58"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_0_OBUF_9793,
      ADR3 => sig_tank2,
      O => U3_RMcnt_4_and0000
    );
  U3_RMcnt_4_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X33Y58"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => ld_0_OBUF_9793,
      ADR3 => sig_tank2,
      O => U3_RMcnt_4_and0001
    );
  U3_tank2Angle1s_and0000 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y35"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => N61_0,
      ADR2 => U2_hcs(3),
      ADR3 => U3_N82_0,
      O => U3_tank2Angle1s
    );
  U3_tank2Angle10s_and0000 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X34Y35"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => N61_0,
      ADR2 => U2_hcs(3),
      ADR3 => U3_N82_0,
      O => U3_tank2Angle10s
    );
  nes_down_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X50Y25"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_N0,
      ADR2 => nes_counter_reg(3),
      ADR3 => nes_counter_reg(1),
      O => nes_down_reg_cmp_eq0000
    );
  nes_sel_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X50Y25"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_N0,
      ADR2 => nes_counter_reg(3),
      ADR3 => nes_counter_reg(1),
      O => nes_sel_reg_cmp_eq0000
    );
  x7_Mrom_a_to_g41 : X_LUT4
    generic map(
      INIT => X"8C02",
      LOC => "SLICE_X66Y69"
    )
    port map (
      ADR0 => x7_digit(1),
      ADR1 => x7_digit(3),
      ADR2 => x7_digit(0),
      ADR3 => x7_digit(2),
      O => a_to_g_4_OBUF_29287
    );
  x7_Mrom_a_to_g51 : X_LUT4
    generic map(
      INIT => X"9E80",
      LOC => "SLICE_X66Y69"
    )
    port map (
      ADR0 => x7_digit(1),
      ADR1 => x7_digit(3),
      ADR2 => x7_digit(0),
      ADR3 => x7_digit(2),
      O => a_to_g_5_OBUF_29294
    );
  U2_vidon_and00000 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X30Y32"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and00000_pack_1
    );
  U2_vidon_and000039 : X_LUT4
    generic map(
      INIT => X"EEE0",
      LOC => "SLICE_X30Y32"
    )
    port map (
      ADR0 => U2_vidon_and000018,
      ADR1 => U2_vidon_and000026,
      ADR2 => U2_vidon_and00006_0,
      ADR3 => U2_vidon_and00000_10213,
      O => U2_vidon_and000039_29318
    );
  U2_vidon_and00006 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X30Y30"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(5),
      ADR3 => U2_hcs(6),
      O => U2_vidon_and00006_29335
    );
  U3_spriteonB4_cmp_le0000121 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X30Y30"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(8),
      ADR3 => U2_hcs(6),
      O => U3_spriteonB4_cmp_le0000121_29342
    );
  buttons_gameRight1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X31Y44"
    )
    port map (
      ADR0 => bounce_delay1(4),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => bounce_delay3(4),
      ADR3 => bounce_delay2(4),
      O => sig_gameRight_pack_1
    );
  U3_C1_not0001105 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X31Y44"
    )
    port map (
      ADR0 => U3_leftBTN_inv1_inv1_0,
      ADR1 => sig_gameRight,
      ADR2 => U3_C1(8),
      ADR3 => U3_C1(9),
      O => U3_C1_not0001105_29366
    );
  U3_red_1_111 : X_LUT4
    generic map(
      INIT => X"F0F8",
      LOC => "SLICE_X26Y32"
    )
    port map (
      ADR0 => U3_N0,
      ADR1 => U3_B_10208,
      ADR2 => U3_blue_and0003,
      ADR3 => U3_blue_and0004_0,
      O => U3_N50
    );
  selector_blue_0_21_SW0 : X_LUT4
    generic map(
      INIT => X"CF45",
      LOC => "SLICE_X26Y32"
    )
    port map (
      ADR0 => U3_spriteonM2,
      ADR1 => U3_B_10208,
      ADR2 => U3_N0,
      ADR3 => U3_destroy2_10247,
      O => N370
    );
  U3_Madd_spriteon2_addsub0000_cy_7_1 : X_LUT4
    generic map(
      INIT => X"0208",
      LOC => "SLICE_X3Y52"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => U3_C2(4),
      ADR2 => U3_C2(7),
      ADR3 => U3_C2(5),
      O => U3_Madd_spriteon2_addsub0000_cy_7_pack_1
    );
  U3_spriteon2_addsub0000_9_1 : X_LUT4
    generic map(
      INIT => X"17E8",
      LOC => "SLICE_X3Y52"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR2 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      ADR3 => U3_C2(9),
      O => U3_spriteon2_addsub0000(9)
    );
  M2a_1_SW0 : X_LUT4
    generic map(
      INIT => X"BFB3",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => M2_0_bdd18_0,
      ADR1 => M2a_4_761,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd9_0,
      O => N147_pack_1
    );
  M2a_1_Q : X_LUT4
    generic map(
      INIT => X"0151",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M2_0_bdd2,
      ADR2 => rom1_addr_1_Q,
      ADR3 => N147,
      O => M2a_1_Q_29438
    );
  U3_RMcnt2_3_and00001 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X27Y59"
    )
    port map (
      ADR0 => sig_tank1,
      ADR1 => U3_RMht2(3),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => ld_0_OBUF_9793,
      O => U3_RMcnt2_3_and0000
    );
  U3_RMcnt2_3_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X27Y59"
    )
    port map (
      ADR0 => sig_tank1,
      ADR1 => U3_RMht2(3),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => ld_0_OBUF_9793,
      O => U3_RMcnt2_3_and0001
    );
  U3_Madd_spriteon2f_add0004_cy_7_11 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X12Y52"
    )
    port map (
      ADR0 => U3_C2(7),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(4),
      O => U3_Madd_spriteon2f_add0004_cy_7_pack_1
    );
  U3_Madd_spriteon2f_add0004_xor_9_11 : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X12Y52"
    )
    port map (
      ADR0 => U3_C2(9),
      ADR1 => U3_C2(8),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteon2f_add0004_cy(7),
      O => U3_Madd_spriteon2_addsub0000_lut(9)
    );
  U3_B_and00001 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X34Y48"
    )
    port map (
      ADR0 => U3_N90_0,
      ADR1 => U3_spriteon1_cmp_ge0000,
      ADR2 => U3_M1_mux0000,
      ADR3 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q,
      O => U3_B_and0000_pack_1
    );
  U3_destroy1_mux00154 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X34Y48"
    )
    port map (
      ADR0 => U3_blue_and0000,
      ADR1 => U3_blue_and0002,
      ADR2 => U3_blue_and0001_0,
      ADR3 => U3_B_and0000,
      O => U3_destroy1_mux00154_29510
    );
  U3_tank1rom10s_sub0001_8_11 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X54Y38"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(8),
      ADR1 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_tank1rom10s_sub0001(8)
    );
  U3_tank1rom10s_sub0001_9_11 : X_LUT4
    generic map(
      INIT => X"E1E1",
      LOC => "SLICE_X54Y38"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(8),
      ADR1 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR2 => U3_tank1rom10s_sub0000(9),
      ADR3 => VCC,
      O => U3_tank1rom10s_sub0001(9)
    );
  U3_RMcnt2_Maddsub_addsub0000_cy_3_11_SW0 : X_LUT4
    generic map(
      INIT => X"EAA8",
      LOC => "SLICE_X24Y56"
    )
    port map (
      ADR0 => U3_rise2_9197,
      ADR1 => U3_RMcnt2(0),
      ADR2 => U3_RMcnt2(1),
      ADR3 => U3_RMcnt2(2),
      O => N170
    );
  U3_RMcnt2_Q_mux0000_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"4002",
      LOC => "SLICE_X24Y56"
    )
    port map (
      ADR0 => U3_rise2_9197,
      ADR1 => U3_RMcnt2(0),
      ADR2 => U3_RMcnt2(1),
      ADR3 => U3_RMcnt2(2),
      O => N384
    );
  U3_RMcnt_Maddsub_addsub0000_cy_3_11_SW0 : X_LUT4
    generic map(
      INIT => X"EAA8",
      LOC => "SLICE_X32Y56"
    )
    port map (
      ADR0 => U3_rise_9464,
      ADR1 => U3_RMcnt(2),
      ADR2 => U3_RMcnt(0),
      ADR3 => U3_RMcnt(1),
      O => N168
    );
  U3_RMcnt_Q_mux0000_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"4002",
      LOC => "SLICE_X32Y56"
    )
    port map (
      ADR0 => U3_rise_9464,
      ADR1 => U3_RMcnt(2),
      ADR2 => U3_RMcnt(0),
      ADR3 => U3_RMcnt(1),
      O => N382
    );
  who_present_state_FSM_Out01 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X33Y55"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_9927,
      ADR1 => who_present_state_FSM_FFd2_9990,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_tank2_pack_1
    );
  U3_RMcnt_5_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X33Y55"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_RMht1(5),
      ADR3 => sig_tank2,
      O => U3_RMcnt_5_and0001
    );
  who_present_state_FSM_Out11 : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X29Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => who_present_state_FSM_FFd2_9990,
      ADR2 => VCC,
      ADR3 => who_present_state_FSM_FFd1_9927,
      O => sig_tank1_pack_1
    );
  U3_RMcnt2_5_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X29Y57"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => U3_RMht2(5),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => sig_tank1,
      O => U3_RMcnt2_5_and0001
    );
  nes_a_reg : X_FF
    generic map(
      LOC => "SLICE_X44Y29",
      INIT => '0'
    )
    port map (
      I => nes_a_reg_DYMUX_29736,
      CE => nes_a_reg_CEINV_29733,
      CLK => nes_a_reg_CLKINV_29734,
      SET => GND,
      RST => GND,
      O => nes_a_reg_10255
    );
  nes_b_reg : X_FF
    generic map(
      LOC => "SLICE_X45Y29",
      INIT => '0'
    )
    port map (
      I => nes_b_reg_DYMUX_29748,
      CE => nes_b_reg_CEINV_29745,
      CLK => nes_b_reg_CLKINV_29746,
      SET => GND,
      RST => GND,
      O => nes_b_reg_10256
    );
  M1_22_210 : X_LUT4
    generic map(
      INIT => X"7F8F",
      LOC => "SLICE_X64Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(2),
      O => M1_22_bdd4_pack_3
    );
  M1_23_22 : X_LUT4
    generic map(
      INIT => X"9BDF",
      LOC => "SLICE_X64Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_22_bdd7_0,
      ADR3 => M1_22_bdd4,
      O => M1_23_22_29774
    );
  U3_CM2_8_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X20Y15"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => ld_0_OBUF_9793,
      ADR2 => VCC,
      ADR3 => U3_CM2_sub0000(8),
      O => U3_CM2_8_and0001
    );
  U3_CM1_4_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X20Y15"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(4),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM1_4_and0001
    );
  nes_nes_clk31 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X55Y16"
    )
    port map (
      ADR0 => nes_counter_reg(6),
      ADR1 => nes_counter_reg(7),
      ADR2 => nes_counter_reg(8),
      ADR3 => nes_counter_reg(5),
      O => nes_nes_clk31_29815
    );
  nes_a_reg_cmp_eq00001_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X55Y16"
    )
    port map (
      ADR0 => nes_counter_reg(6),
      ADR1 => nes_counter_reg(7),
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_counter_reg(5),
      O => N18
    );
  U3_RMht2_0 : X_FF
    generic map(
      LOC => "SLICE_X42Y55",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_0_DXMUX_29902,
      CE => U3_RMht2_0_CEINV_29880,
      CLK => U3_RMht2_0_CLKINV_29881,
      SET => GND,
      RST => GND,
      O => U3_RMht2(0)
    );
  x7_an_2_mux000134_SW0 : X_LUT4
    generic map(
      INIT => X"DBDB",
      LOC => "SLICE_X54Y78"
    )
    port map (
      ADR0 => U3_Madd_tank1ascii1s_add0000_cy_5_bdd2,
      ADR1 => U3_RMht1(5),
      ADR2 => U3_RMht1(4),
      ADR3 => VCC,
      O => N324_pack_1
    );
  x7_an_2_mux000134 : X_LUT4
    generic map(
      INIT => X"AFEF",
      LOC => "SLICE_X54Y78"
    )
    port map (
      ADR0 => x7_clkdiv(18),
      ADR1 => x7_an_2_mux000117_0,
      ADR2 => x7_clkdiv(19),
      ADR3 => N324,
      O => an_2_OBUF_29928
    );
  U3_spriteonB1_and00004 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X22Y31"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U2_hcs(2),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(1),
      O => U3_spriteonB1_and00004_29944
    );
  title_spriteon_and000038 : X_LUT4
    generic map(
      INIT => X"CC88",
      LOC => "SLICE_X22Y31"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => title_spriteon_and000038_29952
    );
  U3_Msub_font4_sub0002_cy_3_11 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X55Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMht2(3),
      ADR3 => U3_RMht2(1),
      O => U3_Msub_font4_sub0002_cy_3_pack_1
    );
  U3_Msub_font4_sub0002_xor_5_11 : X_LUT4
    generic map(
      INIT => X"9933",
      LOC => "SLICE_X55Y61"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => U3_RMht2(5),
      ADR2 => VCC,
      ADR3 => U3_Msub_font4_sub0002_cy(3),
      O => sig_tank2_angle_calc(5)
    );
  nes_sel_reg : X_FF
    generic map(
      LOC => "SLICE_X51Y28",
      INIT => '0'
    )
    port map (
      I => nes_sel_reg_DYMUX_29986,
      CE => nes_sel_reg_CEINV_29983,
      CLK => nes_sel_reg_CLKINV_29984,
      SET => GND,
      RST => GND,
      O => nes_sel_reg_10261
    );
  U3_RMcnt2_4_and00001 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X24Y59"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => sig_tank1,
      ADR2 => ld_0_OBUF_9793,
      ADR3 => U3_RMht2(4),
      O => U3_RMcnt2_4_and0000
    );
  U3_RMcnt2_4_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X24Y59"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => sig_tank1,
      ADR2 => ld_0_OBUF_9793,
      ADR3 => U3_RMht2(4),
      O => U3_RMcnt2_4_and0001
    );
  U3_spriteonB1_and0000115 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X36Y32"
    )
    port map (
      ADR0 => U3_spriteonB1_and0000113_0,
      ADR1 => U2_vcs(5),
      ADR2 => U3_spriteonB1_and000017_0,
      ADR3 => U2_vcs(4),
      O => U3_spriteonB1_and0000115_pack_1
    );
  U3_spriteonB1_and0000131 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X36Y32"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U3_spriteonB1_cmp_lt0000,
      ADR2 => U2_vcs(9),
      ADR3 => U3_spriteonB1_and0000115_10262,
      O => U3_N89
    );
  M1_6_SW0 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X56Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_3_bdd3_0,
      ADR2 => M1_4_bdd0_0,
      ADR3 => rom1_addr_4_Q,
      O => N72_pack_1
    );
  M1_4_Q : X_LUT4
    generic map(
      INIT => X"03F3",
      LOC => "SLICE_X56Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N76,
      ADR2 => M2a_4_761,
      ADR3 => N72,
      O => M1_4_Q_30060
    );
  U3_green_1_138 : X_LUT4
    generic map(
      INIT => X"3332",
      LOC => "SLICE_X26Y33"
    )
    port map (
      ADR0 => U3_green_1_116_0,
      ADR1 => U3_spriteonB5_0,
      ADR2 => U3_blue_and0003,
      ADR3 => U3_blue_and0004_0,
      O => U3_green_1_138_pack_1
    );
  selector_blue_1_46_SW0 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X26Y33"
    )
    port map (
      ADR0 => U3_green_1_138_10186,
      ADR1 => U3_spriteonB3_0,
      ADR2 => who_present_state_FSM_FFd1_9927,
      ADR3 => U3_spriteonB4_0,
      O => N268
    );
  U3_green_2_112 : X_LUT4
    generic map(
      INIT => X"5554",
      LOC => "SLICE_X28Y32"
    )
    port map (
      ADR0 => U3_blue_and0002,
      ADR1 => U3_spriteonB1,
      ADR2 => U3_spriteonB2_0,
      ADR3 => U3_spriteonGrnd,
      O => U3_green_2_112_30101
    );
  U3_destroy2_mux001766_SW0 : X_LUT4
    generic map(
      INIT => X"FDFF",
      LOC => "SLICE_X28Y32"
    )
    port map (
      ADR0 => U3_spriteonM2,
      ADR1 => U3_blue_and0002,
      ADR2 => U3_spriteonM1_0,
      ADR3 => U3_spriteonGrnd,
      O => N362
    );
  U3_green_2_311 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X30Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => who_present_state_FSM_FFd1_9927,
      ADR2 => who_present_state_FSM_FFd2_9990,
      ADR3 => VCC,
      O => U3_N37
    );
  M2a_23_SW1 : X_LUT4
    generic map(
      INIT => X"C26D",
      LOC => "SLICE_X41Y49"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N390
    );
  U3_CM2_9_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X23Y14"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_CM2_sub0000(9),
      ADR2 => ld_0_OBUF_9793,
      ADR3 => VCC,
      O => U3_CM2_9_and0001
    );
  U3_CM1_6_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X23Y14"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_CM1_add0000_1(6),
      ADR2 => ld_0_OBUF_9793,
      ADR3 => VCC,
      O => U3_CM1_6_and0001
    );
  M2_3_5 : X_LUT4
    generic map(
      INIT => X"4555",
      LOC => "SLICE_X50Y70"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => rom1_addr_2_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd13_0,
      O => M2_3_5_30233
    );
  M2_2_111 : X_LUT4
    generic map(
      INIT => X"C444",
      LOC => "SLICE_X50Y70"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => rom1_addr_2_Q,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd13_0,
      O => M2_2_111_30240
    );
  title_green_cmp_lt0000242_SW0 : X_LUT4
    generic map(
      INIT => X"DFFF",
      LOC => "SLICE_X27Y37"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => title_green_cmp_lt0000225_0,
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(3),
      O => N288_pack_1
    );
  title_green_cmp_lt0000242 : X_LUT4
    generic map(
      INIT => X"0501",
      LOC => "SLICE_X27Y37"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(8),
      ADR3 => N288,
      O => title_green_cmp_lt0000
    );
  x7_Mrom_a_to_g111 : X_LUT4
    generic map(
      INIT => X"2054",
      LOC => "SLICE_X67Y59"
    )
    port map (
      ADR0 => x7_digit(2),
      ADR1 => x7_digit(1),
      ADR2 => x7_digit(0),
      ADR3 => x7_digit(3),
      O => a_to_g_1_OBUF_30276
    );
  U3_ypix2_4_1_SW0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X54Y74"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N67
    );
  U3_spriteonGrnd_and0000103_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X32Y32"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(6),
      ADR3 => VCC,
      O => N364_pack_1
    );
  U3_spriteonGrnd_and0000103 : X_LUT4
    generic map(
      INIT => X"777F",
      LOC => "SLICE_X32Y32"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(4),
      ADR3 => N364,
      O => U3_spriteonGrnd_and0000103_30312
    );
  U2_vidon_and000080 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X31Y34"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(6),
      O => U2_vidon_and000080_pack_1
    );
  U2_vidon_and0000117 : X_LUT4
    generic map(
      INIT => X"4440",
      LOC => "SLICE_X31Y34"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vidon_and0000105_0,
      ADR2 => U2_vidon_and000080_10274,
      ADR3 => U2_vidon_and000065,
      O => U2_vidon_and0000117_30336
    );
  U3_tank1Angle10s_and000017 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X35Y35"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(3),
      ADR2 => U2_hcs(6),
      ADR3 => U2_hcs(4),
      O => U3_tank1Angle10s_and000017_pack_1
    );
  U3_tank1Angle10s_and000030 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X35Y35"
    )
    port map (
      ADR0 => U3_N82_0,
      ADR1 => U3_tank1Angle10s_and00000_0,
      ADR2 => U2_hcs(8),
      ADR3 => U3_tank1Angle10s_and000017_10276,
      O => U3_tank1Angle10s
    );
  nes_right_reg : X_FF
    generic map(
      LOC => "SLICE_X49Y32",
      INIT => '0'
    )
    port map (
      I => nes_right_reg_DYMUX_30370,
      CE => nes_right_reg_CEINV_30367,
      CLK => nes_right_reg_CLKINV_30368,
      SET => GND,
      RST => GND,
      O => nes_right_reg_10277
    );
  U3_RMcnt2_5_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => sig_tank1,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_RMht2(5),
      ADR3 => ld_0_OBUF_9793,
      O => U3_RMcnt2_5_and0000
    );
  U3_CM1_7_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000_1(7),
      ADR2 => ld_0_OBUF_9793,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM1_7_and0001
    );
  M2_8_15_SW0 : X_LUT4
    generic map(
      INIT => X"01A5",
      LOC => "SLICE_X45Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2_0_bdd20,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M2a_4_761,
      O => N466
    );
  M2_0_102 : X_LUT4
    generic map(
      INIT => X"ECDF",
      LOC => "SLICE_X45Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2_0_bdd20,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M2_0_bdd18
    );
  U3_tank1_angle_4_1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X55Y78"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => U3_RMht1(1),
      ADR2 => U3_RMht1(3),
      ADR3 => U3_RMht1(4),
      O => sig_tank1_angle_calc_4_pack_1
    );
  x7_an_3_mux00011 : X_LUT4
    generic map(
      INIT => X"37FF",
      LOC => "SLICE_X55Y78"
    )
    port map (
      ADR0 => sig_tank1_angle_calc_5_0,
      ADR1 => x7_clkdiv(19),
      ADR2 => sig_tank1_angle_calc_4_Q,
      ADR3 => x7_clkdiv(18),
      O => an_3_OBUF_30510
    );
  U3_spriteonM1_addsub0000_8_2 : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X29Y16"
    )
    port map (
      ADR0 => U3_CM1(8),
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0000(8)
    );
  U3_blue_and00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X35Y49"
    )
    port map (
      ADR0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q,
      ADR1 => U3_spriteon1_cmp_ge0000,
      ADR2 => U3_M1a_mux0000,
      ADR3 => U3_N90_0,
      O => U3_blue_and0000_pack_1
    );
  U3_destroy2_mux001721 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X35Y49"
    )
    port map (
      ADR0 => U3_B_and0000,
      ADR1 => U3_blue_and0001_0,
      ADR2 => VCC,
      ADR3 => U3_blue_and0000,
      O => U3_N29
    );
  U3_blue_and00011 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X28Y48"
    )
    port map (
      ADR0 => U3_M2_mux0000,
      ADR1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_Q,
      ADR2 => U3_spriteon2_cmp_ge0000,
      ADR3 => U3_N90_0,
      O => U3_blue_and0001
    );
  U3_blue_and00021 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X26Y40"
    )
    port map (
      ADR0 => U3_N90_0,
      ADR1 => U3_spriteon2f_cmp_le0000,
      ADR2 => U3_M2a_mux0000,
      ADR3 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_Q,
      O => U3_blue_and0002_pack_1
    );
  U3_destroy1_mux001562_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X26Y40"
    )
    port map (
      ADR0 => U3_blue_and0002,
      ADR1 => U3_N33_0,
      ADR2 => U3_spriteonB5_0,
      ADR3 => U3_tank2HP_2_Q,
      O => N300
    );
  U3_C1_not00015 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => U3_C1(0),
      ADR1 => U3_C1(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_C1_not00015_30594
    );
  U3_blue_and00031 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X29Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_0,
      ADR2 => U3_destroy1_10033,
      ADR3 => VCC,
      O => U3_blue_and0003_pack_1
    );
  U3_B_mux0016124 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y33"
    )
    port map (
      ADR0 => U3_blue_and0004_0,
      ADR1 => U3_spriteonB5_0,
      ADR2 => U3_spriteonB1,
      ADR3 => U3_blue_and0003,
      O => U3_B_mux0016124_30618
    );
  U3_spriteonM2_and00001 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X21Y33"
    )
    port map (
      ADR0 => U3_spriteonM2_cmp_ge0000,
      ADR1 => U3_spriteonM2_cmp_le0000,
      ADR2 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_Q,
      ADR3 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_Q,
      O => U3_spriteonM2_pack_1
    );
  U3_blue_and00041 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X21Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_destroy2_10247,
      ADR2 => VCC,
      ADR3 => U3_spriteonM2,
      O => U3_blue_and0004
    );
  U3_B_mux00167 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X33Y33"
    )
    port map (
      ADR0 => U3_N0,
      ADR1 => U3_blue_and0001_0,
      ADR2 => U3_blue_and0000,
      ADR3 => U3_spriteonGrnd,
      O => U3_B_mux00167_pack_2
    );
  U3_B_mux0016150 : X_LUT4
    generic map(
      INIT => X"FCEC",
      LOC => "SLICE_X33Y33"
    )
    port map (
      ADR0 => U3_B_mux001618_0,
      ADR1 => N210_0,
      ADR2 => U3_B_10208,
      ADR3 => U3_B_mux00167_10280,
      O => U3_B_mux0016
    );
  U3_B : X_LATCHE
    generic map(
      LOC => "SLICE_X33Y33",
      INIT => '0'
    )
    port map (
      I => U3_B_DXMUX_30673,
      GE => U3_B_CEINV_30657,
      CLK => NlwInverterSignal_U3_B_CLK,
      SET => GND,
      RST => GND,
      O => U3_B_10208
    );
  U3_spriteon2_addsub0000_5_1 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X2Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => U3_C2(5),
      O => U3_spriteon2_addsub0000(5)
    );
  U3_Madd_spriteon2f_add0004_xor_5_11 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X2Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => U3_C2(5),
      O => U3_Madd_spriteon2_addsub0000_cy_5_Q
    );
  U3_spriteon2_addsub0000_6_1 : X_LUT4
    generic map(
      INIT => X"03FC",
      LOC => "SLICE_X2Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(4),
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(6),
      O => U3_spriteon2_addsub0000(6)
    );
  U3_Madd_spriteon2f_add0004_xor_6_11 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X2Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(4),
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(6),
      O => U3_Madd_spriteon2_addsub0000_lut(6)
    );
  U3_RMcnt_Q_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"CC5A",
      LOC => "SLICE_X35Y58"
    )
    port map (
      ADR0 => U3_RMcnt(0),
      ADR1 => U3_RMht1(1),
      ADR2 => U3_RMcnt_Maddsub_addsub0000_lut_1_0,
      ADR3 => U3_RMcnt_and0000,
      O => U3_RMcnt_Q_mux0000_1_Q
    );
  U3_RMcnt_1 : X_FF
    generic map(
      LOC => "SLICE_X35Y58",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_1_DYMUX_30834,
      CE => U3_RMcnt_1_CEINV_30823,
      CLK => U3_RMcnt_1_CLKINV_30824,
      SET => U3_RMcnt_1_FFY_SET,
      RST => U3_RMcnt_1_FFY_RSTAND_30842,
      O => U3_RMcnt(1)
    );
  U3_RMcnt_1_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_1_and0001,
      O => U3_RMcnt_1_FFY_SET
    );
  U3_RMcnt_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X35Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_1_and0000,
      O => U3_RMcnt_1_FFY_RSTAND_30842
    );
  U3_RMcnt_and00001 : X_LUT4
    generic map(
      INIT => X"00C0",
      LOC => "SLICE_X35Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => who_present_state_FSM_FFd2_9990,
      ADR2 => sig_gameA_0,
      ADR3 => who_present_state_FSM_FFd1_9927,
      O => U3_RMcnt_and0000_pack_1
    );
  M1a_14_11 : X_LUT4
    generic map(
      INIT => X"D00A",
      LOC => "SLICE_X67Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => M1a_14_bdd0
    );
  M1a_22_11 : X_LUT4
    generic map(
      INIT => X"7380",
      LOC => "SLICE_X64Y80"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_22_bdd9_0,
      ADR3 => sig_tank1rom10s(2),
      O => M1a_22_bdd0
    );
  M1_25_21 : X_LUT4
    generic map(
      INIT => X"FF45",
      LOC => "SLICE_X64Y80"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_22_bdd9_0,
      ADR3 => sig_tank1rom10s(2),
      O => M1_25_bdd1
    );
  M1a_21_47 : X_LUT4
    generic map(
      INIT => X"3F0C",
      LOC => "SLICE_X64Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rom1_addr_4_Q,
      ADR2 => M1a_12_bdd0,
      ADR3 => M1a_21_25,
      O => M1a_21_Q
    );
  U3_tank1Angle_0_1 : X_LUT4
    generic map(
      INIT => X"8880",
      LOC => "SLICE_X52Y78"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_RMht1(4),
      ADR2 => N151_0,
      ADR3 => U3_RMht1(2),
      O => M1_21_bdd5_pack_1
    );
  M1_28_47 : X_LUT4
    generic map(
      INIT => X"FAA0",
      LOC => "SLICE_X52Y78"
    )
    port map (
      ADR0 => rom1_addr_2_Q,
      ADR1 => VCC,
      ADR2 => M1_22_bdd9_0,
      ADR3 => M1_21_bdd5,
      O => M1_27_13
    );
  M1a_24_21 : X_LUT4
    generic map(
      INIT => X"AC00",
      LOC => "SLICE_X64Y68"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr_2_Q,
      O => M1a_24_bdd1
    );
  M1a_26_33 : X_LUT4
    generic map(
      INIT => X"EF80",
      LOC => "SLICE_X64Y68"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr_2_Q,
      O => M1a_26_33_30946
    );
  title_spriteon_and000035 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X26Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(5),
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(3),
      O => title_spriteon_and000035_30963
    );
  U3_tank1Angle1s_and000010 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X26Y34"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U2_hcs(5),
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(3),
      O => U3_tank1Angle1s_and000010_30970
    );
  title_spriteon_and000019 : X_LUT4
    generic map(
      INIT => X"E0A0",
      LOC => "SLICE_X32Y37"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U3_spriteonGrnd_and00005,
      ADR2 => U3_spriteonB1_and0000113_0,
      ADR3 => U2_vcs(4),
      O => title_spriteon_and000019_30987
    );
  title_green_cmp_lt0000225 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X32Y37"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(6),
      ADR3 => U2_vcs(4),
      O => title_green_cmp_lt0000225_30994
    );
  title_spriteon_and000052 : X_LUT4
    generic map(
      INIT => X"FFC8",
      LOC => "SLICE_X23Y31"
    )
    port map (
      ADR0 => title_spriteon_and000035_0,
      ADR1 => U2_hcs(6),
      ADR2 => title_spriteon_and000038_0,
      ADR3 => U2_hcs(7),
      O => title_spriteon_and000052_pack_1
    );
  title_spriteon_and0000250_SW0 : X_LUT4
    generic map(
      INIT => X"ABBB",
      LOC => "SLICE_X23Y31"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => title_spriteon_and0000124_0,
      ADR2 => title_spriteon_and000059_0,
      ADR3 => title_spriteon_and000052_10288,
      O => N252
    );
  title_spriteon_and000059 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X16Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(9),
      ADR3 => VCC,
      O => title_spriteon_and000059_31034
    );
  U2_hsync1 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X16Y16"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(9),
      ADR3 => VCC,
      O => hsync_OBUF_31042
    );
  M1a_29_32 : X_LUT4
    generic map(
      INIT => X"04F7",
      LOC => "SLICE_X65Y63"
    )
    port map (
      ADR0 => M1_29_bdd5_0,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M1_22_bdd12,
      O => M1a_29_32_pack_1
    );
  M1a_29_60 : X_LUT4
    generic map(
      INIT => X"F050",
      LOC => "SLICE_X65Y63"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => VCC,
      ADR2 => M1a_29_58_0,
      ADR3 => M1a_29_32_10293,
      O => M1a_29_Q
    );
  M2a_11_25 : X_LUT4
    generic map(
      INIT => X"F0F6",
      LOC => "SLICE_X41Y55"
    )
    port map (
      ADR0 => rom1_addr_1_Q,
      ADR1 => rom1_addr_2_Q,
      ADR2 => rom1_addr_4_Q,
      ADR3 => M2a_4_761,
      O => M2a_11_25_pack_2
    );
  M2a_11_48 : X_LUT4
    generic map(
      INIT => X"F300",
      LOC => "SLICE_X41Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rom1_addr_4_Q,
      ADR2 => M2a_11_37_0,
      ADR3 => M2a_11_25_10295,
      O => M2a_11_Q
    );
  M2a_11_37 : X_LUT4
    generic map(
      INIT => X"4F14",
      LOC => "SLICE_X40Y55"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => M2a_11_37_31174
    );
  M2a_30_19 : X_LUT4
    generic map(
      INIT => X"AA2A",
      LOC => "SLICE_X40Y49"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_30_19_31186
    );
  U2_vcs_cmp_eq0000_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFF7",
      LOC => "SLICE_X44Y41"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(9),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(4),
      O => N182
    );
  U2_vsync_SW0 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X44Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(9),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(4),
      O => N12
    );
  M2a_24_11 : X_LUT4
    generic map(
      INIT => X"FE6A",
      LOC => "SLICE_X53Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1a_4_bdd0
    );
  M2a_18_11 : X_LUT4
    generic map(
      INIT => X"8380",
      LOC => "SLICE_X52Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => M1a_12_bdd1
    );
  M2a_24_69 : X_LUT4
    generic map(
      INIT => X"550F",
      LOC => "SLICE_X42Y50"
    )
    port map (
      ADR0 => N444_0,
      ADR1 => VCC,
      ADR2 => M1a_4_bdd0_0,
      ADR3 => rom1_addr_4_Q,
      O => M2a_24_Q
    );
  U3_Result_3_2_SW0 : X_LUT4
    generic map(
      INIT => X"0180",
      LOC => "SLICE_X43Y54"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMht2(0),
      ADR3 => sig_gameDown,
      O => N22_pack_2
    );
  U3_Result_3_2 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X43Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => N22,
      ADR3 => U3_RMht2(3),
      O => U3_Result_3_2_31274
    );
  U3_RMht2_3 : X_FF
    generic map(
      LOC => "SLICE_X43Y54",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_3_DXMUX_31277,
      CE => U3_RMht2_3_CEINV_31259,
      CLK => U3_RMht2_3_CLKINV_31260,
      SET => GND,
      RST => GND,
      O => U3_RMht2(3)
    );
  M2a_5_101 : X_LUT4
    generic map(
      INIT => X"22A0",
      LOC => "SLICE_X48Y61"
    )
    port map (
      ADR0 => rom1_addr_2_Q,
      ADR1 => M2_0_bdd20,
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(0),
      O => M2a_5_101_pack_1
    );
  M2a_5_125 : X_LUT4
    generic map(
      INIT => X"0D08",
      LOC => "SLICE_X48Y61"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => M2a_5_101_10299,
      ADR2 => rom1_addr_1_Q,
      ADR3 => M2_5_bdd2,
      O => M2a_5_125_31303
    );
  M2a_4_194 : X_LUT4
    generic map(
      INIT => X"7031",
      LOC => "SLICE_X46Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_4_194_31315
    );
  U3_CM2_1_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X14Y6"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => U3_CM2_sub0000(1),
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM2_1_and0001
    );
  U3_CM2_2_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X14Y6"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => U3_CM2_sub0000(2),
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => U3_CM2_2_and0001
    );
  U3_Result_4_2_SW1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_RMht2(0),
      ADR2 => U3_RMht2(3),
      ADR3 => sig_gameDown,
      O => N27_pack_2
    );
  U3_Result_4_2 : X_LUT4
    generic map(
      INIT => X"569A",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => U3_RMht2(2),
      ADR2 => N26_0,
      ADR3 => N27,
      O => U3_Result_4_2_31448
    );
  U3_RMht2_4 : X_FF
    generic map(
      LOC => "SLICE_X43Y50",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_4_DXMUX_31451,
      CE => U3_RMht2_4_CEINV_31435,
      CLK => U3_RMht2_4_CLKINV_31436,
      SET => GND,
      RST => GND,
      O => U3_RMht2(4)
    );
  M2a_6_103_SW0 : X_LUT4
    generic map(
      INIT => X"00E2",
      LOC => "SLICE_X49Y56"
    )
    port map (
      ADR0 => M2_6_bdd1_0,
      ADR1 => M2a_4_761,
      ADR2 => M2a_6_bdd1_0,
      ADR3 => rom1_addr_1_Q,
      O => N458_pack_1
    );
  M2a_6_103 : X_LUT4
    generic map(
      INIT => X"32FE",
      LOC => "SLICE_X49Y56"
    )
    port map (
      ADR0 => M2a_6_51_0,
      ADR1 => rom1_addr_4_Q,
      ADR2 => N458,
      ADR3 => N414_0,
      O => M2a_6_Q
    );
  M1_28_12_SW0 : X_LUT4
    generic map(
      INIT => X"3FFF",
      LOC => "SLICE_X50Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N396
    );
  nes_start_reg : X_FF
    generic map(
      LOC => "SLICE_X52Y29",
      INIT => '0'
    )
    port map (
      I => nes_start_reg_DYMUX_31499,
      CE => nes_start_reg_CEINV_31496,
      CLK => nes_start_reg_CLKINV_31497,
      SET => GND,
      RST => GND,
      O => nes_start_reg_10311
    );
  M1_21_47_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"E5BF",
      LOC => "SLICE_X66Y80"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N392
    );
  M1_22_11 : X_LUT4
    generic map(
      INIT => X"3FC4",
      LOC => "SLICE_X66Y80"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_22_bdd0
    );
  buttons_gameB1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X29Y34"
    )
    port map (
      ADR0 => bounce_delay1(1),
      ADR1 => bounce_delay2(1),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => bounce_delay3(1),
      O => sig_gameB_pack_1
    );
  U3_tank2HP_mux0007_2_SW1 : X_LUT4
    generic map(
      INIT => X"E4F5",
      LOC => "SLICE_X29Y34"
    )
    port map (
      ADR0 => U3_spriteonM1_0,
      ADR1 => sig_gameB,
      ADR2 => U3_tank2HP_2_Q,
      ADR3 => U3_tank2HP_0_Q,
      O => N7
    );
  selector_red_0_34 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X25Y27"
    )
    port map (
      ADR0 => U3_N87_0,
      ADR1 => U3_spriteonB2_0,
      ADR2 => U3_spriteonB1,
      ADR3 => N298,
      O => selector_red_0_34_pack_1
    );
  selector_red_0_80 : X_LUT4
    generic map(
      INIT => X"FAEA",
      LOC => "SLICE_X25Y27"
    )
    port map (
      ADR0 => selector_red_0_77_0,
      ADR1 => U3_N25,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => selector_red_0_34_10314,
      O => red_0_OBUF_31573
    );
  selector_red_2_20 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X24Y28"
    )
    port map (
      ADR0 => U2_vidon_and000039_0,
      ADR1 => N352_0,
      ADR2 => U2_vidon_and0000117_0,
      ADR3 => U3_N29_0,
      O => selector_red_2_20_pack_1
    );
  selector_red_2_68 : X_LUT4
    generic map(
      INIT => X"FCF8",
      LOC => "SLICE_X24Y28"
    )
    port map (
      ADR0 => U3_N15_0,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => selector_red_2_63_0,
      ADR3 => selector_red_2_20_10316,
      O => red_2_OBUF_31597
    );
  selector_red_0_77 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => title_spriteon,
      ADR3 => vidon,
      O => selector_red_0_77_31614
    );
  selector_green_2_93 : X_LUT4
    generic map(
      INIT => X"808C",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta,
      ADR1 => selector_green_0_98_0,
      ADR2 => title_spriteon,
      ADR3 => title_green_cmp_lt0000_0,
      O => selector_green_2_93_31621
    );
  selector_red_1_47 : X_LUT4
    generic map(
      INIT => X"A088",
      LOC => "SLICE_X22Y27"
    )
    port map (
      ADR0 => selector_green_0_98_0,
      ADR1 => title_green_cmp_lt0000_0,
      ADR2 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta,
      ADR3 => title_spriteon,
      O => selector_red_1_47_pack_1
    );
  selector_red_1_52 : X_LUT4
    generic map(
      INIT => X"FCF8",
      LOC => "SLICE_X22Y27"
    )
    port map (
      ADR0 => U3_N25,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => selector_red_1_47_10318,
      ADR3 => selector_red_1_11,
      O => red_1_OBUF_31645
    );
  U3_Result_5_236 : X_LUT4
    generic map(
      INIT => X"CCC9",
      LOC => "SLICE_X43Y52"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => U3_RMht2(5),
      ADR2 => U3_RMht2(3),
      ADR3 => U3_RMht2(2),
      O => U3_Result_5_236_31734
    );
  U3_font3_cmp_lt00001 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X43Y52"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMht2(3),
      ADR3 => U3_RMht2(5),
      O => U3_font3_cmp_lt0000
    );
  U3_font3_cmp_lt00021_SW0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X52Y51"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => U3_RMht2(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N53_pack_1
    );
  U3_font4_3_62_SW1 : X_LUT4
    generic map(
      INIT => X"8D15",
      LOC => "SLICE_X52Y51"
    )
    port map (
      ADR0 => U3_font3_cmp_lt0001_0,
      ADR1 => U3_RMht2(2),
      ADR2 => N53,
      ADR3 => U3_RMht2(1),
      O => N456
    );
  nes_scalar_next_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X51Y6"
    )
    port map (
      ADR0 => nes_scalar_reg(7),
      ADR1 => nes_scalar_reg(6),
      ADR2 => nes_scalar_reg(4),
      ADR3 => nes_scalar_reg(5),
      O => nes_scalar_next_cmp_eq000010_31777
    );
  nes_scalar_next_cmp_eq000021 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X51Y0"
    )
    port map (
      ADR0 => nes_scalar_reg(0),
      ADR1 => nes_scalar_reg(1),
      ADR2 => nes_scalar_reg(2),
      ADR3 => nes_scalar_reg(3),
      O => nes_scalar_next_cmp_eq000021_31789
    );
  M1_21_52 : X_LUT4
    generic map(
      INIT => X"60C0",
      LOC => "SLICE_X64Y84"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(0),
      O => M1_21_bdd8_pack_3
    );
  M1_29_77 : X_LUT4
    generic map(
      INIT => X"E060",
      LOC => "SLICE_X64Y84"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2a_4_761,
      ADR3 => M1_21_bdd8,
      O => M1_29_77_31813
    );
  M1_22_42 : X_LUT4
    generic map(
      INIT => X"EDDD",
      LOC => "SLICE_X65Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1_22_bdd7
    );
  M1_22_27 : X_LUT4
    generic map(
      INIT => X"F20F",
      LOC => "SLICE_X65Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1_22_27_31837
    );
  M1_23_11 : X_LUT4
    generic map(
      INIT => X"0333",
      LOC => "SLICE_X65Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1_23_bdd0
    );
  M1_23_21 : X_LUT4
    generic map(
      INIT => X"4FEA",
      LOC => "SLICE_X64Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M1_23_bdd6_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_23_bdd1_pack_1
    );
  M1a_23_15 : X_LUT4
    generic map(
      INIT => X"F0FF",
      LOC => "SLICE_X64Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => M2a_4_761,
      ADR3 => M1_23_bdd1,
      O => M1a_23_15_31873
    );
  M1_22_72 : X_LUT4
    generic map(
      INIT => X"C3FF",
      LOC => "SLICE_X64Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_21_bdd5,
      ADR2 => M1_22_bdd9_0,
      ADR3 => rom1_addr_2_Q,
      O => M1_22_bdd12_pack_1
    );
  M1a_30_37 : X_LUT4
    generic map(
      INIT => X"110F",
      LOC => "SLICE_X64Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M1_22_bdd7_0,
      ADR2 => M1_22_bdd12,
      ADR3 => sig_tank1rom10s(1),
      O => M1a_30_37_31897
    );
  M1_24_11 : X_LUT4
    generic map(
      INIT => X"FF13",
      LOC => "SLICE_X66Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_22_bdd9_0,
      ADR3 => sig_tank1rom10s(2),
      O => M1_24_bdd0
    );
  M1_29_31 : X_LUT4
    generic map(
      INIT => X"7887",
      LOC => "SLICE_X66Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_22_bdd9_0,
      ADR3 => sig_tank1rom10s(2),
      O => M1_29_bdd5
    );
  M1_31_62 : X_LUT4
    generic map(
      INIT => X"FBF0",
      LOC => "SLICE_X64Y70"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2a_4_761,
      ADR3 => M1_27_bdd4,
      O => M1_31_62_31938
    );
  M1a_23_4 : X_LUT4
    generic map(
      INIT => X"8F0F",
      LOC => "SLICE_X64Y70"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => rom1_addr_2_Q,
      ADR2 => M2a_4_761,
      ADR3 => M1a_23_0_0,
      O => M1a_23_4_31945
    );
  M2_10_41 : X_LUT4
    generic map(
      INIT => X"7B22",
      LOC => "SLICE_X64Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => M2_10_bdd5
    );
  M2_11_11 : X_LUT4
    generic map(
      INIT => X"1F9E",
      LOC => "SLICE_X55Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M2_11_bdd0
    );
  M1_27_11 : X_LUT4
    generic map(
      INIT => X"73F1",
      LOC => "SLICE_X66Y86"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M1_27_bdd0
    );
  M1_26_58 : X_LUT4
    generic map(
      INIT => X"DC3B",
      LOC => "SLICE_X66Y86"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M1_26_58_32077
    );
  M1_27_21 : X_LUT4
    generic map(
      INIT => X"0905",
      LOC => "SLICE_X64Y63"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_22_bdd9_0,
      ADR3 => sig_tank1rom10s(1),
      O => M1_27_bdd4_pack_1
    );
  M1a_29_58 : X_LUT4
    generic map(
      INIT => X"00DC",
      LOC => "SLICE_X64Y63"
    )
    port map (
      ADR0 => rom1_addr_1_Q,
      ADR1 => M2a_4_761,
      ADR2 => M1_27_bdd4,
      ADR3 => rom1_addr_4_Q,
      O => M1a_29_58_32101
    );
  M2_10_81 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X40Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M2_10_bdd14_0,
      O => M2_10_8_pack_1
    );
  M2_10_42 : X_LUT4
    generic map(
      INIT => X"5F4E",
      LOC => "SLICE_X40Y68"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M2_10_23,
      ADR2 => M2_10_bdd0_0,
      ADR3 => M2_10_8,
      O => M2_10_Q
    );
  M2_10_82 : X_LUT4
    generic map(
      INIT => X"60A0",
      LOC => "SLICE_X40Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M2_0_bdd13_0,
      ADR3 => sig_tank1rom10s(1),
      O => M2_10_bdd14
    );
  M2_3_41 : X_LUT4
    generic map(
      INIT => X"6FAF",
      LOC => "SLICE_X40Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M2_0_bdd13_0,
      ADR3 => sig_tank1rom10s(1),
      O => M2_3_bdd7
    );
  M1_28_12 : X_LUT4
    generic map(
      INIT => X"F1FA",
      LOC => "SLICE_X50Y89"
    )
    port map (
      ADR0 => N396_0,
      ADR1 => M1_21_bdd5,
      ADR2 => rom1_addr_4_Q,
      ADR3 => sig_tank1rom10s(3),
      O => M1_28_12_32161
    );
  M2_20_12 : X_LUT4
    generic map(
      INIT => X"FF01",
      LOC => "SLICE_X52Y64"
    )
    port map (
      ADR0 => rom1_addr_1_Q,
      ADR1 => M1_10_bdd7_0,
      ADR2 => M2a_4_761,
      ADR3 => rom1_addr_4_Q,
      O => M2_20_12_pack_2
    );
  M2_20_67 : X_LUT4
    generic map(
      INIT => X"7770",
      LOC => "SLICE_X52Y64"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M2_11_bdd0_0,
      ADR2 => M2_12_44_0,
      ADR3 => M2_20_12_10333,
      O => M2_20_Q
    );
  M1_28_21 : X_LUT4
    generic map(
      INIT => X"3366",
      LOC => "SLICE_X51Y55"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(0),
      O => M1_28_bdd1
    );
  M2_12_21 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X52Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M1_10_bdd7
    );
  M2_12_31 : X_LUT4
    generic map(
      INIT => X"6600",
      LOC => "SLICE_X44Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(0),
      O => M2_12_bdd5
    );
  M2_21_11 : X_LUT4
    generic map(
      INIT => X"733A",
      LOC => "SLICE_X46Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(3),
      O => M2_21_bdd0_pack_1
    );
  M2_9_95 : X_LUT4
    generic map(
      INIT => X"54FE",
      LOC => "SLICE_X46Y68"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M2_9_31,
      ADR2 => M2_9_69,
      ADR3 => M2_21_bdd0,
      O => M2_9_Q
    );
  M2_20_44 : X_LUT4
    generic map(
      INIT => X"1040",
      LOC => "SLICE_X53Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M2_12_44
    );
  M2_24_11 : X_LUT4
    generic map(
      INIT => X"4BBF",
      LOC => "SLICE_X49Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_4_bdd0
    );
  U3_Mhorz_cmp_ne0001113 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X29Y58"
    )
    port map (
      ADR0 => U3_RMht2(0),
      ADR1 => U3_RMcnt2(1),
      ADR2 => U3_RMcnt2(0),
      ADR3 => U3_RMht2(1),
      O => U3_Mhorz_cmp_ne0001113_32353
    );
  M2_1_101 : X_LUT4
    generic map(
      INIT => X"6E66",
      LOC => "SLICE_X44Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M2_0_bdd18_0,
      ADR3 => M2a_4_761,
      O => M2_1_101_pack_1
    );
  M2_1_112 : X_LUT4
    generic map(
      INIT => X"4500",
      LOC => "SLICE_X44Y68"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M2_1_63,
      ADR2 => rom1_addr_1_Q,
      ADR3 => M2_1_101_10339,
      O => M2_1_Q
    );
  M2_18_11 : X_LUT4
    generic map(
      INIT => X"7FBF",
      LOC => "SLICE_X42Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => M2_18_bdd0
    );
  M2_4_133 : X_LUT4
    generic map(
      INIT => X"6ABB",
      LOC => "SLICE_X49Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M2_4_133_32401
    );
  M2_5_163 : X_LUT4
    generic map(
      INIT => X"EC00",
      LOC => "SLICE_X45Y72"
    )
    port map (
      ADR0 => M2_5_45,
      ADR1 => rom1_addr_4_Q,
      ADR2 => M2_5_103,
      ADR3 => M2_5_160,
      O => M2_5_Q
    );
  M1a_27_152_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0CC5",
      LOC => "SLICE_X65Y77"
    )
    port map (
      ADR0 => M1_22_bdd4,
      ADR1 => M1a_27_52_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N424
    );
  U3_tank1HP_mux0005_2_SW0 : X_LUT4
    generic map(
      INIT => X"A0FF",
      LOC => "SLICE_X28Y35"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => VCC,
      ADR2 => ld_1_OBUF_9794,
      ADR3 => U3_tank1HP_0_Q,
      O => N9_pack_2
    );
  U3_tank1HP_mux0005_2_Q : X_LUT4
    generic map(
      INIT => X"1D0F",
      LOC => "SLICE_X28Y35"
    )
    port map (
      ADR0 => N10_0,
      ADR1 => U3_B_and0000,
      ADR2 => N9,
      ADR3 => U3_blue_and0000,
      O => U3_tank1HP_mux0005_2_Q_32451
    );
  U3_tank1HP_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X28Y35",
      INIT => '0'
    )
    port map (
      I => U3_tank1HP_0_DXMUX_32454,
      GE => VCC,
      CLK => NlwInverterSignal_U3_tank1HP_0_CLK,
      SET => GND,
      RST => GND,
      O => U3_tank1HP_0_Q
    );
  U3_tank1HP_mux0005_2_SW1 : X_LUT4
    generic map(
      INIT => X"EF45",
      LOC => "SLICE_X28Y34"
    )
    port map (
      ADR0 => U3_spriteonM2,
      ADR1 => sig_gameB,
      ADR2 => U3_tank1HP_0_Q,
      ADR3 => U3_tank1HP_2_Q,
      O => N10
    );
  U3_spriteonB1_and000017 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X39Y35"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(1),
      O => U3_spriteonB1_and000017_32479
    );
  U3_spriteonB1_and000052 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U3_N89_0,
      ADR2 => U2_hcs(9),
      ADR3 => N420,
      O => U3_spriteonB1_pack_1
    );
  U3_B_mux001617 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => U3_blue_and0002,
      ADR1 => U3_blue_and0003,
      ADR2 => U3_spriteonB1,
      ADR3 => U3_blue_and0004_0,
      O => U3_B_mux001617_32503
    );
  nes_up_reg : X_FF
    generic map(
      LOC => "SLICE_X50Y30",
      INIT => '0'
    )
    port map (
      I => nes_up_reg_DYMUX_32513,
      CE => nes_up_reg_CEINV_32510,
      CLK => nes_up_reg_CLKINV_32511,
      SET => GND,
      RST => GND,
      O => nes_up_reg_10342
    );
  U3_tank1Angle1s_and000018 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X33Y35"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U2_hcs(9),
      ADR2 => VCC,
      ADR3 => U2_hcs(7),
      O => U3_tank1Angle1s_and000018_pack_1
    );
  U3_tank1Angle1s_and000030 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X33Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N82_0,
      ADR2 => U3_tank1Angle1s_and000010_0,
      ADR3 => U3_tank1Angle1s_and000018_10253,
      O => U3_tank1Angle1s
    );
  U3_green_2_32 : X_LUT4
    generic map(
      INIT => X"F3F2",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => N153_0,
      ADR1 => U3_spriteonB5_0,
      ADR2 => U3_spriteonB4_0,
      ADR3 => U3_blue_and0004_0,
      O => U3_N281_pack_1
    );
  selector_green_2_21 : X_LUT4
    generic map(
      INIT => X"3120",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => U3_spriteonB3_0,
      ADR1 => U3_blue_and0002,
      ADR2 => U3_N37_0,
      ADR3 => U3_N281,
      O => selector_green_2_21_32563
    );
  selector_green_0_58 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X23Y32"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => U3_spriteonB1,
      ADR2 => N294_0,
      ADR3 => U3_spriteonB2_0,
      O => selector_green_0_58_pack_1
    );
  selector_green_0_107 : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X23Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N87_0,
      ADR2 => selector_green_0_58_10345,
      ADR3 => selector_green_0_103_0,
      O => green_0_OBUF_32659
    );
  selector_green_0_98 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X22Y29"
    )
    port map (
      ADR0 => U2_vidon_and000039_0,
      ADR1 => VCC,
      ADR2 => U2_vidon_and0000117_0,
      ADR3 => screenstate_present_state_FSM_FFd1_8949,
      O => selector_green_0_98_32671
    );
  selector_green_2_38 : X_LUT4
    generic map(
      INIT => X"3020",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => selector_green_2_21_0,
      ADR1 => U3_N29_0,
      ADR2 => vidon,
      ADR3 => selector_blue_1_17_0,
      O => selector_green_2_38_pack_1
    );
  selector_green_2_98 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_8949,
      ADR1 => selector_green_2_93_0,
      ADR2 => selector_green_2_38_10346,
      ADR3 => U3_N15_0,
      O => green_2_OBUF_32695
    );
  U3_font2_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"7B55",
      LOC => "SLICE_X43Y49"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(1),
      ADR3 => U3_RMht1(5),
      O => N36
    );
  U3_RMcnt_1_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X43Y49"
    )
    port map (
      ADR0 => ld_0_OBUF_9793,
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => U3_RMht1(1),
      ADR3 => sig_tank2,
      O => U3_RMcnt_1_and0000
    );
  U3_ypix2_1_1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X46Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => rom1_addr_1_pack_1
    );
  M2a_2_46 : X_LUT4
    generic map(
      INIT => X"FF1B",
      LOC => "SLICE_X46Y63"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => M2_0_bdd4_0,
      ADR2 => M2_0_bdd18_0,
      ADR3 => rom1_addr_1_Q,
      O => M2a_2_46_32743
    );
  U3_ypix2_2_1 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X49Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(2),
      O => rom1_addr_2_pack_2
    );
  M2_7_43 : X_LUT4
    generic map(
      INIT => X"0820",
      LOC => "SLICE_X49Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2_0_bdd13_0,
      ADR2 => rom1_addr_2_Q,
      ADR3 => M2_0_bdd6_0,
      O => M2_7_43_32767
    );
  U3_ypix2_3_1 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X50Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_4_761_pack_2
    );
  M2_4_36 : X_LUT4
    generic map(
      INIT => X"BBF3",
      LOC => "SLICE_X50Y68"
    )
    port map (
      ADR0 => M2_3_19_10350,
      ADR1 => M2a_4_761,
      ADR2 => M2_4_bdd10_0,
      ADR3 => sig_tank1rom10s(0),
      O => M2_4_36_32791
    );
  U3_ypix2_4_1 : X_LUT4
    generic map(
      INIT => X"F087",
      LOC => "SLICE_X54Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => N67_0,
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => sig_tank1rom10s(3),
      O => rom1_addr_4_pack_1
    );
  M1_31_75 : X_LUT4
    generic map(
      INIT => X"00C4",
      LOC => "SLICE_X54Y75"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => M1_31_62_0,
      ADR2 => M1_31_25,
      ADR3 => rom1_addr_4_Q,
      O => M1_31_Q
    );
  U2_vcs_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X44Y40"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U2_vcs(8),
      ADR2 => U2_vcs(5),
      ADR3 => U2_vcs(6),
      O => U2_N2_pack_1
    );
  U2_vsync : X_LUT4
    generic map(
      INIT => X"FEFF",
      LOC => "SLICE_X44Y40"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => N12_0,
      ADR2 => U2_vcs(2),
      ADR3 => U2_N2,
      O => vsync_OBUF_32839
    );
  U3_spriteonM2_addsub0000_8_2 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X16Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR2 => VCC,
      ADR3 => U3_CM2(8),
      O => U3_spriteonM2_addsub0000(8)
    );
  U3_spriteonB2_cmp_le000011_SW0 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U2_hcs(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(5),
      O => N55_pack_1
    );
  U3_spriteonB2_cmp_le000011 : X_LUT4
    generic map(
      INIT => X"57FF",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U2_hcs(6),
      ADR2 => N55,
      ADR3 => U2_hcs(7),
      O => U3_N191
    );
  bounce_delay1_0 : X_FF
    generic map(
      LOC => "SLICE_X34Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_1_DYMUX_32971,
      CE => VCC,
      CLK => bounce_delay1_1_CLKINV_32968,
      SET => GND,
      RST => bounce_delay1_1_SRINV_32969,
      O => bounce_delay1(0)
    );
  bounce_delay1_1 : X_FF
    generic map(
      LOC => "SLICE_X34Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_1_DXMUX_32979,
      CE => VCC,
      CLK => bounce_delay1_1_CLKINV_32968,
      SET => GND,
      RST => bounce_delay1_1_SRINV_32969,
      O => bounce_delay1(1)
    );
  bounce_delay1_2 : X_FF
    generic map(
      LOC => "SLICE_X51Y35",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_3_DYMUX_32995,
      CE => VCC,
      CLK => bounce_delay1_3_CLKINV_32992,
      SET => GND,
      RST => bounce_delay1_3_SRINV_32993,
      O => bounce_delay1(2)
    );
  bounce_delay1_3 : X_FF
    generic map(
      LOC => "SLICE_X51Y35",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_3_DXMUX_33003,
      CE => VCC,
      CLK => bounce_delay1_3_CLKINV_32992,
      SET => GND,
      RST => bounce_delay1_3_SRINV_32993,
      O => bounce_delay1(3)
    );
  bounce_delay1_4 : X_FF
    generic map(
      LOC => "SLICE_X48Y43",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_5_DYMUX_33019,
      CE => VCC,
      CLK => bounce_delay1_5_CLKINV_33016,
      SET => GND,
      RST => bounce_delay1_5_SRINV_33017,
      O => bounce_delay1(4)
    );
  bounce_delay1_5 : X_FF
    generic map(
      LOC => "SLICE_X48Y43",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_5_DXMUX_33027,
      CE => VCC,
      CLK => bounce_delay1_5_CLKINV_33016,
      SET => GND,
      RST => bounce_delay1_5_SRINV_33017,
      O => bounce_delay1(5)
    );
  bounce_delay2_0 : X_FF
    generic map(
      LOC => "SLICE_X33Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_1_DYMUX_33043,
      CE => VCC,
      CLK => bounce_delay2_1_CLKINV_33040,
      SET => GND,
      RST => bounce_delay2_1_SRINV_33041,
      O => bounce_delay2(0)
    );
  bounce_delay2_1 : X_FF
    generic map(
      LOC => "SLICE_X33Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_1_DXMUX_33051,
      CE => VCC,
      CLK => bounce_delay2_1_CLKINV_33040,
      SET => GND,
      RST => bounce_delay2_1_SRINV_33041,
      O => bounce_delay2(1)
    );
  bounce_delay1_6 : X_FF
    generic map(
      LOC => "SLICE_X37Y42",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_7_DYMUX_33067,
      CE => VCC,
      CLK => bounce_delay1_7_CLKINV_33064,
      SET => GND,
      RST => bounce_delay1_7_SRINV_33065,
      O => bounce_delay1(6)
    );
  bounce_delay1_7 : X_FF
    generic map(
      LOC => "SLICE_X37Y42",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_7_DXMUX_33075,
      CE => VCC,
      CLK => bounce_delay1_7_CLKINV_33064,
      SET => GND,
      RST => bounce_delay1_7_SRINV_33065,
      O => bounce_delay1(7)
    );
  bounce_delay2_2 : X_FF
    generic map(
      LOC => "SLICE_X49Y34",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_3_DYMUX_33091,
      CE => VCC,
      CLK => bounce_delay2_3_CLKINV_33088,
      SET => GND,
      RST => bounce_delay2_3_SRINV_33089,
      O => bounce_delay2(2)
    );
  bounce_delay2_5 : X_FF
    generic map(
      LOC => "SLICE_X47Y42",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_5_DXMUX_33123,
      CE => VCC,
      CLK => bounce_delay2_5_CLKINV_33112,
      SET => GND,
      RST => bounce_delay2_5_SRINV_33113,
      O => bounce_delay2(5)
    );
  bounce_delay3_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_1_DYMUX_33139,
      CE => VCC,
      CLK => bounce_delay3_1_CLKINV_33136,
      SET => GND,
      RST => bounce_delay3_1_SRINV_33137,
      O => bounce_delay3(0)
    );
  bounce_delay3_1 : X_FF
    generic map(
      LOC => "SLICE_X31Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_1_DXMUX_33147,
      CE => VCC,
      CLK => bounce_delay3_1_CLKINV_33136,
      SET => GND,
      RST => bounce_delay3_1_SRINV_33137,
      O => bounce_delay3(1)
    );
  bounce_delay2_6 : X_FF
    generic map(
      LOC => "SLICE_X36Y44",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_7_DYMUX_33163,
      CE => VCC,
      CLK => bounce_delay2_7_CLKINV_33160,
      SET => GND,
      RST => bounce_delay2_7_SRINV_33161,
      O => bounce_delay2(6)
    );
  bounce_delay2_7 : X_FF
    generic map(
      LOC => "SLICE_X36Y44",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_7_DXMUX_33171,
      CE => VCC,
      CLK => bounce_delay2_7_CLKINV_33160,
      SET => GND,
      RST => bounce_delay2_7_SRINV_33161,
      O => bounce_delay2(7)
    );
  bounce_delay3_2 : X_FF
    generic map(
      LOC => "SLICE_X48Y34",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_3_DYMUX_33187,
      CE => VCC,
      CLK => bounce_delay3_3_CLKINV_33184,
      SET => GND,
      RST => bounce_delay3_3_SRINV_33185,
      O => bounce_delay3(2)
    );
  bounce_delay3_3 : X_FF
    generic map(
      LOC => "SLICE_X48Y34",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_3_DXMUX_33195,
      CE => VCC,
      CLK => bounce_delay3_3_CLKINV_33184,
      SET => GND,
      RST => bounce_delay3_3_SRINV_33185,
      O => bounce_delay3(3)
    );
  U3_spriteonB2_and000041 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => U3_spriteonB1_cmp_le00002,
      ADR1 => U3_N191_0,
      ADR2 => N326,
      ADR3 => U2_hcs(9),
      O => U3_spriteonB2
    );
  U2_vidon_and0000105 : X_LUT4
    generic map(
      INIT => X"5DFF",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U2_N3,
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(9),
      O => U2_vidon_and0000105_33223
    );
  bounce_delay3_4 : X_FF
    generic map(
      LOC => "SLICE_X44Y43",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_5_DYMUX_33235,
      CE => VCC,
      CLK => bounce_delay3_5_CLKINV_33232,
      SET => GND,
      RST => bounce_delay3_5_SRINV_33233,
      O => bounce_delay3(4)
    );
  bounce_delay3_5 : X_FF
    generic map(
      LOC => "SLICE_X44Y43",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_5_DXMUX_33243,
      CE => VCC,
      CLK => bounce_delay3_5_CLKINV_33232,
      SET => GND,
      RST => bounce_delay3_5_SRINV_33233,
      O => bounce_delay3(5)
    );
  bounce_delay3_6 : X_FF
    generic map(
      LOC => "SLICE_X36Y45",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_7_DYMUX_33259,
      CE => VCC,
      CLK => bounce_delay3_7_CLKINV_33256,
      SET => GND,
      RST => bounce_delay3_7_SRINV_33257,
      O => bounce_delay3(6)
    );
  M2a_4_20 : X_LUT4
    generic map(
      INIT => X"3302",
      LOC => "SLICE_X46Y56"
    )
    port map (
      ADR0 => M2_4_bdd2,
      ADR1 => rom1_addr_1_Q,
      ADR2 => M2a_4_761,
      ADR3 => M2a_4_9_0,
      O => M2a_4_20_pack_1
    );
  M2a_4_214 : X_LUT4
    generic map(
      INIT => X"DDD8",
      LOC => "SLICE_X46Y56"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => M2a_4_194_0,
      ADR2 => M2a_4_114_0,
      ADR3 => M2a_4_20_10353,
      O => M2a_4_Q
    );
  M2a_4_36 : X_LUT4
    generic map(
      INIT => X"806E",
      LOC => "SLICE_X53Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => M2a_4_36_33331
    );
  M2a_4_58 : X_LUT4
    generic map(
      INIT => X"FDD5",
      LOC => "SLICE_X52Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr_2_Q,
      ADR2 => M2_0_bdd6_0,
      ADR3 => M2_0_bdd13_0,
      O => M2a_4_58_pack_1
    );
  M2a_4_114 : X_LUT4
    generic map(
      INIT => X"C888",
      LOC => "SLICE_X52Y57"
    )
    port map (
      ADR0 => M2a_4_36_0,
      ADR1 => rom1_addr_1_Q,
      ADR2 => M2a_4_58_10358,
      ADR3 => M2a_4_76,
      O => M2a_4_114_33355
    );
  M2a_6_11 : X_LUT4
    generic map(
      INIT => X"7850",
      LOC => "SLICE_X50Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => M2_0_bdd6_0,
      O => M2a_6_32_pack_1
    );
  M2a_6_51 : X_LUT4
    generic map(
      INIT => X"AA80",
      LOC => "SLICE_X50Y57"
    )
    port map (
      ADR0 => rom1_addr_1_Q,
      ADR1 => M2a_4_761,
      ADR2 => M2a_6_32,
      ADR3 => M2a_4_36_0,
      O => M2a_6_51_33379
    );
  M2a_6_21 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X51Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2_0_bdd6_0,
      ADR2 => rom1_addr_2_Q,
      ADR3 => M2_0_bdd13_0,
      O => M2a_6_bdd1
    );
  M2_3_94 : X_LUT4
    generic map(
      INIT => X"F350",
      LOC => "SLICE_X51Y68"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => M2_0_bdd20,
      ADR2 => rom1_addr_2_Q,
      ADR3 => sig_tank1rom10s(0),
      O => M2_3_94_33403
    );
  U3_Madd_spriteonM2_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"5AAA",
      LOC => "SLICE_X18Y9"
    )
    port map (
      ADR0 => U3_CM2(6),
      ADR1 => VCC,
      ADR2 => U3_CM2(4),
      ADR3 => U3_CM2(5),
      O => U3_spriteonM2_addsub0000(6)
    );
  U3_Madd_spriteonM2_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X18Y9"
    )
    port map (
      ADR0 => U3_CM2(7),
      ADR1 => U3_CM2(6),
      ADR2 => U3_CM2(4),
      ADR3 => U3_CM2(5),
      O => U3_spriteonM2_addsub0000(7)
    );
  U3_CM2_3_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X16Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => ld_0_OBUF_9793,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => U3_CM2_sub0000(3),
      O => U3_CM2_3_and0001
    );
  U3_CM2_4_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X16Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2_sub0000(4),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => ld_0_OBUF_9793,
      O => U3_CM2_4_and0001
    );
  U3_tank2HP_mux0007_0_SW1 : X_LUT4
    generic map(
      INIT => X"FBFF",
      LOC => "SLICE_X28Y41"
    )
    port map (
      ADR0 => U3_blue_and0001_0,
      ADR1 => U3_spriteonM1_0,
      ADR2 => U3_blue_and0000,
      ADR3 => U3_blue_and0002,
      O => N302_pack_2
    );
  U3_tank2HP_mux0007_0_Q : X_LUT4
    generic map(
      INIT => X"FCA8",
      LOC => "SLICE_X28Y41"
    )
    port map (
      ADR0 => sig_gameB,
      ADR1 => U3_B_and0000,
      ADR2 => N302,
      ADR3 => U3_tank2HP_2_Q,
      O => U3_tank2HP_mux0007_0_Q_33477
    );
  U3_tank2HP_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X28Y41",
      INIT => '1'
    )
    port map (
      I => U3_tank2HP_2_DXMUX_33480,
      GE => VCC,
      CLK => NlwInverterSignal_U3_tank2HP_2_CLK,
      SET => GND,
      RST => GND,
      O => U3_tank2HP_2_Q
    );
  M2_6_108_SW0 : X_LUT4
    generic map(
      INIT => X"BBDF",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => rom1_addr_2_Q,
      ADR1 => M2_0_bdd13_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd6_0,
      O => N356_pack_1
    );
  M2_6_108 : X_LUT4
    generic map(
      INIT => X"5F77",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => rom1_addr_1_Q,
      ADR1 => M1_10_bdd7_0,
      ADR2 => N356,
      ADR3 => M2a_4_761,
      O => M2_6_108_33505
    );
  U3_tank2HP_mux0007_2_SW0 : X_LUT4
    generic map(
      INIT => X"C0FF",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => ld_1_OBUF_9794,
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => U3_tank2HP_0_Q,
      O => N6
    );
  M1_30_2 : X_LUT4
    generic map(
      INIT => X"7A7A",
      LOC => "SLICE_X57Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M1_22_bdd12,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => VCC,
      O => M1_25_2_pack_1
    );
  M2_2_31 : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X49Y62"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M2_2_bdd5
    );
  M2_4_61 : X_LUT4
    generic map(
      INIT => X"2A80",
      LOC => "SLICE_X49Y62"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M2_4_bdd10
    );
  U3_RMcnt2_Q_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"F606",
      LOC => "SLICE_X25Y59"
    )
    port map (
      ADR0 => U3_RMcnt2_Maddsub_addsub0000_lut_1_0,
      ADR1 => U3_RMcnt2(0),
      ADR2 => U3_RMcnt2_and0000,
      ADR3 => U3_RMht2(1),
      O => U3_RMcnt2_Q_mux0000_1_Q
    );
  U3_RMcnt2_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y59",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_1_DYMUX_33676,
      CE => U3_RMcnt2_1_CEINV_33665,
      CLK => U3_RMcnt2_1_CLKINV_33666,
      SET => U3_RMcnt2_1_FFY_SET,
      RST => U3_RMcnt2_1_FFY_RSTAND_33684,
      O => U3_RMcnt2(1)
    );
  U3_RMcnt2_1_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_1_and0001,
      O => U3_RMcnt2_1_FFY_SET
    );
  U3_RMcnt2_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X25Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_1_and0000,
      O => U3_RMcnt2_1_FFY_RSTAND_33684
    );
  U3_RMcnt2_and00001 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X25Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_gameA_0,
      ADR2 => who_present_state_FSM_FFd1_9927,
      ADR3 => who_present_state_FSM_FFd2_9990,
      O => U3_RMcnt2_and0000_pack_1
    );
  M2_4_11 : X_LUT4
    generic map(
      INIT => X"5DC8",
      LOC => "SLICE_X53Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M2_4_bdd0_pack_1
    );
  M2_6_171 : X_LUT4
    generic map(
      INIT => X"57DF",
      LOC => "SLICE_X53Y67"
    )
    port map (
      ADR0 => rom1_addr_4_Q,
      ADR1 => rom1_addr_1_Q,
      ADR2 => M2_10_bdd5_0,
      ADR3 => M2_4_bdd0,
      O => M2_6_171_33716
    );
  M2_3_19 : X_LUT4
    generic map(
      INIT => X"FCC0",
      LOC => "SLICE_X52Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rom1_addr_2_Q,
      ADR2 => M2_0_bdd6_0,
      ADR3 => M2_0_bdd13_0,
      O => M2_3_19_pack_1
    );
  M2_3_24 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X52Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => M2_3_19_10350,
      O => M2_3_24_33740
    );
  M2_4_31 : X_LUT4
    generic map(
      INIT => X"0A9F",
      LOC => "SLICE_X48Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd6_0,
      O => M2_4_bdd2_pack_1
    );
  M2_4_46 : X_LUT4
    generic map(
      INIT => X"AAFF",
      LOC => "SLICE_X48Y62"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => M2_4_bdd2,
      O => M2_4_46_33764
    );
  M2_6_31 : X_LUT4
    generic map(
      INIT => X"DD27",
      LOC => "SLICE_X49Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(2),
      O => M2_6_bdd1
    );
  M2_6_17 : X_LUT4
    generic map(
      INIT => X"CDEF",
      LOC => "SLICE_X50Y65"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => rom1_addr_1_Q,
      ADR2 => M2_6_bdd1_0,
      ADR3 => M2_1_bdd1_0,
      O => M2_6_17_pack_1
    );
  M2_6_174 : X_LUT4
    generic map(
      INIT => X"A888",
      LOC => "SLICE_X50Y65"
    )
    port map (
      ADR0 => M2_6_171_0,
      ADR1 => rom1_addr_4_Q,
      ADR2 => M2_6_17_10365,
      ADR3 => M2_6_108_0,
      O => M2_6_Q
    );
  M2_7_11 : X_LUT4
    generic map(
      INIT => X"7F8A",
      LOC => "SLICE_X49Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(2),
      O => M2_7_bdd0_pack_1
    );
  M2_7_75 : X_LUT4
    generic map(
      INIT => X"8FDF",
      LOC => "SLICE_X49Y65"
    )
    port map (
      ADR0 => M2a_4_761,
      ADR1 => M2_7_43_0,
      ADR2 => rom1_addr_1_Q,
      ADR3 => M2_7_bdd0,
      O => M2_7_75_33824
    );
  M2_7_119_SW0 : X_LUT4
    generic map(
      INIT => X"F3FA",
      LOC => "SLICE_X45Y64"
    )
    port map (
      ADR0 => M2_12_bdd5_0,
      ADR1 => M2_1_bdd1_0,
      ADR2 => rom1_addr_1_Q,
      ADR3 => M2a_4_761,
      O => N282_pack_1
    );
  M2_7_119 : X_LUT4
    generic map(
      INIT => X"33A0",
      LOC => "SLICE_X45Y64"
    )
    port map (
      ADR0 => M2_7_75_0,
      ADR1 => M2_10_bdd0_0,
      ADR2 => N282,
      ADR3 => rom1_addr_4_Q,
      O => M2_7_Q
    );
  U3_blue_and0001138_SW0 : X_LUT4
    generic map(
      INIT => X"DDB3",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(2),
      O => N208_pack_2
    );
  U3_blue_and0001138 : X_LUT4
    generic map(
      INIT => X"3327",
      LOC => "SLICE_X41Y42"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(5),
      ADR2 => N208,
      ADR3 => U2_vcs(3),
      O => U3_blue_and0001138_33924
    );
  U3_tank1Angle10s_and00000 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X35Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(5),
      ADR2 => VCC,
      ADR3 => U2_hcs(7),
      O => U3_tank1Angle10s_and00000_33936
    );
  U2_vidon_and0000131 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X23Y28"
    )
    port map (
      ADR0 => U2_vidon_and000039_0,
      ADR1 => U2_vidon_and0000117_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => vidon_pack_1
    );
  U3_red_0_411 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X23Y28"
    )
    port map (
      ADR0 => U3_spriteonGrnd,
      ADR1 => U3_blue_and0002,
      ADR2 => vidon,
      ADR3 => U3_N29_0,
      O => U3_N87
    );
  U3_RMcnt_1_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X35Y59"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => U3_RMht1(1),
      ADR2 => screenstate_present_state_FSM_FFd1_8949,
      ADR3 => ld_0_OBUF_9793,
      O => U3_RMcnt_1_and0001
    );
  U3_RMcnt_2_and00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X35Y59"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => screenstate_present_state_FSM_FFd1_8949,
      ADR2 => sig_tank2,
      ADR3 => ld_0_OBUF_9793,
      O => U3_RMcnt_2_and0000
    );
  U3_C2_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y47",
      INIT => '1'
    )
    port map (
      I => U3_C2_5_DYMUX_33994,
      CE => U3_C2_5_CEINV_33991,
      CLK => U3_C2_5_CLKINV_33992,
      SET => GND,
      RST => GND,
      O => U3_C2(5)
    );
  U3_Msub_font2_sub0002_xor_2_11 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X54Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RMht1(1),
      ADR3 => U3_RMht1(2),
      O => sig_tank1_angle_calc_2_pack_1
    );
  x7_an_1_mux000148 : X_LUT4
    generic map(
      INIT => X"AFEF",
      LOC => "SLICE_X54Y58"
    )
    port map (
      ADR0 => x7_clkdiv(19),
      ADR1 => N286_0,
      ADR2 => x7_clkdiv(18),
      ADR3 => sig_tank1_angle_calc_2_Q,
      O => an_1_OBUF_34020
    );
  U3_destroy2_mux00173_SW0 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => U3_spriteonGrnd_and0000117_0,
      ADR1 => U3_spriteonB2_0,
      ADR2 => U2_vcs(9),
      ADR3 => U3_spriteonGrnd_and000020_0,
      O => N01_pack_1
    );
  U3_destroy2_mux00173 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => U3_spriteonB4_0,
      ADR1 => U3_spriteonB3_0,
      ADR2 => U3_blue_and0002,
      ADR3 => N01,
      O => U3_N33
    );
  M2a_4_9 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X47Y56"
    )
    port map (
      ADR0 => M2_0_bdd13_0,
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_4_9_34056
    );
  U3_rise2 : X_FF
    generic map(
      LOC => "SLICE_X25Y57",
      INIT => '1'
    )
    port map (
      I => U3_rise2_DYMUX_34068,
      CE => U3_rise2_CEINV_34064,
      CLK => U3_rise2_CLKINV_34065,
      SET => U3_rise2_FFY_SET,
      RST => GND,
      O => U3_rise2_9197
    );
  U3_rise2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_rise2_FFY_SET
    );
  U3_spriteonB4_cmp_le000018 : X_LUT4
    generic map(
      INIT => X"3FFF",
      LOC => "SLICE_X28Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(2),
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(3),
      O => U3_spriteonB4_cmp_le000018_pack_1
    );
  U3_spriteonB4_cmp_le0000135 : X_LUT4
    generic map(
      INIT => X"DD55",
      LOC => "SLICE_X28Y30"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonB4_cmp_le0000121_0,
      ADR2 => VCC,
      ADR3 => U3_spriteonB4_cmp_le000018_10373,
      O => U3_spriteonB4_cmp_le0000
    );
  U3_spriteonGrnd_and0000130 : X_LUT4
    generic map(
      INIT => X"FC00",
      LOC => "SLICE_X30Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(9),
      ADR2 => U3_spriteonGrnd_and000020_0,
      ADR3 => U3_spriteonGrnd_and0000117_0,
      O => U3_spriteonGrnd_pack_1
    );
  U3_destroy1_mux001541 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X30Y34"
    )
    port map (
      ADR0 => U3_blue_and0002,
      ADR1 => U3_spriteonB1,
      ADR2 => VCC,
      ADR3 => U3_spriteonGrnd,
      O => U3_destroy1_mux001541_34120
    );
  U3_spriteonB4_and000050 : X_LUT4
    generic map(
      INIT => X"B111",
      LOC => "SLICE_X30Y31"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonB3_cmp_le00002,
      ADR2 => U3_spriteonB4_cmp_le000018_10373,
      ADR3 => U3_spriteonB4_cmp_le0000121_0,
      O => U3_spriteonB4_and000050_pack_1
    );
  U3_spriteonB4_and000053 : X_LUT4
    generic map(
      INIT => X"C080",
      LOC => "SLICE_X30Y31"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U3_spriteonB1_cmp_lt0000,
      ADR2 => U3_spriteonB4_and000050_10374,
      ADR3 => U3_spriteonB4_and000019,
      O => U3_spriteonB4
    );
  M1_30_104_SW0 : X_LUT4
    generic map(
      INIT => X"C332",
      LOC => "SLICE_X54Y90"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N400_pack_2
    );
  M1_30_104 : X_LUT4
    generic map(
      INIT => X"040E",
      LOC => "SLICE_X54Y90"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => rom1_addr_4_Q,
      ADR3 => N400,
      O => M1_30_104_34244
    );
  U3_CM2_sub0000_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X19Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C2(1),
      ADR3 => VCC,
      O => U3_CM2_sub0000_1_F
    );
  U3_CM2_sub0000_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X17Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM2(0),
      ADR3 => VCC,
      O => U3_CM2_sub0000_0_F
    );
  U3_CM1_add0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_0_G
    );
  U3_CM1_add0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_2_F
    );
  U3_CM1_add0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_2_G
    );
  U3_CM1_add0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(4),
      O => U3_CM1_add0000_4_F
    );
  U3_CM1_add0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_4_G
    );
  U3_CM1_add0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM1(6),
      ADR3 => VCC,
      O => U3_CM1_add0000_6_F
    );
  U3_CM1_add0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_6_G
    );
  U3_CM1_add0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM1(8),
      ADR3 => VCC,
      O => U3_CM1_add0000_8_F
    );
  U2_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_0_G
    );
  U2_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X51Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(2),
      O => U2_Result_2_F
    );
  U2_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X51Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(3),
      ADR3 => VCC,
      O => U2_Result_2_G
    );
  U2_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_F
    );
  U2_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(5),
      O => U2_Result_4_G
    );
  U2_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y40"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_F
    );
  U2_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_G
    );
  U2_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X51Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(8),
      O => U2_Result_8_F
    );
  x7_clkdiv_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_0_G
    );
  x7_clkdiv_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(2),
      ADR3 => VCC,
      O => x7_clkdiv_2_F
    );
  x7_clkdiv_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(3),
      O => x7_clkdiv_2_G
    );
  x7_clkdiv_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y82"
    )
    port map (
      ADR0 => x7_clkdiv(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_4_F
    );
  x7_clkdiv_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(5),
      O => x7_clkdiv_4_G
    );
  x7_clkdiv_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_6_F
    );
  x7_clkdiv_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(7),
      ADR3 => VCC,
      O => x7_clkdiv_6_G
    );
  x7_clkdiv_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y84"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_8_F
    );
  x7_clkdiv_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y84"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(9),
      ADR3 => VCC,
      O => x7_clkdiv_8_G
    );
  x7_clkdiv_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(10),
      O => x7_clkdiv_10_F
    );
  x7_clkdiv_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y85"
    )
    port map (
      ADR0 => x7_clkdiv(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_10_G
    );
  x7_clkdiv_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y86"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_12_F
    );
  x7_clkdiv_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y86"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(13),
      ADR3 => VCC,
      O => x7_clkdiv_12_G
    );
  x7_clkdiv_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y87"
    )
    port map (
      ADR0 => x7_clkdiv(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_14_F
    );
  x7_clkdiv_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y87"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(15),
      O => x7_clkdiv_14_G
    );
  x7_clkdiv_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y88"
    )
    port map (
      ADR0 => x7_clkdiv(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_16_F
    );
  x7_clkdiv_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(17),
      O => x7_clkdiv_16_G
    );
  x7_clkdiv_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(18),
      ADR3 => VCC,
      O => x7_clkdiv_18_F
    );
  U1_q_01_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(1),
      ADR3 => VCC,
      O => U1_q_01_G
    );
  U1_q_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_2_F
    );
  U1_q_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(3),
      ADR3 => VCC,
      O => U1_q_2_G
    );
  U1_q_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y20"
    )
    port map (
      ADR0 => U1_q(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_4_F
    );
  U1_q_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(5),
      O => U1_q_4_G
    );
  U1_q_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_6_F
    );
  U1_q_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(7),
      ADR3 => VCC,
      O => U1_q_6_G
    );
  U1_q_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y22"
    )
    port map (
      ADR0 => U1_q(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_8_F
    );
  U1_q_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(9),
      O => U1_q_8_G
    );
  U1_q_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_10_F
    );
  U1_q_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(11),
      ADR3 => VCC,
      O => U1_q_10_G
    );
  U1_q_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y24"
    )
    port map (
      ADR0 => U1_q(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_12_F
    );
  U1_q_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(13),
      O => U1_q_12_G
    );
  U1_q_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_14_F
    );
  U1_q_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(15),
      ADR3 => VCC,
      O => U1_q_14_G
    );
  U1_q_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y26"
    )
    port map (
      ADR0 => U1_q(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_16_F
    );
  U3_CM1_add0000_2_F_X_LUT4_5834 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C1(2),
      ADR3 => VCC,
      O => U3_CM1_add0000_2_F_14317
    );
  U3_CM1_add0000_4_G_X_LUT4_5845 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(5),
      O => U3_CM1_add0000_4_G_14336
    );
  U3_CM1_add0000_6_F_X_LUT4_5878 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_6_F_14395
    );
  U3_CM1_add0000_6_G_X_LUT4_5867 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_6_G_14375
    );
  U3_CM1_add0000_8_F_X_LUT4_5893 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_8_F_14424
    );
  U3_spriteonM1_addsub0001_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(1),
      O => U3_spriteonM1_addsub0001_0_G
    );
  U3_spriteonM1_addsub0001_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X23Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(3),
      O => U3_spriteonM1_addsub0001_2_G
    );
  U3_spriteonM1_addsub0002_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(5),
      O => U3_spriteonM1_addsub0002_4_G
    );
  U3_spriteonM1_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM1(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0002_6_F
    );
  U3_spriteonM1_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM1(7),
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0002_6_G
    );
  U3_spriteonM1_addsub0002_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(8),
      O => U3_spriteonM1_addsub0002_8_F
    );
  U3_spriteonM1_addsub0003_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(1),
      O => U3_spriteonM1_addsub0003_0_G
    );
  U3_spriteonM1_addsub0003_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0003_2_G
    );
  U3_spriteonM1_addsub0003_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0003_4_F
    );
  U3_spriteonM1_addsub0003_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(5),
      O => U3_spriteonM1_addsub0003_4_G
    );
  U3_spriteonM1_addsub0003_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0003_6_F
    );
  U3_spriteonM1_addsub0003_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0003_6_G
    );
  U3_spriteonM1_addsub0003_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0003_8_F
    );
  nes_scalar_next_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_reg(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_0_G
    );
  nes_scalar_next_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y2"
    )
    port map (
      ADR0 => nes_scalar_reg(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_2_F
    );
  nes_scalar_next_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X51Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_reg(3),
      O => nes_scalar_next_addsub0000_2_G
    );
  nes_scalar_next_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X51Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_scalar_reg(4),
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_4_F
    );
  nes_scalar_next_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y3"
    )
    port map (
      ADR0 => nes_scalar_reg(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_4_G
    );
  nes_scalar_next_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y4"
    )
    port map (
      ADR0 => nes_scalar_reg(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_6_F
    );
  nes_scalar_next_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X51Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_reg(7),
      O => nes_scalar_next_addsub0000_6_G
    );
  nes_scalar_next_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X51Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_scalar_reg(8),
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_8_F
    );
  U3_spriteonM2_addsub0001_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X15Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0001_0_G
    );
  U3_spriteonM2_addsub0001_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X15Y11"
    )
    port map (
      ADR0 => U3_CM2(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0001_2_G
    );
  U3_spriteonM2_addsub0002_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X23Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_4_G
    );
  U3_spriteonM2_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X23Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_6_F
    );
  U3_spriteonM2_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X23Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_6_G
    );
  U3_spriteonM2_addsub0002_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X23Y56"
    )
    port map (
      ADR0 => U3_RM2(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_8_F
    );
  U3_spriteonM2_addsub0003_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_0_G
    );
  U3_spriteonM2_addsub0003_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0002(3),
      O => U3_spriteonM2_addsub0003_2_G
    );
  U3_spriteonM2_addsub0003_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_4_F
    );
  U3_spriteonM2_addsub0003_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_4_G
    );
  U3_spriteonM2_addsub0003_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_6_F
    );
  U3_spriteonM2_addsub0003_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X21Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0002(7),
      O => U3_spriteonM2_addsub0003_6_G
    );
  U3_spriteonM2_addsub0003_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X21Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_8_F
    );
  U2_Result_0_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => U2_Result_0_1_G
    );
  U2_Result_2_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => U2_Result_2_1_F
    );
  U2_Result_2_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_2_1_G
    );
  U2_Result_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_1_F
    );
  U2_Result_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(5),
      O => U2_Result_4_1_G
    );
  U2_Result_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_hcs(6),
      ADR3 => VCC,
      O => U2_Result_6_1_F
    );
  U2_Result_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y32"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_1_G
    );
  U2_Result_8_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(8),
      O => U2_Result_8_1_F
    );
  sig_tank1rom10s_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => sig_tank1rom10s_0_F
    );
  sig_tank1rom10s_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_tank1rom10s_0_G
    );
  sig_tank1rom10s_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X53Y39"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_tank1rom10s_2_F
    );
  sig_tank1rom10s_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X53Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(3),
      ADR3 => VCC,
      O => sig_tank1rom10s_2_G
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X53Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(4),
      ADR3 => VCC,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_F
    );
  nes_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_counter_reg(1),
      O => nes_Result_0_G
    );
  nes_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_counter_reg(2),
      ADR3 => VCC,
      O => nes_Result_2_F
    );
  nes_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_counter_reg(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_2_G
    );
  nes_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_counter_reg(4),
      ADR3 => VCC,
      O => nes_Result_4_F
    );
  nes_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y10"
    )
    port map (
      ADR0 => nes_counter_reg(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_4_G
    );
  nes_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_counter_reg(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_6_F
    );
  nes_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_counter_reg(7),
      O => nes_Result_6_G
    );
  nes_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y12"
    )
    port map (
      ADR0 => nes_counter_reg(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_8_F
    );
  U3_Q_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_1_9517,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_0_G
    );
  U3_Q_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_2_9519,
      ADR3 => VCC,
      O => U3_Q_2_F
    );
  U3_Q_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y65"
    )
    port map (
      ADR0 => U3_Q_3_9520,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_2_G
    );
  U3_Q_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y66"
    )
    port map (
      ADR0 => U3_Q_4_9522,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_4_F
    );
  U3_Q_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_5_9523,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_4_G
    );
  U3_Q_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_6_9525,
      ADR3 => VCC,
      O => U3_Q_6_F
    );
  U3_Q_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_7_9526,
      O => U3_Q_6_G
    );
  U3_Q_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_8_9528,
      ADR3 => VCC,
      O => U3_Q_8_F
    );
  U3_Q_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_9_9529,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_8_G
    );
  U3_Q_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y69"
    )
    port map (
      ADR0 => U3_Q_10_9531,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_10_F
    );
  U3_Q_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_11_9532,
      O => U3_Q_10_G
    );
  U3_Q_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_12_9534,
      ADR3 => VCC,
      O => U3_Q_12_F
    );
  U3_Q_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_13_9535,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_12_G
    );
  U3_Q_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y71"
    )
    port map (
      ADR0 => U3_Q_14_9537,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_14_F
    );
  U3_Q_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_15_9538,
      O => U3_Q_14_G
    );
  U3_Q_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_16_9540,
      O => U3_Q_16_F
    );
  U3_Q_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X35Y72"
    )
    port map (
      ADR0 => U3_Q_17_9541,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_16_G
    );
  U3_q_181_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X35Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_q_181,
      ADR3 => VCC,
      O => U3_q_181_F
    );
  U3_q_181_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X35Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_q_191,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_q_181_G
    );
  dp_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 555 ps
    )
    port map (
      I => dp_OUTPUT_OFF_O1INV_19763,
      O => dp_O
    );
  dp_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => dp_OUTPUT_OFF_O1INV_19763
    );
  ja2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD94",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja2_OBUF_28490,
      O => ja2_O
    );
  ja3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD102",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja3_OBUF_29102,
      O => ja3_O
    );
  a_to_g_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD77",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_0_OBUF_29239,
      O => a_to_g_0_O
    );
  a_to_g_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD87",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_1_OBUF_30276,
      O => a_to_g_1_O
    );
  a_to_g_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_2_OBUF_29263,
      O => a_to_g_2_O
    );
  a_to_g_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD62",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_3_OBUF_29270,
      O => a_to_g_3_O
    );
  a_to_g_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD63",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_4_OBUF_29287,
      O => a_to_g_4_O
    );
  a_to_g_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD72",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_5_OBUF_29294,
      O => a_to_g_5_O
    );
  a_to_g_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD95",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_6_OBUF_29246,
      O => a_to_g_6_O
    );
  blue_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_0_OBUF_F5MUX_21996,
      O => blue_0_O
    );
  blue_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD169",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_1_OBUF_F5MUX_21138,
      O => blue_1_O
    );
  an_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_0_OBUF_34160,
      O => an_0_O
    );
  an_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD79",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_1_OBUF_34020,
      O => an_1_O
    );
  an_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD61",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_2_OBUF_29928,
      O => an_2_O
    );
  an_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD67",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_3_OBUF_30510,
      O => an_3_O
    );
  ld_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD84",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_0_OBUF_9793,
      O => ld_0_O
    );
  ld_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD85",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_1_OBUF_9794,
      O => ld_1_O
    );
  ld_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD90",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_2_OBUF_9795,
      O => ld_2_O
    );
  ld_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_3_OBUF_28010,
      O => ld_3_O
    );
  ld_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD65",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_4_OBUF_28022,
      O => ld_4_O
    );
  ld_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD109",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_5_OBUF_0,
      O => ld_5_O
    );
  ld_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD225",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_6_OBUF_9799,
      O => ld_6_O
    );
  ld_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD181",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_7_OBUF_0,
      O => ld_7_O
    );
  hsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD168",
      PATHPULSE => 555 ps
    )
    port map (
      I => hsync_OBUF_31042,
      O => hsync_O
    );
  vsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 555 ps
    )
    port map (
      I => vsync_OBUF_32839,
      O => vsync_O
    );
  red_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_0_OBUF_31573,
      O => red_0_O
    );
  red_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD153",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_1_OBUF_31645,
      O => red_1_O
    );
  red_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD154",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_2_OBUF_31597,
      O => red_2_O
    );
  green_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD156",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_0_OBUF_32659,
      O => green_0_O
    );
  green_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_1_OBUF_32635,
      O => green_1_O
    );
  green_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD163",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_2_OBUF_32695,
      O => green_2_O
    );
  U3_spriteonB4_and00009_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X43Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonB4_and00009_G
    );
  U3_Madd_tank2ascii1s_add0000_cy_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X54Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_tank2ascii1s_add0000_cy_4_F
    );
  U3_font1_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X54Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_font1_0_G
    );
  U2_vidon_and000026_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X39Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000026_G
    );
  U2_vidon_and000018_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X35Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000018_F
    );
  U2_vidon_and000065_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X37Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000065_G
    );
  N256_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N256_F
    );
  U3_tank1Angle10s_and0000128_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X43Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_tank1Angle10s_and0000128_G
    );
  title_spriteon_and000087_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X20Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_spriteon_and000087_G
    );
  U3_spriteonB1_cmp_le00002_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonB1_cmp_le00002_G
    );
  U3_N25_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_N25_G
    );
  U3_destroy2_mux001719_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X29Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_destroy2_mux001719_F
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(11),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(11)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(10),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(10)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(9),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(9)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(8),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(8)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(7),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(7)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(6),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(6)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(5),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(5)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(4),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(4)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(3)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(2)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(1)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(0)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(11),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_11_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(10),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_10_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(8),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_8_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(7),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_7_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(6),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_6_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(5),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_5_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_3_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_2_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_1_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank1font10s_B6_ADDR_0_Q
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(11),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(11)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(10),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(10)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(9),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(9)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(8),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(8)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(7),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(7)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(6),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(6)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(5),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(5)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(4),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(4)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(3)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(2)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(1)
    );
  NlwBufferBlock_tank2font10s_B10_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank2font10s_B10_ADDR(0)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(11),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_11_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(10),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_10_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(9),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_9_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(8),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_8_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(7),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_7_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(6),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_6_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(5),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_5_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(4),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_4_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_3_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_2_Q
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank1font1s_B10_ADDR_0_Q
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(11),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(11)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(10),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(10)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(9),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(9)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(8),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(8)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(7),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(7)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(6),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(6)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(5),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(5)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom10s(4),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(4)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(3)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(2)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(1)
    );
  NlwBufferBlock_tank2font10s_B6_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank2font10s_B6_ADDR(0)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(11),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(11)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(10),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(10)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(9),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(9)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(8),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(8)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(7),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(7)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(6),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(6)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(5),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(5)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(4),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(4)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(3)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(2)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(1)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(0)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(11),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(11)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(10),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(10)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(9),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(9)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(8),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(8)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(7),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(7)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(6),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(6)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(5),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(5)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(4),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(4)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(3)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(2)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(1)
    );
  NlwBufferBlock_tank2font1s_B10_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank2font1s_B10_ADDR(0)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(11),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(11)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(10),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(10)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(9),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(9)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(8),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(8)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(7),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(7)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(6),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(6)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(5),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(5)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2rom1s(4),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(4)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(3)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(2)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(1)
    );
  NlwBufferBlock_tank2font1s_B6_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank2font1s_B6_ADDR(0)
    );
  NlwBlock_vga_bsprite2a_top_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_vga_bsprite2a_top_GND : X_ZERO
    port map (
      O => GND
    );
  NlwInverterBlock_U3_destroy1_CLK : X_INV
    port map (
      I => U3_destroy1_CLKINVNOT,
      O => NlwInverterSignal_U3_destroy1_CLK
    );
  NlwInverterBlock_U3_tank1HP_2_CLK : X_INV
    port map (
      I => U3_tank1HP_2_CLKINVNOT,
      O => NlwInverterSignal_U3_tank1HP_2_CLK
    );
  NlwInverterBlock_U3_destroy2_CLK : X_INV
    port map (
      I => U3_destroy2_CLKINVNOT,
      O => NlwInverterSignal_U3_destroy2_CLK
    );
  NlwInverterBlock_U3_tank2HP_0_CLK : X_INV
    port map (
      I => U3_tank2HP_0_CLKINVNOT,
      O => NlwInverterSignal_U3_tank2HP_0_CLK
    );
  NlwInverterBlock_U3_B_CLK : X_INV
    port map (
      I => U3_B_CLKINV_30658,
      O => NlwInverterSignal_U3_B_CLK
    );
  NlwInverterBlock_U3_tank1HP_0_CLK : X_INV
    port map (
      I => U3_tank1HP_0_CLKINVNOT,
      O => NlwInverterSignal_U3_tank1HP_0_CLK
    );
  NlwInverterBlock_U3_tank2HP_2_CLK : X_INV
    port map (
      I => U3_tank2HP_2_CLKINVNOT,
      O => NlwInverterSignal_U3_tank2HP_2_CLK
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

