The following assignments were created using either Behavioral verilog
for simulation or Structural and Behavioral verilog for synthesis.

In assignments requiring synthesis onto a seven segment display, the 
Nexys4 DDR Artix-7 FPGA Trainer Board by Diligent was used. 