

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Wed Oct  2 17:52:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.615 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048593|  1048593|  3.492 ms|  3.492 ms|  1048593|  1048593|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop4_loop5_loop6  |  1048591|  1048591|        17|          1|          1|  1048576|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      428|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |       64|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      791|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|     5|     1252|      999|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U90  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U91   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|           Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v17_U  |node23_v232_RAM_AUTO_1R1W  |       16|  0|   0|    0|   8192|   32|     1|       262144|
    |v19_U  |node23_v232_RAM_AUTO_1R1W  |       16|  0|   0|    0|   8192|   32|     1|       262144|
    |v18_U  |node23_v233_RAM_AUTO_1R1W  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +-------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                           |       64|  0|   0|    0|  32768|   96|     3|      1048576|
    +-------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_1_fu_237_p2                |         +|   0|  0|  28|          21|           1|
    |add_ln59_fu_246_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln60_1_fu_272_p2                |         +|   0|  0|  22|          15|           1|
    |add_ln60_fu_336_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln61_fu_389_p2                  |         +|   0|  0|  14|           7|           1|
    |add_ln66_fu_451_p2                  |         +|   0|  0|  20|          13|          13|
    |add_ln77_fu_445_p2                  |         +|   0|  0|  20|          13|          13|
    |empty_11_fu_421_p2                  |         +|   0|  0|  21|          14|          14|
    |and_ln59_fu_330_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_357                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_378                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op71_read_state2       |       and|   0|  0|   2|           1|           1|
    |cmp31_fu_433_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp46_fu_377_p2                     |      icmp|   0|  0|  14|           7|           2|
    |cmp9_fu_266_p2                      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln59_fu_231_p2                 |      icmp|   0|  0|  29|          21|          22|
    |icmp_ln60_fu_252_p2                 |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln61_1_fu_466_p2               |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln61_fu_324_p2                 |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln69_fu_383_p2                 |      icmp|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln59_fu_314_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln60_1_fu_348_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln60_fu_342_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln59_1_fu_258_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln59_fu_307_p3               |    select|   0|  0|   8|           1|           1|
    |select_ln60_1_fu_365_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln60_2_fu_278_p3             |    select|   0|  0|  15|           1|           1|
    |select_ln60_fu_353_p3               |    select|   0|  0|   7|           1|           1|
    |v18_d0                              |    select|   0|  0|  32|           1|          32|
    |v27_fu_495_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln59_fu_319_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 428|         198|         168|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   21|         42|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   15|         30|
    |ap_sig_allocacmp_v20_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v21_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v22_load               |   9|          2|    7|         14|
    |empty_fu_90                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_86                  |   9|          2|   21|         42|
    |indvar_flatten_fu_78                    |   9|          2|   15|         30|
    |v20_fu_82                               |   9|          2|    8|         16|
    |v21_fu_74                               |   9|          2|    8|         16|
    |v22_fu_70                               |   9|          2|    7|         14|
    |v269_blk_n                              |   9|          2|    1|          2|
    |v271_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  154|        308|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln61_reg_604                     |   7|   0|    7|          0|
    |add_ln77_reg_625                     |  13|   0|   13|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg           |   1|   0|    1|          0|
    |cmp31_reg_620                        |   1|   0|    1|          0|
    |cmp46_reg_590                        |   1|   0|    1|          0|
    |cmp9_reg_566                         |   1|   0|    1|          0|
    |cmp9_reg_566_pp0_iter1_reg           |   1|   0|    1|          0|
    |empty_fu_90                          |  32|   0|   32|          0|
    |icmp_ln59_reg_548                    |   1|   0|    1|          0|
    |icmp_ln60_reg_552                    |   1|   0|    1|          0|
    |icmp_ln61_1_reg_635                  |   1|   0|    1|          0|
    |icmp_ln61_1_reg_635_pp0_iter3_reg    |   1|   0|    1|          0|
    |icmp_ln69_reg_599                    |   1|   0|    1|          0|
    |indvar_flatten14_fu_86               |  21|   0|   21|          0|
    |indvar_flatten_fu_78                 |  15|   0|   15|          0|
    |or_ln60_reg_570                      |   1|   0|    1|          0|
    |or_ln60_reg_570_pp0_iter2_reg        |   1|   0|    1|          0|
    |select_ln59_1_reg_560                |   8|   0|    8|          0|
    |select_ln59_1_reg_560_pp0_iter1_reg  |   8|   0|    8|          0|
    |select_ln60_1_reg_579                |   8|   0|    8|          0|
    |trunc_ln59_reg_585                   |   7|   0|    7|          0|
    |trunc_ln60_reg_574                   |   6|   0|    6|          0|
    |v17_addr_reg_644                     |  13|   0|   13|          0|
    |v18_addr_reg_614                     |  14|   0|   14|          0|
    |v18_addr_reg_614_pp0_iter3_reg       |  14|   0|   14|          0|
    |v19_addr_reg_630                     |  13|   0|   13|          0|
    |v20_fu_82                            |   8|   0|    8|          0|
    |v21_fu_74                            |   8|   0|    8|          0|
    |v22_fu_70                            |   7|   0|    7|          0|
    |v24_reg_650                          |  32|   0|   32|          0|
    |v25_reg_639                          |  32|   0|   32|          0|
    |v26_reg_655                          |  32|   0|   32|          0|
    |v271_read_reg_594                    |  32|   0|   32|          0|
    |v27_reg_660                          |  32|   0|   32|          0|
    |v28_reg_665                          |  32|   0|   32|          0|
    |v29_reg_670                          |  32|   0|   32|          0|
    |cmp31_reg_620                        |  64|  32|    1|          0|
    |cmp46_reg_590                        |  64|  32|    1|          0|
    |icmp_ln59_reg_548                    |  64|  32|    1|          0|
    |icmp_ln69_reg_599                    |  64|  32|    1|          0|
    |v17_addr_reg_644                     |  64|  32|   13|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 791| 160|  488|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v271_dout            |   in|   32|     ap_fifo|          v271|       pointer|
|v271_num_data_valid  |   in|   14|     ap_fifo|          v271|       pointer|
|v271_fifo_cap        |   in|   14|     ap_fifo|          v271|       pointer|
|v271_empty_n         |   in|    1|     ap_fifo|          v271|       pointer|
|v271_read            |  out|    1|     ap_fifo|          v271|       pointer|
|v269_din             |  out|   32|     ap_fifo|          v269|       pointer|
|v269_num_data_valid  |   in|   14|     ap_fifo|          v269|       pointer|
|v269_fifo_cap        |   in|   14|     ap_fifo|          v269|       pointer|
|v269_full_n          |   in|    1|     ap_fifo|          v269|       pointer|
|v269_write           |  out|    1|     ap_fifo|          v269|       pointer|
|v14_address0         |  out|   14|   ap_memory|           v14|         array|
|v14_ce0              |  out|    1|   ap_memory|           v14|         array|
|v14_q0               |   in|   32|   ap_memory|           v14|         array|
+---------------------+-----+-----+------------+--------------+--------------+

