Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,518
design__inferred_latch__count,0
design__instance__count,42785
design__instance__area,270593
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,135
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1606
design__max_cap_violation__count__corner:nom_tt_025C_1v80,2
power__internal__total,0.003963703755289316
power__switching__total,0.004773189313709736
power__leakage__total,2.333336226456595E-7
power__total,0.008737127296626568
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5153703165656716
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5395782862130614
timing__hold__ws__corner:nom_tt_025C_1v80,0.31756298489685864
timing__setup__ws__corner:nom_tt_025C_1v80,65.63246487615073
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317563
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,68.031258
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1067
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1606
design__max_cap_violation__count__corner:nom_ss_100C_1v60,8
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7347027638669913
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7673848440564042
timing__hold__ws__corner:nom_ss_100C_1v60,0.8634211368040164
timing__setup__ws__corner:nom_ss_100C_1v60,36.881048592353736
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.863421
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,36.881050
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1606
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,2
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.43363044937721484
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.453287503695655
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11216961010853652
timing__setup__ws__corner:nom_ff_n40C_1v95,71.0679180064746
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112170
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,83.929314
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1438
design__max_fanout_violation__count,1606
design__max_cap_violation__count,13
clock__skew__worst_hold,-0.42213836399084775
clock__skew__worst_setup,0.43717011803558464
timing__hold__ws,0.11034096171295871
timing__setup__ws,34.97443500471123
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110341
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,34.974434
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 600.0 600.0
design__core__bbox,5.52 10.88 594.32 587.52
design__io,211
design__die__area,360000
design__core__area,339526
design__instance__count__stdcell,42785
design__instance__area__stdcell,270593
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.796974
design__instance__utilization__stdcell,0.796974
design__instance__count__class:buffer,46
design__instance__count__class:inverter,281
design__instance__count__class:sequential_cell,2422
design__instance__count__class:multi_input_combinational_cell,13794
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,17896
design__instance__count__class:tap_cell,4815
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,22589247
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,704679
design__violations,0
design__instance__count__class:timing_repair_buffer,4665
design__instance__count__class:clock_buffer,413
design__instance__count__class:clock_inverter,241
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2156
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
design__instance__count__class:antenna_cell,16108
antenna_diodes_count,19
route__net,21628
route__net__special,2
route__drc_errors__iter:1,18026
route__wirelength__iter:1,922339
route__drc_errors__iter:2,10714
route__wirelength__iter:2,914436
route__drc_errors__iter:3,9774
route__wirelength__iter:3,912827
route__drc_errors__iter:4,1338
route__wirelength__iter:4,910712
route__drc_errors__iter:5,223
route__wirelength__iter:5,910595
route__drc_errors__iter:6,94
route__wirelength__iter:6,910547
route__drc_errors__iter:7,53
route__wirelength__iter:7,910504
route__drc_errors__iter:8,29
route__wirelength__iter:8,910503
route__drc_errors__iter:9,29
route__wirelength__iter:9,910503
route__drc_errors__iter:10,14
route__wirelength__iter:10,910458
route__drc_errors__iter:11,0
route__wirelength__iter:11,910450
route__drc_errors,0
route__wirelength,910450
route__vias,205241
route__vias__singlecut,205241
route__vias__multicut,0
design__disconnected_pin__count,32
design__critical_disconnected_pin__count,0
route__wirelength__max,922.9
timing__unannotated_net__count__corner:nom_tt_025C_1v80,400
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,400
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,400
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,89
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1606
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5012497225830139
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5198944755189709
timing__hold__ws__corner:min_tt_025C_1v80,0.31328918124269267
timing__setup__ws__corner:min_tt_025C_1v80,65.82284770215469
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313289
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,69.207466
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,400
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,767
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1606
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7020939583992759
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7298328814540458
timing__hold__ws__corner:min_ss_100C_1v60,0.8563459073125841
timing__setup__ws__corner:min_ss_100C_1v60,38.93688326415349
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.856346
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,38.936882
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,400
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1606
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.42213836399084775
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.43717011803558464
timing__hold__ws__corner:min_ff_n40C_1v95,0.11034096171295871
timing__setup__ws__corner:min_ff_n40C_1v95,71.19595781107978
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110341
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,84.477188
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,400
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,199
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1606
design__max_cap_violation__count__corner:max_tt_025C_1v80,6
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5273170938046334
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5596757660178264
timing__hold__ws__corner:max_tt_025C_1v80,0.32064796170263365
timing__setup__ws__corner:max_tt_025C_1v80,65.45218596813504
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320648
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,66.964760
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,400
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1438
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1606
design__max_cap_violation__count__corner:max_ss_100C_1v60,13
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7557159556483652
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7992220445001825
timing__hold__ws__corner:max_ss_100C_1v60,0.8698781940978544
timing__setup__ws__corner:max_ss_100C_1v60,34.97443500471123
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.869878
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,34.974434
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,400
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,26
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1606
design__max_cap_violation__count__corner:max_ff_n40C_1v95,6
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.44230906300615763
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.46874727648406567
timing__hold__ws__corner:max_ff_n40C_1v95,0.11215684254339224
timing__setup__ws__corner:max_ff_n40C_1v95,70.94756627448777
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112157
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,83.406990
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,400
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,400
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79972
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.00028279
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000373558
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000545596
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000373558
design_powergrid__voltage__worst,0.000373558
design_powergrid__voltage__worst__net:vccd1,1.79972
design_powergrid__drop__worst,0.000373558
design_powergrid__drop__worst__net:vccd1,0.00028279
design_powergrid__voltage__worst__net:vssd1,0.000373558
design_powergrid__drop__worst__net:vssd1,0.000373558
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00005459999999999999901155456338841531760408543050289154052734375
ir__drop__worst,0.0002829999999999999941817374615737890053424052894115447998046875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
