--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-07-09, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91979 paths analyzed, 3670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.911ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X121Y73.A1     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_47
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.390ns logic, 3.286ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X121Y73.A1     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_46
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.390ns logic, 3.286ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X121Y73.A1     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_45
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.390ns logic, 3.286ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X121Y73.A1     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_44
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.390ns logic, 3.286ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_8 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_8 to ftop/ctop/inf/cp/timeServ_fracInc_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.AQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_8
    SLICE_X121Y73.A2     net (fanout=4)        0.719   ftop/ctop/inf/cp/timeServ_refFromRise<8>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_44
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (1.390ns logic, 3.280ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_8 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_8 to ftop/ctop/inf/cp/timeServ_fracInc_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.AQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_8
    SLICE_X121Y73.A2     net (fanout=4)        0.719   ftop/ctop/inf/cp/timeServ_refFromRise<8>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_47
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (1.390ns logic, 3.280ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_8 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_8 to ftop/ctop/inf/cp/timeServ_fracInc_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.AQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_8
    SLICE_X121Y73.A2     net (fanout=4)        0.719   ftop/ctop/inf/cp/timeServ_refFromRise<8>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_45
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (1.390ns logic, 3.280ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_8 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_8 to ftop/ctop/inf/cp/timeServ_fracInc_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.AQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_8
    SLICE_X121Y73.A2     net (fanout=4)        0.719   ftop/ctop/inf/cp/timeServ_refFromRise<8>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_46
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (1.390ns logic, 3.280ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.199ns (1.469 - 1.668)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_fracInc_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y70.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X121Y73.A3     net (fanout=4)        0.717   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_45
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.390ns logic, 3.278ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.199ns (1.469 - 1.668)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_fracInc_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y70.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X121Y73.A3     net (fanout=4)        0.717   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_47
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.390ns logic, 3.278ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.199ns (1.469 - 1.668)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_fracInc_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y70.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X121Y73.A3     net (fanout=4)        0.717   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_44
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.390ns logic, 3.278ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.199ns (1.469 - 1.668)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_fracInc_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y70.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X121Y73.A3     net (fanout=4)        0.717   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X121Y73.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_46
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.390ns logic, 3.278ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_11 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_11 to ftop/ctop/inf/cp/timeServ_fracInc_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_11
    SLICE_X121Y73.B3     net (fanout=4)        0.710   ftop/ctop/inf/cp/timeServ_refFromRise<11>
    SLICE_X121Y73.COUT   Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_47
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.385ns logic, 3.271ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_11 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_11 to ftop/ctop/inf/cp/timeServ_fracInc_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_11
    SLICE_X121Y73.B3     net (fanout=4)        0.710   ftop/ctop/inf/cp/timeServ_refFromRise<11>
    SLICE_X121Y73.COUT   Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_46
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.385ns logic, 3.271ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_11 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_11 to ftop/ctop/inf/cp/timeServ_fracInc_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_11
    SLICE_X121Y73.B3     net (fanout=4)        0.710   ftop/ctop/inf/cp/timeServ_refFromRise<11>
    SLICE_X121Y73.COUT   Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_45
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.385ns logic, 3.271ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_11 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_11 to ftop/ctop/inf/cp/timeServ_fracInc_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_11
    SLICE_X121Y73.B3     net (fanout=4)        0.710   ftop/ctop/inf/cp/timeServ_refFromRise<11>
    SLICE_X121Y73.COUT   Topcyb                0.404   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lut<1>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_44
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.385ns logic, 3.271ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X121Y73.A1     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X121Y73.COUT   Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_44
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.362ns logic, 3.286ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X121Y73.A1     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X121Y73.COUT   Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_47
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.362ns logic, 3.286ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X121Y73.A1     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X121Y73.COUT   Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_45
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.362ns logic, 3.286ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.200ns (1.469 - 1.669)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_10 to ftop/ctop/inf/cp/timeServ_fracInc_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y71.CQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    SLICE_X121Y73.A1     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<10>
    SLICE_X121Y73.COUT   Topcya                0.381   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<3>
    SLICE_X121Y74.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A2     net (fanout=4)        0.734   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5850_cy<4>
    SLICE_X118Y72.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X118Y86.CE     net (fanout=13)       1.827   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X118Y86.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_fracInc<47>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_46
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.362ns logic, 3.286ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_20 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.487 - 0.451)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_20 to ftop/ctop/inf/cp/timeServ_refFreeSamp_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y66.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_20
    SLICE_X111Y67.AX     net (fanout=4)        0.105   ftop/ctop/inf/cp/timeServ_refFreeCount<20>
    SLICE_X111Y67.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_20
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.485 - 0.450)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_16
    SLICE_X111Y66.AX     net (fanout=4)        0.105   ftop/ctop/inf/cp/timeServ_refFreeCount<16>
    SLICE_X111Y66.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_16
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_4 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_4 to ftop/ctop/inf/cp/timeServ_refFreeSamp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y62.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_4
    SLICE_X111Y63.AX     net (fanout=4)        0.105   ftop/ctop/inf/cp/timeServ_refFreeCount<4>
    SLICE_X111Y63.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_4
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_8 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.483 - 0.449)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_8 to ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y63.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_8
    SLICE_X111Y64.AX     net (fanout=4)        0.105   ftop/ctop/inf/cp/timeServ_refFreeCount<8>
    SLICE_X111Y64.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_mem_rst_p/reset_hold_3 (FF)
  Destination:          ftop/dram0/memc_mem_rst_p/reset_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_mem_rst_p/reset_hold_3 to ftop/dram0/memc_mem_rst_p/reset_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y93.DQ      Tcko                  0.098   ftop/dram0/memc_mem_rst_p/reset_hold<3>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_3
    SLICE_X42Y93.AX      net (fanout=1)        0.094   ftop/dram0/memc_mem_rst_p/reset_hold<3>
    SLICE_X42Y93.CLK     Tckdi       (-Th)     0.089   ftop/dram0/memc_mem_rst_p/reset_hold<7>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.484 - 0.450)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_12 to ftop/ctop/inf/cp/timeServ_refFreeSamp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y64.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_12
    SLICE_X111Y65.AX     net (fanout=4)        0.105   ftop/ctop/inf/cp/timeServ_refFreeCount<12>
    SLICE_X111Y65.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_12
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_8 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.062 - 0.050)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_8 to ftop/ctop/inf/itc0/now/sDataSyncIn_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y108.AQ    Tcko                  0.098   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_8
    SLICE_X116Y109.AX    net (fanout=2)        0.098   ftop/ctop/cpNow<8>
    SLICE_X116Y109.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/itc0/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_8
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.487 - 0.451)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_22 to ftop/ctop/inf/cp/timeServ_refFreeSamp_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y66.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_22
    SLICE_X111Y67.CX     net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<22>
    SLICE_X111Y67.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_22
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_11 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.062 - 0.050)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_11 to ftop/ctop/inf/itc0/now/sDataSyncIn_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y108.DQ    Tcko                  0.098   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_11
    SLICE_X116Y109.DX    net (fanout=2)        0.098   ftop/ctop/cpNow<11>
    SLICE_X116Y109.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/itc0/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_11
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_18 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.485 - 0.450)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_18 to ftop/ctop/inf/cp/timeServ_refFreeSamp_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y65.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_18
    SLICE_X111Y66.CX     net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<18>
    SLICE_X111Y66.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_18
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_6 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_6 to ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y62.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_6
    SLICE_X111Y63.CX     net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<6>
    SLICE_X111Y63.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<7>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_6
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_10 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.062 - 0.050)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_10 to ftop/ctop/inf/itc0/now/sDataSyncIn_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y108.CQ    Tcko                  0.098   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_10
    SLICE_X116Y109.CX    net (fanout=2)        0.100   ftop/ctop/cpNow<10>
    SLICE_X116Y109.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/itc0/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_10
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_9 (FF)
  Destination:          ftop/ctop/inf/itc0/now/sDataSyncIn_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.062 - 0.050)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_9 to ftop/ctop/inf/itc0/now/sDataSyncIn_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y108.BQ    Tcko                  0.098   ftop/ctop/cpNow<11>
                                                       ftop/ctop/inf/cp/timeServ_now_9
    SLICE_X116Y109.BX    net (fanout=2)        0.100   ftop/ctop/cpNow<9>
    SLICE_X116Y109.CLK   Tckdi       (-Th)     0.089   ftop/ctop/inf/itc0/now/sDataSyncIn<11>
                                                       ftop/ctop/inf/itc0/now/sDataSyncIn_9
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.484 - 0.450)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_14 to ftop/ctop/inf/cp/timeServ_refFreeSamp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y64.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_14
    SLICE_X111Y65.CX     net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<14>
    SLICE_X111Y65.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_14
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.483 - 0.449)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y63.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_10
    SLICE_X111Y64.CX     net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<10>
    SLICE_X111Y64.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_10
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.480 - 0.446)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y61.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_2
    SLICE_X111Y62.CX     net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<2>
    SLICE_X111Y62.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_xo2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.480 - 0.446)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_xo2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y61.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X111Y62.AX     net (fanout=5)        0.110   ftop/ctop/inf/cp/timeServ_xo2
    SLICE_X111Y62.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_0
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_49 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSec_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.216ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.773 - 0.663)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_49 to ftop/ctop/inf/cp/timeServ_delSec_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y84.BQ     Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<49>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_49
    SLICE_X113Y79.BX     net (fanout=6)        0.177   ftop/ctop/inf/cp/timeServ_fracSeconds<49>
    SLICE_X113Y79.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_delSec<1>
                                                       ftop/ctop/inf/cp/timeServ_delSec_1
    -------------------------------------------------  ---------------------------
    Total                                      0.216ns (0.039ns logic, 0.177ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_48 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSec_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.216ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.773 - 0.663)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_48 to ftop/ctop/inf/cp/timeServ_delSec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y84.AQ     Tcko                  0.115   ftop/ctop/inf/cp/timeServ_fracSeconds<49>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_48
    SLICE_X113Y79.AX     net (fanout=7)        0.177   ftop/ctop/inf/cp/timeServ_fracSeconds<48>
    SLICE_X113Y79.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_delSec<1>
                                                       ftop/ctop/inf/cp/timeServ_delSec_0
    -------------------------------------------------  ---------------------------
    Total                                      0.216ns (0.039ns logic, 0.177ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y42.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    SLICE_X97Y42.A5      net (fanout=3)        0.066   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    SLICE_X97Y42.CLK     Tah         (-Th)     0.055   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg_INV_427_o1_INV_0
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sync/sToggleReg
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<7>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_4/SR
  Location pin: SLICE_X42Y93.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<7>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_5/SR
  Location pin: SLICE_X42Y93.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<7>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_6/SR
  Location pin: SLICE_X42Y93.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<7>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_7/SR
  Location pin: SLICE_X42Y93.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_0/SR
  Location pin: SLICE_X43Y93.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_1/SR
  Location pin: SLICE_X43Y93.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_2/SR
  Location pin: SLICE_X43Y93.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_mem_rst_p/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_mem_rst_p/reset_hold_3/SR
  Location pin: SLICE_X43Y93.SR
  Clock network: ftop/ctop$RST_N_wci_m_4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5715541 paths analyzed, 134391 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   7.994ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/pos_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (2.458 - 2.599)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/pos_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y100.DQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.A6    net (fanout=7)        0.375   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X154Y134.A5    net (fanout=41)       2.250   ftop/ctop$EN_server_request_put
    SLICE_X154Y134.A     Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv11
    SLICE_X155Y133.CE    net (fanout=2)        0.251   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
    SLICE_X155Y133.CLK   Tceck                 0.318   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<2>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/pos_2
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (0.791ns logic, 2.876ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/pos_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (2.458 - 2.599)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/pos_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y100.DQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.A6    net (fanout=7)        0.375   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X154Y134.A5    net (fanout=41)       2.250   ftop/ctop$EN_server_request_put
    SLICE_X154Y134.A     Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv11
    SLICE_X155Y133.CE    net (fanout=2)        0.251   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
    SLICE_X155Y133.CLK   Tceck                 0.318   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<2>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/pos_1
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (0.791ns logic, 2.876ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/pos_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (2.458 - 2.599)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/pos_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y100.DQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.A6    net (fanout=7)        0.375   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X154Y134.A5    net (fanout=41)       2.250   ftop/ctop$EN_server_request_put
    SLICE_X154Y134.A     Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv11
    SLICE_X155Y133.CE    net (fanout=2)        0.251   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
    SLICE_X155Y133.CLK   Tceck                 0.318   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<2>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/pos_0
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (0.791ns logic, 2.876ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/pos_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (2.458 - 2.599)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/pos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y100.DQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.A6    net (fanout=7)        0.375   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X154Y134.A5    net (fanout=41)       2.250   ftop/ctop$EN_server_request_put
    SLICE_X154Y134.A     Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv11
    SLICE_X154Y133.CE    net (fanout=2)        0.251   ftop/ctop/inf/noc_sm0/pktFork/fi/_n0087_inv
    SLICE_X154Y133.CLK   Tceck                 0.318   ftop/ctop/inf/noc_sm0/pktFork/fi/pos<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/pos_3
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (0.791ns logic, 2.876ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 (FF)
  Destination:          ftop/ctop/inf/dp0/bml_fabBuf_modulus_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.632 - 1.602)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 to ftop/ctop/inf/dp0/bml_fabBuf_modulus_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y105.AQ     Tcko                  0.337   ftop/ctop/inf/cp$RST_N_wci_Vm_13
                                                       ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16
    SLICE_X65Y142.D5     net (fanout=86)       2.079   ftop/ctop/inf/cp$RST_N_wci_Vm_13
    SLICE_X65Y142.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<143>
                                                       ftop/ctop/inf/dp0/RST_N_inv1_INV_0
    SLICE_X100Y78.SR     net (fanout=352)      5.016   ftop/ctop/inf/dp0/RST_N_inv
    SLICE_X100Y78.CLK    Tsrck                 0.455   ftop/ctop/inf/dp0/bml_fabBuf_modulus<3>
                                                       ftop/ctop/inf/dp0/bml_fabBuf_modulus_0
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (0.860ns logic, 7.095ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 (FF)
  Destination:          ftop/ctop/inf/dp0/bml_fabBuf_modulus_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.632 - 1.602)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 to ftop/ctop/inf/dp0/bml_fabBuf_modulus_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y105.AQ     Tcko                  0.337   ftop/ctop/inf/cp$RST_N_wci_Vm_13
                                                       ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16
    SLICE_X65Y142.D5     net (fanout=86)       2.079   ftop/ctop/inf/cp$RST_N_wci_Vm_13
    SLICE_X65Y142.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<143>
                                                       ftop/ctop/inf/dp0/RST_N_inv1_INV_0
    SLICE_X100Y78.SR     net (fanout=352)      5.016   ftop/ctop/inf/dp0/RST_N_inv
    SLICE_X100Y78.CLK    Tsrck                 0.455   ftop/ctop/inf/dp0/bml_fabBuf_modulus<3>
                                                       ftop/ctop/inf/dp0/bml_fabBuf_modulus_3
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (0.860ns logic, 7.095ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 (FF)
  Destination:          ftop/ctop/inf/dp0/bml_fabBuf_modulus_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.632 - 1.602)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 to ftop/ctop/inf/dp0/bml_fabBuf_modulus_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y105.AQ     Tcko                  0.337   ftop/ctop/inf/cp$RST_N_wci_Vm_13
                                                       ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16
    SLICE_X65Y142.D5     net (fanout=86)       2.079   ftop/ctop/inf/cp$RST_N_wci_Vm_13
    SLICE_X65Y142.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<143>
                                                       ftop/ctop/inf/dp0/RST_N_inv1_INV_0
    SLICE_X100Y78.SR     net (fanout=352)      5.016   ftop/ctop/inf/dp0/RST_N_inv
    SLICE_X100Y78.CLK    Tsrck                 0.455   ftop/ctop/inf/dp0/bml_fabBuf_modulus<3>
                                                       ftop/ctop/inf/dp0/bml_fabBuf_modulus_1
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (0.860ns logic, 7.095ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 (FF)
  Destination:          ftop/ctop/inf/dp0/bml_fabBuf_modulus_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.632 - 1.602)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 to ftop/ctop/inf/dp0/bml_fabBuf_modulus_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y105.AQ     Tcko                  0.337   ftop/ctop/inf/cp$RST_N_wci_Vm_13
                                                       ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16
    SLICE_X65Y142.D5     net (fanout=86)       2.079   ftop/ctop/inf/cp$RST_N_wci_Vm_13
    SLICE_X65Y142.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<143>
                                                       ftop/ctop/inf/dp0/RST_N_inv1_INV_0
    SLICE_X100Y78.SR     net (fanout=352)      5.016   ftop/ctop/inf/dp0/RST_N_inv
    SLICE_X100Y78.CLK    Tsrck                 0.455   ftop/ctop/inf/dp0/bml_fabBuf_modulus<3>
                                                       ftop/ctop/inf/dp0/bml_fabBuf_modulus_2
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (0.860ns logic, 7.095ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_18 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_4_q_0_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 5)
  Clock Path Skew:      -0.210ns (1.535 - 1.745)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_18 to ftop/ctop/inf/cp/wci_reqF_4_q_0_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y63.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<56>
                                                       ftop/ctop/inf/cp/cpReq_18
    SLICE_X77Y62.D3      net (fanout=21)       0.461   ftop/ctop/inf/cp/cpReq<18>
    SLICE_X77Y62.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<43>
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_912_o<19>21
    SLICE_X72Y64.B6      net (fanout=2)        0.388   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_912_o<19>2
    SLICE_X72Y64.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_95
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_912_o<19>2
    SLICE_X67Y67.D6      net (fanout=10)       0.438   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_912_o
    SLICE_X67Y67.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X69Y73.A6      net (fanout=34)       0.766   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X69Y73.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_reqF_4_q_0<69>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X68Y151.B1     net (fanout=37)       5.022   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X68Y151.CLK    Tas                   0.028   ftop/ctop/inf$wci_m_4_MData<19>
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$D_IN<17>1
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0_17
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (0.637ns logic, 7.075ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 (FF)
  Destination:          ftop/ctop/inf/dp0/bml_fabBuf_modulus_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.523 - 1.602)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 to ftop/ctop/inf/dp0/bml_fabBuf_modulus_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y105.AQ     Tcko                  0.337   ftop/ctop/inf/cp$RST_N_wci_Vm_13
                                                       ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16
    SLICE_X65Y142.D5     net (fanout=86)       2.079   ftop/ctop/inf/cp$RST_N_wci_Vm_13
    SLICE_X65Y142.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<143>
                                                       ftop/ctop/inf/dp0/RST_N_inv1_INV_0
    SLICE_X100Y80.SR     net (fanout=352)      4.890   ftop/ctop/inf/dp0/RST_N_inv
    SLICE_X100Y80.CLK    Tsrck                 0.455   ftop/ctop/inf/dp0/bml_fabBuf_modulus<11>
                                                       ftop/ctop/inf/dp0/bml_fabBuf_modulus_10
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (0.860ns logic, 6.969ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 (FF)
  Destination:          ftop/ctop/inf/dp0/bml_fabBuf_modulus_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.523 - 1.602)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 to ftop/ctop/inf/dp0/bml_fabBuf_modulus_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y105.AQ     Tcko                  0.337   ftop/ctop/inf/cp$RST_N_wci_Vm_13
                                                       ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16
    SLICE_X65Y142.D5     net (fanout=86)       2.079   ftop/ctop/inf/cp$RST_N_wci_Vm_13
    SLICE_X65Y142.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<143>
                                                       ftop/ctop/inf/dp0/RST_N_inv1_INV_0
    SLICE_X100Y80.SR     net (fanout=352)      4.890   ftop/ctop/inf/dp0/RST_N_inv
    SLICE_X100Y80.CLK    Tsrck                 0.455   ftop/ctop/inf/dp0/bml_fabBuf_modulus<11>
                                                       ftop/ctop/inf/dp0/bml_fabBuf_modulus_9
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (0.860ns logic, 6.969ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 (FF)
  Destination:          ftop/ctop/inf/dp0/bml_fabBuf_modulus_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.523 - 1.602)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 to ftop/ctop/inf/dp0/bml_fabBuf_modulus_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y105.AQ     Tcko                  0.337   ftop/ctop/inf/cp$RST_N_wci_Vm_13
                                                       ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16
    SLICE_X65Y142.D5     net (fanout=86)       2.079   ftop/ctop/inf/cp$RST_N_wci_Vm_13
    SLICE_X65Y142.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<143>
                                                       ftop/ctop/inf/dp0/RST_N_inv1_INV_0
    SLICE_X100Y80.SR     net (fanout=352)      4.890   ftop/ctop/inf/dp0/RST_N_inv
    SLICE_X100Y80.CLK    Tsrck                 0.455   ftop/ctop/inf/dp0/bml_fabBuf_modulus<11>
                                                       ftop/ctop/inf/dp0/bml_fabBuf_modulus_8
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (0.860ns logic, 6.969ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 (FF)
  Destination:          ftop/ctop/inf/dp0/bml_fabBuf_modulus_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (1.523 - 1.602)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16 to ftop/ctop/inf/dp0/bml_fabBuf_modulus_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y105.AQ     Tcko                  0.337   ftop/ctop/inf/cp$RST_N_wci_Vm_13
                                                       ftop/ctop/inf/cp/wci_mReset_13/rstSync/reset_hold_16
    SLICE_X65Y142.D5     net (fanout=86)       2.079   ftop/ctop/inf/cp$RST_N_wci_Vm_13
    SLICE_X65Y142.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<143>
                                                       ftop/ctop/inf/dp0/RST_N_inv1_INV_0
    SLICE_X100Y80.SR     net (fanout=352)      4.890   ftop/ctop/inf/dp0/RST_N_inv
    SLICE_X100Y80.CLK    Tsrck                 0.455   ftop/ctop/inf/dp0/bml_fabBuf_modulus<11>
                                                       ftop/ctop/inf/dp0/bml_fabBuf_modulus_11
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (0.860ns logic, 6.969ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_91 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (2.456 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_91
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y83.AQ     Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A6     net (fanout=8)        0.938   ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A      Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X153Y68.A6     net (fanout=44)       0.436   ftop/ctop$EN_server_response_get
    SLICE_X153Y68.A      Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X146Y82.CE     net (fanout=37)       1.488   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X146Y82.CLK    Tceck                 0.284   ftop/ctop$server_response_get<91>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_91
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.757ns logic, 2.862ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_90 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (2.456 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y83.AQ     Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A6     net (fanout=8)        0.938   ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A      Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X153Y68.A6     net (fanout=44)       0.436   ftop/ctop$EN_server_response_get
    SLICE_X153Y68.A      Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X146Y82.CE     net (fanout=37)       1.488   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X146Y82.CLK    Tceck                 0.284   ftop/ctop$server_response_get<91>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_90
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.757ns logic, 2.862ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_89 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (2.456 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y83.AQ     Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A6     net (fanout=8)        0.938   ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A      Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X153Y68.A6     net (fanout=44)       0.436   ftop/ctop$EN_server_response_get
    SLICE_X153Y68.A      Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X146Y82.CE     net (fanout=37)       1.488   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X146Y82.CLK    Tceck                 0.284   ftop/ctop$server_response_get<91>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_89
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.757ns logic, 2.862ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_88 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (2.456 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y83.AQ     Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A6     net (fanout=8)        0.938   ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A      Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X153Y68.A6     net (fanout=44)       0.436   ftop/ctop$EN_server_response_get
    SLICE_X153Y68.A      Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X146Y82.CE     net (fanout=37)       1.488   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X146Y82.CLK    Tceck                 0.284   ftop/ctop$server_response_get<91>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_88
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.757ns logic, 2.862ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_56 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_4_q_0_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.230ns (1.515 - 1.745)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_56 to ftop/ctop/inf/cp/wci_reqF_4_q_0_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y63.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<56>
                                                       ftop/ctop/inf/cp/cpReq_56
    SLICE_X63Y149.A4     net (fanout=18)       7.254   ftop/ctop/inf/cp/cpReq<56>
    SLICE_X63Y149.CLK    Tas                   0.073   ftop/ctop/inf$wci_m_4_MData<31>
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$D_IN<28>1
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0_28
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (0.410ns logic, 7.254ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_140 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (2.456 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y83.AQ     Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A6     net (fanout=8)        0.938   ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A      Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X153Y68.A6     net (fanout=44)       0.436   ftop/ctop$EN_server_response_get
    SLICE_X153Y68.A      Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X146Y81.CE     net (fanout=37)       1.480   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X146Y81.CLK    Tceck                 0.284   ftop/ctop$server_response_get<143>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_140
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (0.757ns logic, 2.854ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_141 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (2.456 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y83.AQ     Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A6     net (fanout=8)        0.938   ftop/pciw_i2pAF_head_wrapped
    SLICE_X153Y74.A      Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X153Y68.A6     net (fanout=44)       0.436   ftop/ctop$EN_server_response_get
    SLICE_X153Y68.A      Tilo                  0.068   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X146Y81.CE     net (fanout=37)       1.480   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X146Y81.CLK    Tceck                 0.284   ftop/ctop$server_response_get<143>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_141
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (0.757ns logic, 2.854ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/pciw_p2iAF_head_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.160 - 1.083)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/pciw_p2iAF_head_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y100.DQ    Tcko                  0.098   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.A6    net (fanout=7)        0.161   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X156Y102.CLK   Tah         (-Th)     0.055   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
                                                       ftop/pciw_p2iAF_head_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.204ns (0.043ns logic, 0.161ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_39 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_39_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (1.162 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_39 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_39_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y106.DQ    Tcko                  0.098   ftop/pciw_p2iS<39>
                                                       ftop/pciw_p2iS_39
    SLICE_X158Y103.DX    net (fanout=1)        0.201   ftop/pciw_p2iS<39>
    SLICE_X158Y103.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<39>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_39_0
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.060ns logic, 0.201ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_54 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_54_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.172 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_54 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_54_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y110.CQ    Tcko                  0.098   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_54
    SLICE_X152Y116.CX    net (fanout=1)        0.205   ftop/pciw_p2iS<54>
    SLICE_X152Y116.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<55>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_54_0
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.068ns logic, 0.205ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_127 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_127_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.170 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_127 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_127_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y111.DQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_127
    SLICE_X148Y115.DX    net (fanout=1)        0.214   ftop/pciw_p2iS<127>
    SLICE_X148Y115.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_127_0
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.060ns logic, 0.214ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_82 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_82_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.169 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_82 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_82_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y110.CQ    Tcko                  0.098   ftop/pciw_p2iS<83>
                                                       ftop/pciw_p2iS_82
    SLICE_X152Y110.CX    net (fanout=1)        0.208   ftop/pciw_p2iS<82>
    SLICE_X152Y110.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<83>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_82_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.068ns logic, 0.208ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_88 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_88_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.171 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_88 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_88_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y117.AQ    Tcko                  0.115   ftop/pciw_p2iS<91>
                                                       ftop/pciw_p2iS_88
    SLICE_X148Y121.AX    net (fanout=1)        0.201   ftop/pciw_p2iS<88>
    SLICE_X148Y121.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<91>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_88_0
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.079ns logic, 0.201ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_125 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_125_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.170 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_125 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_125_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y111.BQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_125
    SLICE_X148Y115.BX    net (fanout=1)        0.211   ftop/pciw_p2iS<125>
    SLICE_X148Y115.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_125_0
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.071ns logic, 0.211ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_36 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_36_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (1.162 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_36 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_36_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y106.AQ    Tcko                  0.098   ftop/pciw_p2iS<39>
                                                       ftop/pciw_p2iS_36
    SLICE_X158Y103.AX    net (fanout=1)        0.218   ftop/pciw_p2iS<36>
    SLICE_X158Y103.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<39>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_36_0
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.062ns logic, 0.218ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_120 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_120_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.171 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_120 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_120_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y114.AQ    Tcko                  0.098   ftop/pciw_p2iS<123>
                                                       ftop/pciw_p2iS_120
    SLICE_X148Y120.AX    net (fanout=1)        0.223   ftop/pciw_p2iS<120>
    SLICE_X148Y120.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<123>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_120_0
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.062ns logic, 0.223ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_89 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_89_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.171 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_89 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_89_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y117.BQ    Tcko                  0.115   ftop/pciw_p2iS<91>
                                                       ftop/pciw_p2iS_89
    SLICE_X148Y121.BX    net (fanout=1)        0.198   ftop/pciw_p2iS<89>
    SLICE_X148Y121.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<91>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_89_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.088ns logic, 0.198ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_90 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_90_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.171 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_90 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_90_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y117.CQ    Tcko                  0.115   ftop/pciw_p2iS<91>
                                                       ftop/pciw_p2iS_90
    SLICE_X148Y121.CX    net (fanout=1)        0.201   ftop/pciw_p2iS<90>
    SLICE_X148Y121.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<91>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_90_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.085ns logic, 0.201ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_8 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.144 - 1.078)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_8 to ftop/pciw_pciDevice/dD_OUT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y134.AMUX  Tshcko                0.130   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_8
    SLICE_X133Y133.AX    net (fanout=1)        0.225   ftop/pciw_pciDevice/sDataSyncIn<8>
    SLICE_X133Y133.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<11>
                                                       ftop/pciw_pciDevice/dD_OUT_8
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.054ns logic, 0.225ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_122 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_122_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.171 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_122 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_122_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y114.CQ    Tcko                  0.098   ftop/pciw_p2iS<123>
                                                       ftop/pciw_p2iS_122
    SLICE_X148Y120.CX    net (fanout=1)        0.222   ftop/pciw_p2iS<122>
    SLICE_X148Y120.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<123>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_122_0
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.068ns logic, 0.222ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_9 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.144 - 1.078)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_9 to ftop/pciw_pciDevice/dD_OUT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y134.BMUX  Tshcko                0.129   ftop/pciw_pciDevice/sDataSyncIn<7>
                                                       ftop/pciw_pciDevice/sDataSyncIn_9
    SLICE_X133Y133.BX    net (fanout=1)        0.230   ftop/pciw_pciDevice/sDataSyncIn<9>
    SLICE_X133Y133.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<11>
                                                       ftop/pciw_pciDevice/dD_OUT_9
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.053ns logic, 0.230ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_115 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_115_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.166 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_115 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_115_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y113.DQ    Tcko                  0.098   ftop/pciw_p2iS<115>
                                                       ftop/pciw_p2iS_115
    SLICE_X146Y114.DX    net (fanout=1)        0.228   ftop/pciw_p2iS<115>
    SLICE_X146Y114.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<115>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_115_0
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.060ns logic, 0.228ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_72 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_72_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.159 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_72 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_72_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y108.AQ    Tcko                  0.098   ftop/pciw_p2iS<75>
                                                       ftop/pciw_p2iS_72
    SLICE_X152Y102.AX    net (fanout=1)        0.226   ftop/pciw_p2iS<72>
    SLICE_X152Y102.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<75>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_72_0
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.062ns logic, 0.226ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_51 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_51_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.166 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_51 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_51_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y115.DQ    Tcko                  0.098   ftop/pciw_p2iS<51>
                                                       ftop/pciw_p2iS_51
    SLICE_X146Y115.DX    net (fanout=1)        0.236   ftop/pciw_p2iS<51>
    SLICE_X146Y115.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<51>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_51_0
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.060ns logic, 0.236ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_113 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_113_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.166 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_113 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_113_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y113.BQ    Tcko                  0.098   ftop/pciw_p2iS<115>
                                                       ftop/pciw_p2iS_113
    SLICE_X146Y114.BX    net (fanout=1)        0.225   ftop/pciw_p2iS<113>
    SLICE_X146Y114.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<115>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_113_0
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.071ns logic, 0.225ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_lclCredit_7 (FF)
  Destination:          ftop/ctop/inf/dp1/bml_lclCredit_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.783 - 0.676)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_lclCredit_7 to ftop/ctop/inf/dp1/bml_lclCredit_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y199.DQ    Tcko                  0.115   ftop/ctop/inf/dp1/bml_lclCredit<7>
                                                       ftop/ctop/inf/dp1/bml_lclCredit_7
    SLICE_X106Y199.DX    net (fanout=3)        0.058   ftop/ctop/inf/dp1/bml_lclCredit<7>
    SLICE_X106Y199.COUT  Tdxcy                 0.060   ftop/ctop/inf/dp1/bml_lclCredit<7>
                                                       ftop/ctop/inf/dp1/Mcount_bml_lclCredit_cy<7>
    SLICE_X106Y200.CIN   net (fanout=1)        0.000   ftop/ctop/inf/dp1/Mcount_bml_lclCredit_cy<7>
    SLICE_X106Y200.CLK   Tckcin      (-Th)     0.089   ftop/ctop/inf/dp1/bml_lclCredit<11>
                                                       ftop/ctop/inf/dp1/Mcount_bml_lclCredit_cy<11>
                                                       ftop/ctop/inf/dp1/bml_lclCredit_8
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.086ns logic, 0.058ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_55 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_55_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.172 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_55 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_55_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y110.DQ    Tcko                  0.098   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_55
    SLICE_X152Y116.DX    net (fanout=1)        0.244   ftop/pciw_p2iS<55>
    SLICE_X152Y116.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<55>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_55_0
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.060ns logic, 0.244ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20750 paths analyzed, 6001 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3COMPLIANCE Tpcicko_MGT3          0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                              ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXCHARDISPMODE0 net (fanout=1)        3.140   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3COMPLIANCE
    GTXE1_X0Y12.TXUSRCLK2       Tgtxcck_CHARDISPM     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                              ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    --------------------------------------------------------  ---------------------------
    Total                                             4.028ns (0.888ns logic, 3.140ns route)
                                                              (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA12 Tpcicko_MGT3          0.511   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA12    net (fanout=1)        3.192   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<12>
    GTXE1_X0Y12.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         4.027ns (0.835ns logic, 3.192ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr8_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr8_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X159Y85.A5     net (fanout=96)       0.794   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X159Y85.A      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_62
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X158Y88.CE     net (fanout=13)       0.540   ftop/pciw_fI2P/BUS_0003
    SLICE_X158Y88.CLK    Tceck                 0.408   ftop/pciw_fI2P/_n0116<47>
                                                       ftop/pciw_fI2P/Mram_arr8_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.108ns logic, 2.636ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr8_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr8_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X159Y85.A5     net (fanout=96)       0.794   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X159Y85.A      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_62
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X158Y88.CE     net (fanout=13)       0.540   ftop/pciw_fI2P/BUS_0003
    SLICE_X158Y88.CLK    Tceck                 0.408   ftop/pciw_fI2P/_n0116<47>
                                                       ftop/pciw_fI2P/Mram_arr8_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.108ns logic, 2.636ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr8_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr8_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X159Y85.A5     net (fanout=96)       0.794   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X159Y85.A      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_62
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X158Y88.CE     net (fanout=13)       0.540   ftop/pciw_fI2P/BUS_0003
    SLICE_X158Y88.CLK    Tceck                 0.408   ftop/pciw_fI2P/_n0116<47>
                                                       ftop/pciw_fI2P/Mram_arr8_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.108ns logic, 2.636ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr8_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr8_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X159Y85.A5     net (fanout=96)       0.794   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X159Y85.A      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_62
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X158Y88.CE     net (fanout=13)       0.540   ftop/pciw_fI2P/BUS_0003
    SLICE_X158Y88.CLK    Tceck                 0.408   ftop/pciw_fI2P/_n0116<47>
                                                       ftop/pciw_fI2P/Mram_arr8_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.108ns logic, 2.636ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr8_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr8_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X159Y85.A5     net (fanout=96)       0.794   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X159Y85.A      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_62
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X158Y88.CE     net (fanout=13)       0.540   ftop/pciw_fI2P/BUS_0003
    SLICE_X158Y88.CLK    Tceck                 0.408   ftop/pciw_fI2P/_n0116<47>
                                                       ftop/pciw_fI2P/Mram_arr8_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.108ns logic, 2.636ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr8_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr8_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X159Y85.A5     net (fanout=96)       0.794   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X159Y85.A      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_62
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X158Y88.CE     net (fanout=13)       0.540   ftop/pciw_fI2P/BUS_0003
    SLICE_X158Y88.CLK    Tceck                 0.408   ftop/pciw_fI2P/_n0116<47>
                                                       ftop/pciw_fI2P/Mram_arr8_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.108ns logic, 2.636ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr8_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr8_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X159Y85.A5     net (fanout=96)       0.794   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X159Y85.A      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_62
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X158Y88.CE     net (fanout=13)       0.540   ftop/pciw_fI2P/BUS_0003
    SLICE_X158Y88.CLK    Tceck                 0.408   ftop/pciw_fI2P/_n0116<47>
                                                       ftop/pciw_fI2P/Mram_arr8_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.108ns logic, 2.636ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr8_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.497 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr8_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X159Y85.A5     net (fanout=96)       0.794   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X159Y85.A      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_62
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X158Y88.CE     net (fanout=13)       0.540   ftop/pciw_fI2P/BUS_0003
    SLICE_X158Y88.CLK    Tceck                 0.408   ftop/pciw_fI2P/_n0116<47>
                                                       ftop/pciw_fI2P/Mram_arr8_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.108ns logic, 2.636ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.608 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X160Y87.B3     net (fanout=96)       0.845   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X160Y87.B      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_64
                                                       ftop/pciw_fI2P/_n0152_inv_REPLICA_64
    SLICE_X158Y78.CE     net (fanout=1)        0.722   ftop/pciw_fI2P/_n0152_inv_REPLICA_64
    SLICE_X158Y78.CLK    Tceck                 0.284   ftop/pciw_fI2P$D_OUT<9>
                                                       ftop/pciw_fI2P/D_OUT_8
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (0.984ns logic, 2.869ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.014ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2CHARISK1 Tpcicko_MGT2          0.472   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXCHARISK1    net (fanout=1)        3.218   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2CHARISK<1>
    GTXE1_X0Y13.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.014ns (0.796ns logic, 3.218ns route)
                                                            (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/D_OUT_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.608 - 1.634)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/D_OUT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X159Y96.A6     net (fanout=69)       1.302   ftop/pciw_pci0_pcie_ep$trn_tdst_rdy_n
    SLICE_X159Y96.A      Tilo                  0.068   ftop/pciw_fI2P/_n0180_inv
                                                       ftop/pciw_pci0_pwTrnTx$whas1
    SLICE_X160Y87.B3     net (fanout=96)       0.845   ftop/pciw_pci0_pwTrnTx$whas
    SLICE_X160Y87.B      Tilo                  0.068   ftop/pciw_fI2P/_n0152_inv_REPLICA_64
                                                       ftop/pciw_fI2P/_n0152_inv_REPLICA_64
    SLICE_X158Y78.CE     net (fanout=1)        0.722   ftop/pciw_fI2P/_n0152_inv_REPLICA_64
    SLICE_X158Y78.CLK    Tceck                 0.284   ftop/pciw_fI2P$D_OUT<9>
                                                       ftop/pciw_fI2P/D_OUT_9
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (0.984ns logic, 2.869ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA0 Tpcicko_MGT3          0.539   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA0    net (fanout=1)        3.158   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<0>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        4.021ns (0.863ns logic, 3.158ns route)
                                                         (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.019ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA6 Tpcicko_MGT3          0.509   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA6    net (fanout=1)        3.186   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<6>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        4.019ns (0.833ns logic, 3.186ns route)
                                                         (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_head_wrapped (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr142/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (2.449 - 2.603)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_head_wrapped to ftop/pciw_fP2I/Mram_arr142/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y102.AQ    Tcko                  0.337   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B6    net (fanout=6)        0.820   ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X156Y101.A6    net (fanout=142)      0.146   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X156Y101.A     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X154Y105.A2    net (fanout=94)       0.896   ftop/pciw_fP2I$DEQ
    SLICE_X154Y105.A     Tilo                  0.068   ftop/pciw_fP2I/BUS_0003
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y100.CE    net (fanout=13)       0.783   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y100.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr142/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.949ns logic, 2.645ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_head_wrapped (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr141/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (2.449 - 2.603)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_head_wrapped to ftop/pciw_fP2I/Mram_arr141/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y102.AQ    Tcko                  0.337   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B6    net (fanout=6)        0.820   ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X156Y101.A6    net (fanout=142)      0.146   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X156Y101.A     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X154Y105.A2    net (fanout=94)       0.896   ftop/pciw_fP2I$DEQ
    SLICE_X154Y105.A     Tilo                  0.068   ftop/pciw_fP2I/BUS_0003
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y100.CE    net (fanout=13)       0.783   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y100.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr141/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.949ns logic, 2.645ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_head_wrapped (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr143/SP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (2.449 - 2.603)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_head_wrapped to ftop/pciw_fP2I/Mram_arr143/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y102.AQ    Tcko                  0.337   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B6    net (fanout=6)        0.820   ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X156Y101.A6    net (fanout=142)      0.146   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X156Y101.A     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X154Y105.A2    net (fanout=94)       0.896   ftop/pciw_fP2I$DEQ
    SLICE_X154Y105.A     Tilo                  0.068   ftop/pciw_fP2I/BUS_0003
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y100.CE    net (fanout=13)       0.783   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y100.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr143/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.949ns logic, 2.645ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_head_wrapped (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr142/SP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (2.449 - 2.603)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_head_wrapped to ftop/pciw_fP2I/Mram_arr142/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y102.AQ    Tcko                  0.337   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B6    net (fanout=6)        0.820   ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X156Y101.A6    net (fanout=142)      0.146   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X156Y101.A     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X154Y105.A2    net (fanout=94)       0.896   ftop/pciw_fP2I$DEQ
    SLICE_X154Y105.A     Tilo                  0.068   ftop/pciw_fP2I/BUS_0003
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y100.CE    net (fanout=13)       0.783   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y100.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr142/SP
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.949ns logic, 2.645ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_head_wrapped (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr143/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (2.449 - 2.603)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_head_wrapped to ftop/pciw_fP2I/Mram_arr143/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y102.AQ    Tcko                  0.337   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B6    net (fanout=6)        0.820   ftop/pciw_p2iAF_head_wrapped
    SLICE_X156Y101.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X156Y101.A6    net (fanout=142)      0.146   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X156Y101.A     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X154Y105.A2    net (fanout=94)       0.896   ftop/pciw_fP2I$DEQ
    SLICE_X154Y105.A     Tilo                  0.068   ftop/pciw_fP2I/BUS_0003
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X158Y100.CE    net (fanout=13)       0.783   ftop/pciw_fP2I/BUS_0003
    SLICE_X158Y100.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0116<78>
                                                       ftop/pciw_fP2I/Mram_arr143/DP
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.949ns logic, 2.645ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 2)
  Clock Path Skew:      0.081ns (1.230 - 1.149)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y77.CQ     Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X154Y77.A5     net (fanout=3)        0.129   ftop/pciw_i2pS<134>
    SLICE_X154Y77.A      Tilo                  0.034   ftop/mux761
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1_SW0
    SLICE_X155Y77.A5     net (fanout=1)        0.064   ftop/N4
    SLICE_X155Y77.CLK    Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.077ns logic, 0.193ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_16 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.228 - 1.143)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_16 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y68.AQ     Tcko                  0.098   ftop/pciw_i2pS<19>
                                                       ftop/pciw_i2pS_16
    SLICE_X157Y71.D5     net (fanout=1)        0.233   ftop/pciw_i2pS<16>
    SLICE_X157Y71.CLK    Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<16>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN82
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.041ns logic, 0.233ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_130 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.230 - 1.146)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_130 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y74.CQ     Tcko                  0.098   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_130
    SLICE_X155Y77.A3     net (fanout=3)        0.238   ftop/pciw_i2pS<130>
    SLICE_X155Y77.CLK    Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.043ns logic, 0.238ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_12 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.228 - 1.142)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_12 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y65.AQ     Tcko                  0.098   ftop/pciw_i2pS<15>
                                                       ftop/pciw_i2pS_12
    SLICE_X156Y71.D5     net (fanout=1)        0.244   ftop/pciw_i2pS<12>
    SLICE_X156Y71.CLK    Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<12>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN410
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.041ns logic, 0.244ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_54 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.229 - 1.148)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_54 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y74.CQ     Tcko                  0.098   ftop/pciw_i2pS<55>
                                                       ftop/pciw_i2pS_54
    SLICE_X158Y75.B2     net (fanout=1)        0.260   ftop/pciw_i2pS<54>
    SLICE_X158Y75.CLK    Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<56>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN501
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.021ns logic, 0.260ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_17 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.228 - 1.143)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_17 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y68.BQ     Tcko                  0.098   ftop/pciw_i2pS<19>
                                                       ftop/pciw_i2pS_17
    SLICE_X159Y72.A5     net (fanout=1)        0.242   ftop/pciw_i2pS<17>
    SLICE_X159Y72.CLK    Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<20>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN91
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.043ns logic, 0.242ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_19 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.228 - 1.143)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_19 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y68.DQ     Tcko                  0.098   ftop/pciw_i2pS<19>
                                                       ftop/pciw_i2pS_19
    SLICE_X159Y72.C5     net (fanout=1)        0.244   ftop/pciw_i2pS<19>
    SLICE_X159Y72.CLK    Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<20>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN111
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.042ns logic, 0.244ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_5 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.533 - 0.451)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_5 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X149Y124.BQ      Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<7>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_5
    SLICE_X149Y122.B4      net (fanout=2)        0.144   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<5>
    SLICE_X149Y122.B       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<5>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>61
    PCIE_X0Y1.PIPERX3DATA5 net (fanout=1)        0.253   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<5>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.432   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.097ns (-0.300ns logic, 0.397ns route)
                                                         (-309.3% logic, 409.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_46 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.227 - 1.142)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_46 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y63.CQ     Tcko                  0.098   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_46
    SLICE_X159Y70.B6     net (fanout=1)        0.249   ftop/pciw_i2pS<46>
    SLICE_X159Y70.CLK    Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<48>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN411
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_46
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.041ns logic, 0.249ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_1 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.533 - 0.451)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_1 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X148Y126.BQ        Tcko                  0.115   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<2>
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q_1
    SLICE_X151Y124.A3        net (fanout=1)        0.212   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_status_q<1>
    SLICE_X151Y124.A         Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RX_STATUS21
    PCIE_X0Y1.PIPERX3STATUS1 net (fanout=1)        0.186   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3STATUS<1>
    PCIE_X0Y1.PIPECLK        Tpcickc_MGT3(-Th)     0.448   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                           ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.099ns (-0.299ns logic, 0.398ns route)
                                                           (-302.0% logic, 402.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.533 - 0.443)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X150Y142.AQ      Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
    SLICE_X151Y140.A6      net (fanout=8)        0.090   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp1_q
    SLICE_X151Y140.A       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTX_RxResetDone_q<3>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>71
    PCIE_X0Y1.PIPERX0DATA8 net (fanout=1)        0.378   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0DATA<8>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT0(-Th)     0.489   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.111ns (-0.357ns logic, 0.468ns route)
                                                         (-321.6% logic, 421.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_37 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (1.229 - 1.142)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_37 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y64.BQ     Tcko                  0.098   ftop/pciw_i2pS<39>
                                                       ftop/pciw_i2pS_37
    SLICE_X155Y74.A6     net (fanout=1)        0.257   ftop/pciw_i2pS<37>
    SLICE_X155Y74.CLK    Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<40>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN311
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_37
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.043ns logic, 0.257ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.533 - 0.452)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X151Y124.CQ      Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X150Y124.A6      net (fanout=8)        0.155   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X150Y124.A       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<7>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>81
    PCIE_X0Y1.PIPERX3DATA7 net (fanout=1)        0.258   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<7>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.438   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.107ns (-0.306ns logic, 0.413ns route)
                                                         (-286.0% logic, 386.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_61 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (1.173 - 1.146)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_61 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y75.BQ     Tcko                  0.098   ftop/pciw_i2pS<63>
                                                       ftop/pciw_i2pS_61
    SLICE_X155Y80.A6     net (fanout=1)        0.203   ftop/pciw_i2pS<61>
    SLICE_X155Y80.CLK    Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN581
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.043ns logic, 0.203ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxvalid_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.533 - 0.441)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxvalid_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X148Y141.CMUX       Tshcko                0.147   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/state_FSM_FFd18
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxvalid_q
    SLICE_X149Y139.A6         net (fanout=6)        0.120   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxvalid_q
    SLICE_X149Y139.A          Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q<3>
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/USER_RXCHARISK<0>1
    PCIE_X0Y1.PIPERX0CHARISK0 net (fanout=1)        0.311   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0CHARISK<0>
    PCIE_X0Y1.PIPECLK         Tpcickc_MGT0(-Th)     0.488   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.124ns (-0.307ns logic, 0.431ns route)
                                                            (-247.6% logic, 347.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.836 - 0.713)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.MIMRXWDATA14  Tpcicko_RXRAM         0.013   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    RAMB36_X8Y23.DIADI14    net (fanout=1)        0.341   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/MIMRXWDATA<14>
    RAMB36_X8Y23.CLKARDCLKL Trckd_DIA   (-Th)     0.198   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    ----------------------------------------------------  ---------------------------
    Total                                         0.156ns (-0.185ns logic, 0.341ns route)
                                                          (-118.6% logic, 218.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_14 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.228 - 1.142)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_14 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y65.CQ     Tcko                  0.098   ftop/pciw_i2pS<15>
                                                       ftop/pciw_i2pS_14
    SLICE_X157Y71.B5     net (fanout=1)        0.268   ftop/pciw_i2pS<14>
    SLICE_X157Y71.CLK    Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<16>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN61
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.041ns logic, 0.268ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.533 - 0.441)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X149Y141.AQ      Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X151Y136.A5      net (fanout=8)        0.218   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    SLICE_X151Y136.A       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0DATA<6>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>71
    PCIE_X0Y1.PIPERX0DATA6 net (fanout=1)        0.264   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX0DATA<6>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT0(-Th)     0.488   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.126ns (-0.356ns logic, 0.482ns route)
                                                         (-282.5% logic, 382.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.389ns (1.416 - 1.027)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETXRATE Tpcicko_MGT           0.083   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y14.TXRATE0  net (fanout=12)       1.207   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETXRATE
    GTXE1_X0Y14.TXUSRCLK2Tgtxckc_TXRATE(-Th)     0.865   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (-0.782ns logic, 1.207ns route)
                                                       (-184.0% logic, 284.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_71 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.230 - 1.149)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y77.DQ     Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X157Y76.C2     net (fanout=3)        0.265   ftop/pciw_i2pS<135>
    SLICE_X157Y76.CLK    Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<79>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN691
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_71
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.042ns logic, 0.265ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y25.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2549 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.283ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.281ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.990 - 0.957)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y46.BQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D2     net (fanout=14)       2.508   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X123Y24.B5     net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X123Y24.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X124Y13.CE     net (fanout=1)        0.716   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X124Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (0.825ns logic, 4.456ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.980 - 0.957)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y46.BQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D2     net (fanout=14)       2.508   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X122Y21.CE     net (fanout=1)        0.372   ftop/gbe0/gmac/_n0447_inv
    SLICE_X122Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.825ns logic, 4.052ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.980 - 0.957)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y46.BQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D2     net (fanout=14)       2.508   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X122Y21.CE     net (fanout=1)        0.372   ftop/gbe0/gmac/_n0447_inv
    SLICE_X122Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.825ns logic, 4.052ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.980 - 0.957)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y46.BQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D2     net (fanout=14)       2.508   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X122Y21.CE     net (fanout=1)        0.372   ftop/gbe0/gmac/_n0447_inv
    SLICE_X122Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.825ns logic, 4.052ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.980 - 0.957)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y46.BQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D2     net (fanout=14)       2.508   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X122Y21.CE     net (fanout=1)        0.372   ftop/gbe0/gmac/_n0447_inv
    SLICE_X122Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.825ns logic, 4.052ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.771 - 0.769)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y34.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D4     net (fanout=4)        1.782   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X123Y24.B5     net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X123Y24.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X124Y13.CE     net (fanout=1)        0.716   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X124Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.825ns logic, 3.730ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.369ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.788 - 0.826)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y24.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X137Y12.B1     net (fanout=2)        1.575   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X137Y12.CMUX   Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X131Y9.D1      net (fanout=1)        0.939   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X131Y9.D       Tilo                  0.068   ftop/gbe0/gmac$rx_get<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X130Y7.BI      net (fanout=1)        0.371   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X130Y7.CLK     Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (1.484ns logic, 2.885ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.771 - 0.804)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y8.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X128Y10.B6     net (fanout=19)       0.994   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X128Y10.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X128Y10.A6     net (fanout=2)        0.124   ftop/gbe0/gmac/N2
    SLICE_X128Y10.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X123Y24.A4     net (fanout=44)       1.304   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X123Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X123Y24.B3     net (fanout=2)        0.341   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X123Y24.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X124Y13.CE     net (fanout=1)        0.716   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X124Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (0.893ns logic, 3.479ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.771 - 0.862)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y5.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X128Y10.A1     net (fanout=5)        1.078   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
    SLICE_X128Y10.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X123Y24.A4     net (fanout=44)       1.304   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X123Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X123Y24.B3     net (fanout=2)        0.341   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X123Y24.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X124Y13.CE     net (fanout=1)        0.716   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X124Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (0.869ns logic, 3.439ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.788 - 0.826)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y24.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X137Y12.C2     net (fanout=2)        1.607   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X137Y12.CMUX   Topcc                 0.382   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X131Y9.D1      net (fanout=1)        0.939   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X131Y9.D       Tilo                  0.068   ftop/gbe0/gmac$rx_get<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X130Y7.BI      net (fanout=1)        0.371   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X130Y7.CLK     Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (1.308ns logic, 2.917ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.788 - 0.822)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y24.CQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_2
    SLICE_X137Y12.A3     net (fanout=2)        1.464   ftop/gbe0/gmac/rxRS_rxPipe<2>
    SLICE_X137Y12.CMUX   Topac                 0.566   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X131Y9.D1      net (fanout=1)        0.939   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X131Y9.D       Tilo                  0.068   ftop/gbe0/gmac$rx_get<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X130Y7.BI      net (fanout=1)        0.371   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X130Y7.CLK     Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.448ns logic, 2.774ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.154ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.788 - 0.826)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y24.BQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    SLICE_X137Y12.B4     net (fanout=2)        1.360   ftop/gbe0/gmac/rxRS_rxPipe<5>
    SLICE_X137Y12.CMUX   Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF$enq_1__VAL_1<9>_cy<10>
    SLICE_X131Y9.D1      net (fanout=1)        0.939   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__VAL_1<9>
    SLICE_X131Y9.D       Tilo                  0.068   ftop/gbe0/gmac$rx_get<3>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN101
    SLICE_X130Y7.BI      net (fanout=1)        0.371   ftop/gbe0/gmac/rxRS_rxF$sD_IN<9>
    SLICE_X130Y7.CLK     Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (1.484ns logic, 2.670ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.171ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.088 - 0.106)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y14.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X128Y10.B4     net (fanout=12)       0.749   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X128Y10.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X128Y10.A6     net (fanout=2)        0.124   ftop/gbe0/gmac/N2
    SLICE_X128Y10.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X123Y24.A4     net (fanout=44)       1.304   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X123Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X123Y24.B3     net (fanout=2)        0.341   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X123Y24.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X124Y13.CE     net (fanout=1)        0.716   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X124Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (0.937ns logic, 3.234ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.761 - 0.769)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y34.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D4     net (fanout=4)        1.782   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X122Y21.CE     net (fanout=1)        0.372   ftop/gbe0/gmac/_n0447_inv
    SLICE_X122Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.825ns logic, 3.326ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.761 - 0.769)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y34.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D4     net (fanout=4)        1.782   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X122Y21.CE     net (fanout=1)        0.372   ftop/gbe0/gmac/_n0447_inv
    SLICE_X122Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.825ns logic, 3.326ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.761 - 0.769)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y34.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D4     net (fanout=4)        1.782   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X122Y21.CE     net (fanout=1)        0.372   ftop/gbe0/gmac/_n0447_inv
    SLICE_X122Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.825ns logic, 3.326ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.761 - 0.769)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y34.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D4     net (fanout=4)        1.782   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X120Y24.A4     net (fanout=10)       0.921   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X120Y24.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A6     net (fanout=2)        0.251   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X122Y24.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/_n0447_inv1
    SLICE_X122Y21.CE     net (fanout=1)        0.372   ftop/gbe0/gmac/_n0447_inv
    SLICE_X122Y21.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.825ns logic, 3.326ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (1.023 - 0.957)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y46.BQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D2     net (fanout=14)       2.508   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X135Y5.CE      net (fanout=10)       0.983   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X135Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (0.723ns logic, 3.491ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (1.023 - 0.957)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y46.BQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D2     net (fanout=14)       2.508   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X135Y5.CE      net (fanout=10)       0.983   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X135Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (0.723ns logic, 3.491ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (1.023 - 0.957)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y46.BQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D2     net (fanout=14)       2.508   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X127Y13.D      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X135Y5.CE      net (fanout=10)       0.983   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X135Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (0.723ns logic, 3.491ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.093ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y6.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X132Y6.AX      net (fanout=4)        0.108   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X132Y6.CLK     Tckdi       (-Th)     0.113   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.093ns (-0.015ns logic, 0.108ns route)
                                                       (-16.1% logic, 116.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y8.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X122Y8.DX      net (fanout=1)        0.092   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X122Y8.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxRst$OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.410 - 0.373)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_30 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y11.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    SLICE_X140Y11.C6     net (fanout=16)       0.110   ftop/gbe0/gmac/rxRS_rxPipe<30>
    SLICE_X140Y11.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.399 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y6.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.399 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y6.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.399 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y6.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.399 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y6.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.399 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y6.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.399 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y6.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.399 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y6.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.399 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y6.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.398 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y7.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y7.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.398 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y7.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y7.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.398 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y7.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y7.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.398 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y7.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y7.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.398 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y7.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y7.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.398 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y7.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y7.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.398 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y7.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y7.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.398 - 0.368)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X130Y7.D2      net (fanout=6)        0.318   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X130Y7.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (-0.181ns logic, 0.318ns route)
                                                       (-132.1% logic, 232.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y5.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X132Y5.D6      net (fanout=6)        0.055   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X132Y5.CLK     Tah         (-Th)     0.032   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/Mmux_sNextNotFull_sFutureNotFull_MUX_11453_o17_F
                                                       ftop/gbe0/gmac/rxRS_rxF/Mmux_sNextNotFull_sFutureNotFull_MUX_11453_o17
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.066ns logic, 0.055ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X130Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X130Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X130Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X130Y7.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7025 paths analyzed, 696 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.368ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (0.971ns logic, 4.324ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (0.971ns logic, 4.324ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (0.971ns logic, 4.324ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.217ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.BQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X103Y12.A4     net (fanout=39)       1.011   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      5.217ns (0.971ns logic, 4.246ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.217ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.BQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X103Y12.A4     net (fanout=39)       1.011   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.217ns (0.971ns logic, 4.246ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.217ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.BQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X103Y12.A4     net (fanout=39)       1.011   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      5.217ns (0.971ns logic, 4.246ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y2.CE       net (fanout=14)       0.840   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y2.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.971ns logic, 4.197ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y2.CE       net (fanout=14)       0.840   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y2.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.971ns logic, 4.197ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (1.021 - 1.072)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y6.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X103Y12.A3     net (fanout=28)       0.984   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (0.927ns logic, 4.219ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (1.021 - 1.072)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y6.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X103Y12.A3     net (fanout=28)       0.984   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (0.927ns logic, 4.219ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (1.021 - 1.072)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y6.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X103Y12.A3     net (fanout=28)       0.984   ftop/gbe0/gmac/txRS_txOperateS$dD_OUT
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (0.927ns logic, 4.219ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.BQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X103Y12.A4     net (fanout=39)       1.011   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y2.CE       net (fanout=14)       0.840   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y2.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (0.971ns logic, 4.119ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.090ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.BQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X103Y12.A4     net (fanout=39)       1.011   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y2.CE       net (fanout=14)       0.840   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y2.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (0.971ns logic, 4.119ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.022 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X97Y2.CE       net (fanout=14)       0.751   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X97Y2.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (0.971ns logic, 4.108ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.022 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X97Y2.CE       net (fanout=14)       0.751   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X97Y2.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (0.971ns logic, 4.108ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (1.022 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X97Y2.CE       net (fanout=14)       0.751   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X97Y2.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (0.971ns logic, 4.108ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X99Y1.CE       net (fanout=14)       0.739   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X99Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (0.971ns logic, 4.096ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X99Y1.CE       net (fanout=14)       0.739   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X99Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (0.971ns logic, 4.096ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (1.021 - 1.059)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y4.CQ      Tcko                  0.381   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X103Y12.A1     net (fanout=33)       1.089   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X99Y1.CE       net (fanout=14)       0.739   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X99Y1.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (0.971ns logic, 4.096ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (1.021 - 1.036)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y12.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X103Y12.A2     net (fanout=1)        0.915   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X103Y12.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_SOF
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X101Y14.B1     net (fanout=21)       0.745   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X101Y14.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc$add_data<1>
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X106Y5.A3      net (fanout=11)       1.178   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X106Y5.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc$EN_add1
    SLICE_X106Y5.B3      net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc$EN_add
    SLICE_X106Y5.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$EN11
    SLICE_X98Y0.CE       net (fanout=14)       0.967   ftop/gbe0/gmac/txRS_crc/rRemainder$EN
    SLICE_X98Y0.CLK      Tceck                 0.318   ftop/gbe0/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (0.927ns logic, 4.150ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_28 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_28 to ftop/gbe0/gmac/txRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y2.BQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_28
    SLICE_X100Y2.D6      net (fanout=16)       0.063   ftop/gbe0/gmac/txRS_crc/rRemainder<28>
    SLICE_X100Y2.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<30>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (0.021ns logic, 0.063ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y19.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X96Y19.CX      net (fanout=1)        0.092   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X96Y19.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txRst$OUT_RST_N
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y10.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X121Y10.DX     net (fanout=2)        0.097   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X121Y10.CLK    Tckdi       (-Th)     0.102   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.013ns logic, 0.097ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.462 - 0.424)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y10.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_4
    SLICE_X124Y10.DX     net (fanout=1)        0.139   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
    SLICE_X124Y10.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dEnqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.009ns logic, 0.139ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X120Y10.CX     net (fanout=4)        0.113   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X120Y10.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.009ns logic, 0.113ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y10.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X120Y10.A5     net (fanout=2)        0.072   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X120Y10.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X104Y12.C5     net (fanout=3)        0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X104Y12.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X121Y10.C5     net (fanout=5)        0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X121Y10.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.042ns logic, 0.076ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X120Y10.A6     net (fanout=4)        0.109   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X120Y10.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y10.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    SLICE_X96Y10.A5      net (fanout=10)       0.082   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
    SLICE_X96Y10.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.039ns logic, 0.082ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.062 - 0.050)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_1 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y11.BQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_1
    SLICE_X96Y10.A6      net (fanout=6)        0.111   ftop/gbe0/gmac/txRS_preambleCnt_value<1>
    SLICE_X96Y10.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.022ns logic, 0.111ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txActive (FF)
  Destination:          ftop/gbe0/gmac/txRS_txActive (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txActive to ftop/gbe0/gmac/txRS_txActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y4.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/txRS_txActive
    SLICE_X107Y4.C5      net (fanout=12)       0.080   ftop/gbe0/gmac/txRS_txActive
    SLICE_X107Y4.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_txActive
                                                       ftop/gbe0/gmac/_n04181
                                                       ftop/gbe0/gmac/txRS_txActive
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.042ns logic, 0.080ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y11.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X97Y11.C5      net (fanout=5)        0.080   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X97Y11.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.042ns logic, 0.080ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y12.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y12.A5     net (fanout=5)        0.088   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y12.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.039ns logic, 0.088ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X121Y10.A5     net (fanout=6)        0.085   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X121Y10.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_4015_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.043ns logic, 0.085ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_unfD (FF)
  Destination:          ftop/gbe0/gmac/txRS_unfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_unfD to ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y9.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_unfD
                                                       ftop/gbe0/gmac/txRS_unfD
    SLICE_X102Y9.B3      net (fanout=1)        0.118   ftop/gbe0/gmac/txRS_unfD
    SLICE_X102Y9.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_unfBit/sSyncReg
                                                       ftop/gbe0/gmac/txRS_unfBit$sD_IN11
                                                       ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.021ns logic, 0.118ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X120Y10.B6     net (fanout=6)        0.120   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X120Y10.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.021ns logic, 0.120ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y12.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y12.D5     net (fanout=5)        0.092   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y12.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.038ns logic, 0.092ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X121Y10.D5     net (fanout=6)        0.091   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X121Y10.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X120Y10.BX     net (fanout=5)        0.163   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X120Y10.CLK    Tckdi       (-Th)     0.113   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (-0.015ns logic, 0.163ns route)
                                                       (-10.1% logic, 110.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X92Y41.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X93Y41.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst$OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X96Y19.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X97Y19.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X100Y6.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS$dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X101Y6.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X102Y9.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_N_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF$dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X112Y10.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_N_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60219 paths analyzed, 21343 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.810ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.541ns (Levels of Logic = 5)
  Clock Path Skew:      -0.211ns (1.547 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y207.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X91Y209.D2     net (fanout=15)       0.634   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r<1>
    SLICE_X91Y209.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/bm_end_lcl1
    SLICE_X90Y200.C2     net (fanout=31)       1.026   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<1>
    SLICE_X90Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B6     net (fanout=19)       0.274   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (0.711ns logic, 4.830ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.196ns (1.547 - 1.743)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y209.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/pass_open_bank_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl
    SLICE_X91Y209.D5     net (fanout=10)       0.582   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/pass_open_bank_r
    SLICE_X91Y209.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/bm_end_lcl1
    SLICE_X90Y200.C2     net (fanout=31)       1.026   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<1>
    SLICE_X90Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B6     net (fanout=19)       0.274   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.489ns (0.711ns logic, 4.778ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.437ns (Levels of Logic = 5)
  Clock Path Skew:      -0.206ns (1.547 - 1.753)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y211.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_wr_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl
    SLICE_X91Y209.D4     net (fanout=7)        0.530   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_wr_r<1>
    SLICE_X91Y209.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/bm_end_lcl1
    SLICE_X90Y200.C2     net (fanout=31)       1.026   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<1>
    SLICE_X90Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B6     net (fanout=19)       0.274   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.437ns (0.711ns logic, 4.726ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.205ns (1.547 - 1.752)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y213.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_col<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_3
    SLICE_X91Y207.A3     net (fanout=44)       0.788   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_col<3>
    SLICE_X91Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/bm_end_lcl1
    SLICE_X91Y200.C5     net (fanout=28)       0.601   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<3>
    SLICE_X91Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B5     net (fanout=19)       0.434   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<3>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (0.711ns logic, 4.719ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.424ns (Levels of Logic = 5)
  Clock Path Skew:      -0.205ns (1.547 - 1.752)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y213.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_col<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2
    SLICE_X91Y209.A4     net (fanout=45)       0.702   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/sending_col<2>
    SLICE_X91Y209.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/bm_end_lcl1
    SLICE_X91Y200.A5     net (fanout=29)       0.623   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<2>
    SLICE_X91Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B3     net (fanout=19)       0.492   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.424ns (0.711ns logic, 4.713ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 5)
  Clock Path Skew:      -0.195ns (1.547 - 1.742)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y208.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/wait_for_maint_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r
    SLICE_X91Y207.A4     net (fanout=3)        0.783   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r
    SLICE_X91Y207.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/bm_end_lcl1
    SLICE_X91Y200.C5     net (fanout=28)       0.601   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<3>
    SLICE_X91Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B5     net (fanout=19)       0.434   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<3>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (0.711ns logic, 4.714ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.618ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y190.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X90Y196.D5     net (fanout=1)        0.827   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X90Y196.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X90Y197.D6     net (fanout=21)       0.251   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X90Y197.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_bank_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6833_o111
    SLICE_X91Y200.A6     net (fanout=5)        0.373   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6833_o11
    SLICE_X91Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B3     net (fanout=19)       0.492   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.618ns (0.779ns logic, 4.839ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.411ns (Levels of Logic = 5)
  Clock Path Skew:      -0.199ns (1.547 - 1.746)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y203.AQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/head_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl
    SLICE_X90Y197.D4     net (fanout=7)        0.939   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/head_r<2>
    SLICE_X90Y197.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_bank_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6833_o111
    SLICE_X91Y200.A6     net (fanout=5)        0.373   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6833_o11
    SLICE_X91Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B3     net (fanout=19)       0.492   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.411ns (0.711ns logic, 4.700ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.584ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.091 - 0.109)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y188.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X90Y196.D6     net (fanout=4)        0.793   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X90Y196.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X90Y197.D6     net (fanout=21)       0.251   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X90Y197.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_bank_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6833_o111
    SLICE_X91Y200.A6     net (fanout=5)        0.373   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6833_o11
    SLICE_X91Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B3     net (fanout=19)       0.492   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (0.779ns logic, 4.805ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.389ns (Levels of Logic = 5)
  Clock Path Skew:      -0.206ns (1.547 - 1.753)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y211.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_wr_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl
    SLICE_X91Y209.A3     net (fanout=7)        0.623   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/req_wr_r<2>
    SLICE_X91Y209.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/bm_end_lcl1
    SLICE_X91Y200.A5     net (fanout=29)       0.623   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<2>
    SLICE_X91Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B3     net (fanout=19)       0.492   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (0.755ns logic, 4.634ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.586ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y190.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X90Y196.D5     net (fanout=1)        0.827   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X90Y196.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X90Y201.B6     net (fanout=21)       0.411   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X90Y201.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/was_wr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6856_o111
    SLICE_X91Y200.C6     net (fanout=5)        0.239   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6856_o11
    SLICE_X91Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B5     net (fanout=19)       0.434   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<3>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (0.779ns logic, 4.807ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.378ns (Levels of Logic = 5)
  Clock Path Skew:      -0.194ns (1.547 - 1.741)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y209.CQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r
    SLICE_X91Y209.A6     net (fanout=3)        0.612   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r
    SLICE_X91Y209.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/bm_end_lcl1
    SLICE_X91Y200.A5     net (fanout=29)       0.623   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<2>
    SLICE_X91Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B3     net (fanout=19)       0.492   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (0.755ns logic, 4.623ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.552ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.091 - 0.109)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y188.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X90Y196.D6     net (fanout=4)        0.793   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X90Y196.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X90Y201.B6     net (fanout=21)       0.411   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X90Y201.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/was_wr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6856_o111
    SLICE_X91Y200.C6     net (fanout=5)        0.239   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6856_o11
    SLICE_X91Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B5     net (fanout=19)       0.434   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<3>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (0.779ns logic, 4.773ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.559ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y190.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X90Y196.D5     net (fanout=1)        0.827   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X90Y196.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X90Y196.C6     net (fanout=21)       0.132   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X90Y196.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6810_o111
    SLICE_X90Y200.C4     net (fanout=5)        0.651   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6810_o11
    SLICE_X90Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B6     net (fanout=19)       0.274   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.559ns (0.779ns logic, 4.780ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.334ns (Levels of Logic = 5)
  Clock Path Skew:      -0.211ns (1.547 - 1.758)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y207.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X91Y209.A1     net (fanout=15)       0.612   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r<2>
    SLICE_X91Y209.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/bm_end_lcl1
    SLICE_X91Y200.A5     net (fanout=29)       0.623   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<2>
    SLICE_X91Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B3     net (fanout=19)       0.492   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.334ns (0.711ns logic, 4.623ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.525ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.091 - 0.109)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y188.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X90Y196.D6     net (fanout=4)        0.793   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X90Y196.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X90Y196.C6     net (fanout=21)       0.132   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X90Y196.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6810_o111
    SLICE_X90Y200.C4     net (fanout=5)        0.651   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6810_o11
    SLICE_X90Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B6     net (fanout=19)       0.274   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (0.779ns logic, 4.746ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.334ns (Levels of Logic = 5)
  Clock Path Skew:      -0.196ns (1.547 - 1.743)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y210.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/pass_open_bank_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl
    SLICE_X91Y209.A5     net (fanout=10)       0.568   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/pass_open_bank_r
    SLICE_X91Y209.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/bm_end_lcl1
    SLICE_X91Y200.A5     net (fanout=29)       0.623   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bm_end<2>
    SLICE_X91Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B3     net (fanout=19)       0.492   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<2>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.334ns (0.755ns logic, 4.579ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.521ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y190.BQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X90Y196.D5     net (fanout=1)        0.827   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    SLICE_X90Y196.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X90Y200.A5     net (fanout=21)       0.565   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X90Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B4     net (fanout=20)       0.522   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<0>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.521ns (0.711ns logic, 4.810ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.091 - 0.109)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y188.CQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X90Y196.D6     net (fanout=4)        0.793   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_en_r2
    SLICE_X90Y196.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/use_addr_lcl1
    SLICE_X90Y200.A5     net (fanout=21)       0.565   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
    SLICE_X90Y200.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B4     net (fanout=20)       0.522   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<0>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (0.711ns logic, 4.776ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.302ns (Levels of Logic = 5)
  Clock Path Skew:      -0.201ns (1.547 - 1.748)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y201.DQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/head_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl
    SLICE_X90Y196.C5     net (fanout=7)        0.726   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/head_r<1>
    SLICE_X90Y196.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/use_addr
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6810_o111
    SLICE_X90Y200.C4     net (fanout=5)        0.651   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_head_r_lcl_idle_cnt[1]_MUX_6810_o11
    SLICE_X90Y200.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rb_hit_busy_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/Mmux_idle_ns_lcl11
    SLICE_X91Y198.B6     net (fanout=19)       0.274   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/idle_ns<1>
    SLICE_X91Y198.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/accept
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd01
    SLICE_X73Y173.C6     net (fanout=4)        1.487   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_internal_ns_inv_bdd0
    SLICE_X73Y173.C      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_common0/accept_ns_lcl11
    SLICE_X73Y173.D5     net (fanout=2)        0.315   ftop/dram0/memc_memc/u_memc_ui_top/accept_ns
    SLICE_X73Y173.D      Tilo                  0.068   ftop/dram0/memc_memc$app_rdy
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns1
    SLICE_X81Y190.BX     net (fanout=1)        1.094   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X81Y190.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (0.755ns logic, 4.547ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_88 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_88 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y158.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<91>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_88
    SLICE_X60Y158.AI     net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<88>
    SLICE_X60Y158.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<85>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y142.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<21>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18
    SLICE_X56Y142.AI     net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<18>
    SLICE_X56Y142.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<15>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall1_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall1_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y230.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_15
    SLICE_X24Y230.B6     net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_15
    SLICE_X24Y230.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r[5][1]_old_sr_fall1_r[5][1]_equal_304_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_fall1_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_5 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_and_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_5 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_and_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y213.BQ      Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_5
    SLICE_X8Y213.A6      net (fanout=1)        0.045   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_5
    SLICE_X8Y213.CLK     Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/out8
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_and_r
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_04 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_04 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y216.BQ      Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_06
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_04
    SLICE_X8Y216.A6      net (fanout=1)        0.045   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_04
    SLICE_X8Y216.CLK     Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[4][1]_prev_sr_rise0_r[4][1]_equal_296_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_38 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.771 - 0.662)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_38 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y159.CQ     Tcko                  0.115   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<39>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_38
    SLICE_X52Y161.BI     net (fanout=1)        0.139   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<38>
    SLICE_X52Y161.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<37>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.029ns logic, 0.139ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem15_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.471 - 0.430)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem15_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y161.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X26Y160.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X26Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<89>
                                                       ftop/dram0/lrespF/Mram_fifoMem15_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.181ns logic, 0.282ns route)
                                                       (-179.2% logic, 279.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem15_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.471 - 0.430)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem15_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y161.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X26Y160.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X26Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<89>
                                                       ftop/dram0/lrespF/Mram_fifoMem15_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.181ns logic, 0.282ns route)
                                                       (-179.2% logic, 279.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_bitslip_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.751 - 0.644)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_bitslip_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y199.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<8>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_cnt_bitslip_r_1
    SLICE_X42Y200.D6     net (fanout=3)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<8>
    SLICE_X42Y200.CLK    Tah         (-Th)     0.032   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd2-In3_F
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd2-In3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_state_r_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.066ns logic, 0.101ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem15_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.471 - 0.430)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem15_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y161.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X26Y160.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X26Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<89>
                                                       ftop/dram0/lrespF/Mram_fifoMem15_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.181ns logic, 0.282ns route)
                                                       (-179.2% logic, 279.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem15_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.471 - 0.430)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem15_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y161.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X26Y160.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X26Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<89>
                                                       ftop/dram0/lrespF/Mram_fifoMem15_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.181ns logic, 0.282ns route)
                                                       (-179.2% logic, 279.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem15_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.471 - 0.430)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem15_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y161.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X26Y160.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X26Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<89>
                                                       ftop/dram0/lrespF/Mram_fifoMem15_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.181ns logic, 0.282ns route)
                                                       (-179.2% logic, 279.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem15_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.471 - 0.430)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem15_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y161.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X26Y160.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X26Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<89>
                                                       ftop/dram0/lrespF/Mram_fifoMem15_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.181ns logic, 0.282ns route)
                                                       (-179.2% logic, 279.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem15_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.471 - 0.430)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem15_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y161.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X26Y160.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X26Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<89>
                                                       ftop/dram0/lrespF/Mram_fifoMem15_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.181ns logic, 0.282ns route)
                                                       (-179.2% logic, 279.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem15_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.471 - 0.430)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y161.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X26Y160.D1     net (fanout=23)       0.282   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X26Y160.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<89>
                                                       ftop/dram0/lrespF/Mram_fifoMem15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.181ns logic, 0.282ns route)
                                                       (-179.2% logic, 279.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_17 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_17 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y205.BQ      Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_17
    SLICE_X4Y205.D6      net (fanout=5)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_17
    SLICE_X4Y205.CLK     Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[7][1]_pat_fall0[3][1]_equal_573_o<1>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y155.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_1
    SLICE_X56Y155.A6     net (fanout=5)        0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<1>
    SLICE_X56Y155.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/Mcount_wc_oserdes_cnt_r_xor<3>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal_clkdiv_cnt_clkdiv_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/clkdiv_inv_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal_clkdiv_cnt_clkdiv_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/clkdiv_inv_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y199.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<114>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal_clkdiv_cnt_clkdiv_r_2
    SLICE_X48Y199.D6     net (fanout=11)       0.060   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<114>
    SLICE_X48Y199.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<131>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mmux__n450461
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/clkdiv_inv_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.021ns logic, 0.060ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_114 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_242 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.477 - 0.441)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_114 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_242
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y139.DQ     Tcko                  0.098   ftop/dram0/memc_reqF$D_OUT<114>
                                                       ftop/dram0/memc_reqF/data0_reg_114
    SLICE_X46Y141.CX     net (fanout=2)        0.121   ftop/dram0/memc_reqF$D_OUT<114>
    SLICE_X46Y141.CLK    Tckdi       (-Th)     0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<115>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_242
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (-0.015ns logic, 0.121ns route)
                                                       (-14.2% logic, 114.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_50 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.483 - 0.446)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_50 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y142.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<51>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_50
    SLICE_X50Y142.BI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<50>
    SLICE_X50Y142.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.012ns logic, 0.096ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMB/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMB/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMB_D1/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMB_D1/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMC/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMC/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMC_D1/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMC_D1/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMD/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMD/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMD_D1/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMD_D1/CLK
  Location pin: SLICE_X16Y160.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA/CLK
  Location pin: SLICE_X16Y161.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA/CLK
  Location pin: SLICE_X16Y161.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1/CLK
  Location pin: SLICE_X16Y161.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<119>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem20_RAMA_D1/CLK
  Location pin: SLICE_X16Y161.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.038ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.538ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.211ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X98Y46.DX      net (fanout=1)        0.838   gmii_rxd_7_IBUF
    SLICE_X98Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (0.373ns logic, 0.838ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=46)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.738ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.786ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X98Y46.DX      net (fanout=1)        1.256   gmii_rxd_7_IBUF
    SLICE_X98Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.530ns logic, 1.256ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=46)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.068ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X98Y46.CX      net (fanout=1)        0.803   gmii_rxd_6_IBUF
    SLICE_X98Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.378ns logic, 0.803ns route)
                                                       (32.0% logic, 68.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=46)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.691ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.739ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X98Y46.CX      net (fanout=1)        1.206   gmii_rxd_6_IBUF
    SLICE_X98Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.533ns logic, 1.206ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=46)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.105ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.605ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X98Y46.BX      net (fanout=1)        0.750   gmii_rxd_5_IBUF
    SLICE_X98Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.394ns logic, 0.750ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=46)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.648ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.696ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X98Y46.BX      net (fanout=1)        1.149   gmii_rxd_5_IBUF
    SLICE_X98Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.547ns logic, 1.149ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=46)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.241ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.741ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.008ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X98Y46.AX      net (fanout=1)        0.571   gmii_rxd_4_IBUF
    SLICE_X98Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.437ns logic, 0.571ns route)
                                                       (43.4% logic, 56.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=46)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.425ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.473ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X98Y46.AX      net (fanout=1)        0.889   gmii_rxd_4_IBUF
    SLICE_X98Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.584ns logic, 0.889ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=46)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.054ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.446ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Clock Path Delay:     1.300ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X104Y40.DX     net (fanout=1)        0.899   gmii_rxd_3_IBUF
    SLICE_X104Y40.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (0.430ns logic, 0.899ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y40.CLK    net (fanout=46)       0.385   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.774ns logic, 0.526ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.807ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.902ns (Levels of Logic = 1)
  Clock Path Delay:     2.570ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X104Y40.DX     net (fanout=1)        1.345   gmii_rxd_3_IBUF
    SLICE_X104Y40.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.557ns logic, 1.345ns route)
                                                       (29.3% logic, 70.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y40.CLK    net (fanout=46)       0.959   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.227ns logic, 1.343ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.110ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.165ns (Levels of Logic = 1)
  Clock Path Delay:     1.300ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X104Y40.CX     net (fanout=1)        0.795   gmii_rxd_2_IBUF
    SLICE_X104Y40.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.370ns logic, 0.795ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y40.CLK    net (fanout=46)       0.385   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.774ns logic, 0.526ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.615ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.710ns (Levels of Logic = 1)
  Clock Path Delay:     2.570ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X104Y40.CX     net (fanout=1)        1.205   gmii_rxd_2_IBUF
    SLICE_X104Y40.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.710ns (0.505ns logic, 1.205ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y40.CLK    net (fanout=46)       0.959   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.227ns logic, 1.343ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.052ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.552ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Clock Path Delay:     1.300ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X104Y40.BX     net (fanout=1)        0.847   gmii_rxd_1_IBUF
    SLICE_X104Y40.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.376ns logic, 0.847ns route)
                                                       (30.7% logic, 69.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y40.CLK    net (fanout=46)       0.385   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.774ns logic, 0.526ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.672ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.767ns (Levels of Logic = 1)
  Clock Path Delay:     2.570ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X104Y40.BX     net (fanout=1)        1.257   gmii_rxd_1_IBUF
    SLICE_X104Y40.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.510ns logic, 1.257ns route)
                                                       (28.9% logic, 71.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y40.CLK    net (fanout=46)       0.959   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.227ns logic, 1.343ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.050ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.550ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Clock Path Delay:     1.300ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X104Y40.AX     net (fanout=1)        0.795   gmii_rxd_0_IBUF
    SLICE_X104Y40.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.430ns logic, 0.795ns route)
                                                       (35.1% logic, 64.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y40.CLK    net (fanout=46)       0.385   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.774ns logic, 0.526ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.632ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.727ns (Levels of Logic = 1)
  Clock Path Delay:     2.570ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X104Y40.AX     net (fanout=1)        1.170   gmii_rxd_0_IBUF
    SLICE_X104Y40.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.557ns logic, 1.170ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X104Y40.CLK    net (fanout=46)       0.959   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.227ns logic, 1.343ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.027ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.473ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.347ns (Levels of Logic = 1)
  Clock Path Delay:     1.345ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X105Y34.DX     net (fanout=1)        0.918   gmii_rx_dv_IBUF
    SLICE_X105Y34.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.429ns logic, 0.918ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y34.CLK    net (fanout=46)       0.430   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.774ns logic, 0.571ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.799ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.946ns (Levels of Logic = 1)
  Clock Path Delay:     2.622ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X105Y34.DX     net (fanout=1)        1.369   gmii_rx_dv_IBUF
    SLICE_X105Y34.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (0.577ns logic, 1.369ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y34.CLK    net (fanout=46)       1.011   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (1.227ns logic, 1.395ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.177ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.677ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.097ns (Levels of Logic = 1)
  Clock Path Delay:     1.299ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X105Y46.BX     net (fanout=1)        0.700   gmii_rx_er_IBUF
    SLICE_X105Y46.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.397ns logic, 0.700ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y46.CLK    net (fanout=46)       0.384   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.774ns logic, 0.525ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.475ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.568ns (Levels of Logic = 1)
  Clock Path Delay:     2.568ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X105Y46.BX     net (fanout=1)        1.018   gmii_rx_er_IBUF
    SLICE_X105Y46.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.568ns (0.550ns logic, 1.018ns route)
                                                       (35.1% logic, 64.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X105Y46.CLK    net (fanout=46)       0.957   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (1.227ns logic, 1.341ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.262ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.911ns|      5.810ns|            0|            1|        91979|        60219|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      5.810ns|          N/A|            1|            0|        60219|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.000ns|            0|            1|            0|      5736291|
| TS_CLK_125                    |      8.000ns|      7.994ns|          N/A|            1|            0|      5715541|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        20750|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    0.027(R)|      FAST  |    0.701(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.177(R)|      FAST  |    1.025(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.050(R)|      FAST  |    0.868(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.052(R)|      FAST  |    0.828(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.110(R)|      FAST  |    0.885(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |    0.054(R)|      FAST  |    0.693(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.241(R)|      FAST  |    1.075(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.105(R)|      FAST  |    0.852(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.068(R)|      FAST  |    0.809(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.038(R)|      FAST  |    0.762(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.283|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.810|         |         |         |
sys0_clkp      |    5.810|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.810|         |         |         |
sys0_clkp      |    5.810|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.368|         |         |         |
sys1_clkp      |    5.368|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.368|         |         |         |
sys1_clkp      |    5.368|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.724; Ideal Clock Offset To Actual Clock 0.600; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.038(R)|      FAST  |    0.762(R)|      SLOW  |    0.538|    1.738|       -0.600|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.038|         -  |       0.762|         -  |    0.538|    1.738|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.741; Ideal Clock Offset To Actual Clock 0.562; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.068(R)|      FAST  |    0.809(R)|      SLOW  |    0.568|    1.691|       -0.562|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.068|         -  |       0.809|         -  |    0.568|    1.691|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.747; Ideal Clock Offset To Actual Clock 0.522; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.105(R)|      FAST  |    0.852(R)|      SLOW  |    0.605|    1.648|       -0.522|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.105|         -  |       0.852|         -  |    0.605|    1.648|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.834; Ideal Clock Offset To Actual Clock 0.342; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.241(R)|      FAST  |    1.075(R)|      SLOW  |    0.741|    1.425|       -0.342|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.241|         -  |       1.075|         -  |    0.741|    1.425|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.747; Ideal Clock Offset To Actual Clock 0.681; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |    0.054(R)|      FAST  |    0.693(R)|      SLOW  |    0.446|    1.807|       -0.681|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.054|         -  |       0.693|         -  |    0.446|    1.807|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.775; Ideal Clock Offset To Actual Clock 0.502; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.110(R)|      FAST  |    0.885(R)|      SLOW  |    0.610|    1.615|       -0.502|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.110|         -  |       0.885|         -  |    0.610|    1.615|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.776; Ideal Clock Offset To Actual Clock 0.560; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.052(R)|      FAST  |    0.828(R)|      SLOW  |    0.552|    1.672|       -0.560|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.052|         -  |       0.828|         -  |    0.552|    1.672|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.818; Ideal Clock Offset To Actual Clock 0.541; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.050(R)|      FAST  |    0.868(R)|      SLOW  |    0.550|    1.632|       -0.541|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.050|         -  |       0.868|         -  |    0.550|    1.632|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.728; Ideal Clock Offset To Actual Clock 0.663; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    0.027(R)|      FAST  |    0.701(R)|      SLOW  |    0.473|    1.799|       -0.663|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.027|         -  |       0.701|         -  |    0.473|    1.799|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.848; Ideal Clock Offset To Actual Clock 0.399; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.177(R)|      FAST  |    1.025(R)|      SLOW  |    0.677|    1.475|       -0.399|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.177|         -  |       1.025|         -  |    0.677|    1.475|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 2  Score: 872  (Setup/Max: 810, Hold: 62)

Constraints cover 5898073 paths, 0 nets, and 204315 connections

Design statistics:
   Minimum period:   7.994ns{1}   (Maximum frequency: 125.094MHz)
   Minimum input required time before clock:   0.054ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 21 14:27:08 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1617 MB



