# Final Project: Noise Detector [WIP]
## VHDL Files
* Digital to Analog Converter: [dac_if.vhd](./Test-3/dac_if.vhd)
* PdmDes: [PdmDes.vhd](./Test-3/PdmDes.vhd)
* Siren: [siren.vhd](./Test-3/siren.vhd)
* Tone: [tone.vhd](./Test-3/tone.vhd)
* Trigger: [trigger.vhd](./Test-3/trigger.vhd)
* Wail: [wail.vhd](./Test-3/wail.vhd)

## Constraint Files
* Siren: [siren.xdc](./Test-3/siren.xdc)

## Required Hardware
* Pmod I2S
* Speaker with 3.5 mm connector
* Nexys A7-100T

## Block Diagram
The image below shows a block diagram of how the components are interconnected in VHDL
![This is an image](https://github.com/Arif12467/Digital-System-Design-AIA/blob/6f0d885db4483583b36218580d8c2fabab3ee80c/Final-Project/Photos/Block%20Diagram.png)

## Schematic in Vivado [WIP]
The image below shows a circuit schematic for how this system.
![This is an image]()

## Implemented Design in Vivado [WIP]
The image below shows the implemented design of the circuit in Vivado.
![This is an image]()
