|top
CLOCK_50 => CLOCK_50.IN1
KEY[1] => KEY[1].IN1
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
SW[0] => sw_dataOut.OUTPUTSELECT
HEX0[0] <= sevSegDec:s0.port1
HEX0[1] <= sevSegDec:s0.port1
HEX0[2] <= sevSegDec:s0.port1
HEX0[3] <= sevSegDec:s0.port1
HEX0[4] <= sevSegDec:s0.port1
HEX0[5] <= sevSegDec:s0.port1
HEX0[6] <= sevSegDec:s0.port1
HEX1[0] <= sevSegDec:s1.port1
HEX1[1] <= sevSegDec:s1.port1
HEX1[2] <= sevSegDec:s1.port1
HEX1[3] <= sevSegDec:s1.port1
HEX1[4] <= sevSegDec:s1.port1
HEX1[5] <= sevSegDec:s1.port1
HEX1[6] <= sevSegDec:s1.port1
HEX2[0] <= sevSegDec:s2.port1
HEX2[1] <= sevSegDec:s2.port1
HEX2[2] <= sevSegDec:s2.port1
HEX2[3] <= sevSegDec:s2.port1
HEX2[4] <= sevSegDec:s2.port1
HEX2[5] <= sevSegDec:s2.port1
HEX2[6] <= sevSegDec:s2.port1
HEX3[0] <= sevSegDec:s3.port1
HEX3[1] <= sevSegDec:s3.port1
HEX3[2] <= sevSegDec:s3.port1
HEX3[3] <= sevSegDec:s3.port1
HEX3[4] <= sevSegDec:s3.port1
HEX3[5] <= sevSegDec:s3.port1
HEX3[6] <= sevSegDec:s3.port1


|top|riscv_core:rv32i
clk => clock.IN12
rst_n => clear.IN6
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_address <= MEM_aluResult[2].DB_MAX_OUTPUT_PORT_TYPE
av_read_n <= MEM_signals[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => dmemOut.DATAB
av_readdata[1] => dmemOut.DATAB
av_readdata[2] => dmemOut.DATAB
av_readdata[3] => dmemOut.DATAB
av_readdata[4] => dmemOut.DATAB
av_readdata[5] => dmemOut.DATAB
av_readdata[6] => dmemOut.DATAB
av_readdata[7] => dmemOut.DATAB
av_readdata[8] => dmemOut.DATAB
av_readdata[9] => dmemOut.DATAB
av_readdata[10] => dmemOut.DATAB
av_readdata[11] => dmemOut.DATAB
av_readdata[12] => dmemOut.DATAB
av_readdata[13] => dmemOut.DATAB
av_readdata[14] => dmemOut.DATAB
av_readdata[15] => dmemOut.DATAB
av_readdata[16] => dmemOut.DATAB
av_readdata[17] => dmemOut.DATAB
av_readdata[18] => dmemOut.DATAB
av_readdata[19] => dmemOut.DATAB
av_readdata[20] => dmemOut.DATAB
av_readdata[21] => dmemOut.DATAB
av_readdata[22] => dmemOut.DATAB
av_readdata[23] => dmemOut.DATAB
av_readdata[24] => dmemOut.DATAB
av_readdata[25] => dmemOut.DATAB
av_readdata[26] => dmemOut.DATAB
av_readdata[27] => dmemOut.DATAB
av_readdata[28] => dmemOut.DATAB
av_readdata[29] => dmemOut.DATAB
av_readdata[30] => dmemOut.DATAB
av_readdata[31] => dmemOut.DATAB
av_write_n <= MEM_signals[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= MEM_dataB[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= MEM_dataB[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= MEM_dataB[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= MEM_dataB[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= MEM_dataB[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= MEM_dataB[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= MEM_dataB[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= MEM_dataB[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= MEM_dataB[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= MEM_dataB[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= MEM_dataB[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= MEM_dataB[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= MEM_dataB[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= MEM_dataB[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= MEM_dataB[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= MEM_dataB[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= MEM_dataB[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= MEM_dataB[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= MEM_dataB[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= MEM_dataB[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= MEM_dataB[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= MEM_dataB[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= MEM_dataB[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= MEM_dataB[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= MEM_dataB[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= MEM_dataB[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= MEM_dataB[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= MEM_dataB[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= MEM_dataB[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= MEM_dataB[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= MEM_dataB[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= MEM_dataB[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest => comb.IN1
av_waitrequest => comb.IN1
av_waitrequest => comb.IN1
av_waitrequest => comb.IN1
av_waitrequest => comb.IN1
dataOut[0] <= register:regOut.out
dataOut[1] <= register:regOut.out
dataOut[2] <= register:regOut.out
dataOut[3] <= register:regOut.out
dataOut[4] <= register:regOut.out
dataOut[5] <= register:regOut.out
dataOut[6] <= register:regOut.out
dataOut[7] <= register:regOut.out
dataOut[8] <= register:regOut.out
dataOut[9] <= register:regOut.out
dataOut[10] <= register:regOut.out
dataOut[11] <= register:regOut.out
dataOut[12] <= register:regOut.out
dataOut[13] <= register:regOut.out
dataOut[14] <= register:regOut.out
dataOut[15] <= register:regOut.out
dataOut[16] <= register:regOut.out
dataOut[17] <= register:regOut.out
dataOut[18] <= register:regOut.out
dataOut[19] <= register:regOut.out
dataOut[20] <= register:regOut.out
dataOut[21] <= register:regOut.out
dataOut[22] <= register:regOut.out
dataOut[23] <= register:regOut.out
dataOut[24] <= register:regOut.out
dataOut[25] <= register:regOut.out
dataOut[26] <= register:regOut.out
dataOut[27] <= register:regOut.out
dataOut[28] <= register:regOut.out
dataOut[29] <= register:regOut.out
dataOut[30] <= register:regOut.out
dataOut[31] <= register:regOut.out


|top|riscv_core:rv32i|register:regOut
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|pcIn_MUX:pcIn_MUX
pcIn_sel[0] => Mux0.IN2
pcIn_sel[0] => Mux1.IN2
pcIn_sel[0] => Mux2.IN2
pcIn_sel[0] => Mux3.IN2
pcIn_sel[0] => Mux4.IN2
pcIn_sel[0] => Mux5.IN2
pcIn_sel[0] => Mux6.IN2
pcIn_sel[0] => Mux7.IN2
pcIn_sel[0] => Mux8.IN2
pcIn_sel[0] => Mux9.IN2
pcIn_sel[0] => Mux10.IN2
pcIn_sel[0] => Mux11.IN2
pcIn_sel[0] => Mux12.IN2
pcIn_sel[0] => Mux13.IN2
pcIn_sel[0] => Mux14.IN2
pcIn_sel[0] => Mux15.IN2
pcIn_sel[0] => Mux16.IN2
pcIn_sel[0] => Mux17.IN2
pcIn_sel[0] => Mux18.IN2
pcIn_sel[0] => Mux19.IN2
pcIn_sel[0] => Mux20.IN2
pcIn_sel[0] => Mux21.IN2
pcIn_sel[0] => Mux22.IN2
pcIn_sel[0] => Mux23.IN2
pcIn_sel[0] => Mux24.IN2
pcIn_sel[0] => Mux25.IN2
pcIn_sel[0] => Mux26.IN2
pcIn_sel[0] => Mux27.IN2
pcIn_sel[0] => Mux28.IN2
pcIn_sel[0] => Mux29.IN2
pcIn_sel[0] => Mux30.IN2
pcIn_sel[0] => Mux31.IN2
pcIn_sel[1] => Mux0.IN1
pcIn_sel[1] => Mux1.IN1
pcIn_sel[1] => Mux2.IN1
pcIn_sel[1] => Mux3.IN1
pcIn_sel[1] => Mux4.IN1
pcIn_sel[1] => Mux5.IN1
pcIn_sel[1] => Mux6.IN1
pcIn_sel[1] => Mux7.IN1
pcIn_sel[1] => Mux8.IN1
pcIn_sel[1] => Mux9.IN1
pcIn_sel[1] => Mux10.IN1
pcIn_sel[1] => Mux11.IN1
pcIn_sel[1] => Mux12.IN1
pcIn_sel[1] => Mux13.IN1
pcIn_sel[1] => Mux14.IN1
pcIn_sel[1] => Mux15.IN1
pcIn_sel[1] => Mux16.IN1
pcIn_sel[1] => Mux17.IN1
pcIn_sel[1] => Mux18.IN1
pcIn_sel[1] => Mux19.IN1
pcIn_sel[1] => Mux20.IN1
pcIn_sel[1] => Mux21.IN1
pcIn_sel[1] => Mux22.IN1
pcIn_sel[1] => Mux23.IN1
pcIn_sel[1] => Mux24.IN1
pcIn_sel[1] => Mux25.IN1
pcIn_sel[1] => Mux26.IN1
pcIn_sel[1] => Mux27.IN1
pcIn_sel[1] => Mux28.IN1
pcIn_sel[1] => Mux29.IN1
pcIn_sel[1] => Mux30.IN1
pcIn_sel[1] => Mux31.IN1
in[0] => Mux31.IN3
in[1] => Mux30.IN3
in[2] => Mux29.IN3
in[3] => Mux28.IN3
in[4] => Mux27.IN3
in[5] => Mux26.IN3
in[6] => Mux25.IN3
in[7] => Mux24.IN3
in[8] => Mux23.IN3
in[9] => Mux22.IN3
in[10] => Mux21.IN3
in[11] => Mux20.IN3
in[12] => Mux19.IN3
in[13] => Mux18.IN3
in[14] => Mux17.IN3
in[15] => Mux16.IN3
in[16] => Mux15.IN3
in[17] => Mux14.IN3
in[18] => Mux13.IN3
in[19] => Mux12.IN3
in[20] => Mux11.IN3
in[21] => Mux10.IN3
in[22] => Mux9.IN3
in[23] => Mux8.IN3
in[24] => Mux7.IN3
in[25] => Mux6.IN3
in[26] => Mux5.IN3
in[27] => Mux4.IN3
in[28] => Mux3.IN3
in[29] => Mux2.IN3
in[30] => Mux1.IN3
in[31] => Mux0.IN3
in[32] => Mux31.IN5
in[33] => Mux30.IN5
in[34] => Mux29.IN5
in[35] => Mux28.IN5
in[36] => Mux27.IN5
in[37] => Mux26.IN5
in[38] => Mux25.IN5
in[39] => Mux24.IN5
in[40] => Mux23.IN5
in[41] => Mux22.IN5
in[42] => Mux21.IN5
in[43] => Mux20.IN5
in[44] => Mux19.IN5
in[45] => Mux18.IN5
in[46] => Mux17.IN5
in[47] => Mux16.IN5
in[48] => Mux15.IN5
in[49] => Mux14.IN5
in[50] => Mux13.IN5
in[51] => Mux12.IN5
in[52] => Mux11.IN5
in[53] => Mux10.IN5
in[54] => Mux9.IN5
in[55] => Mux8.IN5
in[56] => Mux7.IN5
in[57] => Mux6.IN5
in[58] => Mux5.IN5
in[59] => Mux4.IN5
in[60] => Mux3.IN5
in[61] => Mux2.IN5
in[62] => Mux1.IN5
in[63] => Mux0.IN5
in[64] => ~NO_FANOUT~
in[65] => ~NO_FANOUT~
in[66] => Mux31.IN4
in[67] => Mux30.IN4
in[68] => Mux29.IN4
in[69] => Mux28.IN4
in[70] => Mux27.IN4
in[71] => Mux26.IN4
in[72] => Mux25.IN4
in[73] => Mux24.IN4
in[74] => Mux23.IN4
in[75] => Mux22.IN4
in[76] => Mux21.IN4
in[77] => Mux20.IN4
in[78] => Mux19.IN4
in[79] => Mux18.IN4
in[80] => Mux17.IN4
in[81] => Mux16.IN4
in[82] => Mux15.IN4
in[83] => Mux14.IN4
in[84] => Mux13.IN4
in[85] => Mux12.IN4
in[86] => Mux11.IN4
in[87] => Mux10.IN4
in[88] => Mux9.IN4
in[89] => Mux8.IN4
in[90] => Mux7.IN4
in[91] => Mux6.IN4
in[92] => Mux5.IN4
in[93] => Mux4.IN4
in[94] => Mux3.IN4
in[95] => Mux0.IN4
in[95] => Mux1.IN4
in[95] => Mux2.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|register:pc
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|IRAM:imem
DOUT[0] <= MEM.DATAOUT
DOUT[1] <= MEM.DATAOUT1
DOUT[2] <= MEM.DATAOUT2
DOUT[3] <= MEM.DATAOUT3
DOUT[4] <= MEM.DATAOUT4
DOUT[5] <= MEM.DATAOUT5
DOUT[6] <= MEM.DATAOUT6
DOUT[7] <= MEM.DATAOUT7
DOUT[8] <= MEM.DATAOUT8
DOUT[9] <= MEM.DATAOUT9
DOUT[10] <= MEM.DATAOUT10
DOUT[11] <= MEM.DATAOUT11
DOUT[12] <= MEM.DATAOUT12
DOUT[13] <= MEM.DATAOUT13
DOUT[14] <= MEM.DATAOUT14
DOUT[15] <= MEM.DATAOUT15
DOUT[16] <= MEM.DATAOUT16
DOUT[17] <= MEM.DATAOUT17
DOUT[18] <= MEM.DATAOUT18
DOUT[19] <= MEM.DATAOUT19
DOUT[20] <= MEM.DATAOUT20
DOUT[21] <= MEM.DATAOUT21
DOUT[22] <= MEM.DATAOUT22
DOUT[23] <= MEM.DATAOUT23
DOUT[24] <= MEM.DATAOUT24
DOUT[25] <= MEM.DATAOUT25
DOUT[26] <= MEM.DATAOUT26
DOUT[27] <= MEM.DATAOUT27
DOUT[28] <= MEM.DATAOUT28
DOUT[29] <= MEM.DATAOUT29
DOUT[30] <= MEM.DATAOUT30
DOUT[31] <= MEM.DATAOUT31
ADDR[0] => MEM.waddr_a[0].DATAIN
ADDR[0] => MEM.WADDR
ADDR[0] => MEM.RADDR
ADDR[1] => MEM.waddr_a[1].DATAIN
ADDR[1] => MEM.WADDR1
ADDR[1] => MEM.RADDR1
ADDR[2] => MEM.waddr_a[2].DATAIN
ADDR[2] => MEM.WADDR2
ADDR[2] => MEM.RADDR2
ADDR[3] => MEM.waddr_a[3].DATAIN
ADDR[3] => MEM.WADDR3
ADDR[3] => MEM.RADDR3
ADDR[4] => MEM.waddr_a[4].DATAIN
ADDR[4] => MEM.WADDR4
ADDR[4] => MEM.RADDR4
ADDR[5] => MEM.waddr_a[5].DATAIN
ADDR[5] => MEM.WADDR5
ADDR[5] => MEM.RADDR5
ADDR[6] => MEM.waddr_a[6].DATAIN
ADDR[6] => MEM.WADDR6
ADDR[6] => MEM.RADDR6
ADDR[7] => MEM.waddr_a[7].DATAIN
ADDR[7] => MEM.WADDR7
ADDR[7] => MEM.RADDR7
DIN[0] => MEM.data_a[0].DATAIN
DIN[0] => MEM.DATAIN
DIN[1] => MEM.data_a[1].DATAIN
DIN[1] => MEM.DATAIN1
DIN[2] => MEM.data_a[2].DATAIN
DIN[2] => MEM.DATAIN2
DIN[3] => MEM.data_a[3].DATAIN
DIN[3] => MEM.DATAIN3
DIN[4] => MEM.data_a[4].DATAIN
DIN[4] => MEM.DATAIN4
DIN[5] => MEM.data_a[5].DATAIN
DIN[5] => MEM.DATAIN5
DIN[6] => MEM.data_a[6].DATAIN
DIN[6] => MEM.DATAIN6
DIN[7] => MEM.data_a[7].DATAIN
DIN[7] => MEM.DATAIN7
DIN[8] => MEM.data_a[8].DATAIN
DIN[8] => MEM.DATAIN8
DIN[9] => MEM.data_a[9].DATAIN
DIN[9] => MEM.DATAIN9
DIN[10] => MEM.data_a[10].DATAIN
DIN[10] => MEM.DATAIN10
DIN[11] => MEM.data_a[11].DATAIN
DIN[11] => MEM.DATAIN11
DIN[12] => MEM.data_a[12].DATAIN
DIN[12] => MEM.DATAIN12
DIN[13] => MEM.data_a[13].DATAIN
DIN[13] => MEM.DATAIN13
DIN[14] => MEM.data_a[14].DATAIN
DIN[14] => MEM.DATAIN14
DIN[15] => MEM.data_a[15].DATAIN
DIN[15] => MEM.DATAIN15
DIN[16] => MEM.data_a[16].DATAIN
DIN[16] => MEM.DATAIN16
DIN[17] => MEM.data_a[17].DATAIN
DIN[17] => MEM.DATAIN17
DIN[18] => MEM.data_a[18].DATAIN
DIN[18] => MEM.DATAIN18
DIN[19] => MEM.data_a[19].DATAIN
DIN[19] => MEM.DATAIN19
DIN[20] => MEM.data_a[20].DATAIN
DIN[20] => MEM.DATAIN20
DIN[21] => MEM.data_a[21].DATAIN
DIN[21] => MEM.DATAIN21
DIN[22] => MEM.data_a[22].DATAIN
DIN[22] => MEM.DATAIN22
DIN[23] => MEM.data_a[23].DATAIN
DIN[23] => MEM.DATAIN23
DIN[24] => MEM.data_a[24].DATAIN
DIN[24] => MEM.DATAIN24
DIN[25] => MEM.data_a[25].DATAIN
DIN[25] => MEM.DATAIN25
DIN[26] => MEM.data_a[26].DATAIN
DIN[26] => MEM.DATAIN26
DIN[27] => MEM.data_a[27].DATAIN
DIN[27] => MEM.DATAIN27
DIN[28] => MEM.data_a[28].DATAIN
DIN[28] => MEM.DATAIN28
DIN[29] => MEM.data_a[29].DATAIN
DIN[29] => MEM.DATAIN29
DIN[30] => MEM.data_a[30].DATAIN
DIN[30] => MEM.DATAIN30
DIN[31] => MEM.data_a[31].DATAIN
DIN[31] => MEM.DATAIN31
wren => MEM.we_a.DATAIN
wren => MEM.WE
clock => MEM.we_a.CLK
clock => MEM.waddr_a[7].CLK
clock => MEM.waddr_a[6].CLK
clock => MEM.waddr_a[5].CLK
clock => MEM.waddr_a[4].CLK
clock => MEM.waddr_a[3].CLK
clock => MEM.waddr_a[2].CLK
clock => MEM.waddr_a[1].CLK
clock => MEM.waddr_a[0].CLK
clock => MEM.data_a[31].CLK
clock => MEM.data_a[30].CLK
clock => MEM.data_a[29].CLK
clock => MEM.data_a[28].CLK
clock => MEM.data_a[27].CLK
clock => MEM.data_a[26].CLK
clock => MEM.data_a[25].CLK
clock => MEM.data_a[24].CLK
clock => MEM.data_a[23].CLK
clock => MEM.data_a[22].CLK
clock => MEM.data_a[21].CLK
clock => MEM.data_a[20].CLK
clock => MEM.data_a[19].CLK
clock => MEM.data_a[18].CLK
clock => MEM.data_a[17].CLK
clock => MEM.data_a[16].CLK
clock => MEM.data_a[15].CLK
clock => MEM.data_a[14].CLK
clock => MEM.data_a[13].CLK
clock => MEM.data_a[12].CLK
clock => MEM.data_a[11].CLK
clock => MEM.data_a[10].CLK
clock => MEM.data_a[9].CLK
clock => MEM.data_a[8].CLK
clock => MEM.data_a[7].CLK
clock => MEM.data_a[6].CLK
clock => MEM.data_a[5].CLK
clock => MEM.data_a[4].CLK
clock => MEM.data_a[3].CLK
clock => MEM.data_a[2].CLK
clock => MEM.data_a[1].CLK
clock => MEM.data_a[0].CLK
clock => MEM.CLK0


|top|riscv_core:rv32i|register:IF_ID
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
data[32] => out[32]~reg0.DATAIN
data[33] => out[33]~reg0.DATAIN
data[34] => out[34]~reg0.DATAIN
data[35] => out[35]~reg0.DATAIN
data[36] => out[36]~reg0.DATAIN
data[37] => out[37]~reg0.DATAIN
data[38] => out[38]~reg0.DATAIN
data[39] => out[39]~reg0.DATAIN
data[40] => out[40]~reg0.DATAIN
data[41] => out[41]~reg0.DATAIN
data[42] => out[42]~reg0.DATAIN
data[43] => out[43]~reg0.DATAIN
data[44] => out[44]~reg0.DATAIN
data[45] => out[45]~reg0.DATAIN
data[46] => out[46]~reg0.DATAIN
data[47] => out[47]~reg0.DATAIN
data[48] => out[48]~reg0.DATAIN
data[49] => out[49]~reg0.DATAIN
data[50] => out[50]~reg0.DATAIN
data[51] => out[51]~reg0.DATAIN
data[52] => out[52]~reg0.DATAIN
data[53] => out[53]~reg0.DATAIN
data[54] => out[54]~reg0.DATAIN
data[55] => out[55]~reg0.DATAIN
data[56] => out[56]~reg0.DATAIN
data[57] => out[57]~reg0.DATAIN
data[58] => out[58]~reg0.DATAIN
data[59] => out[59]~reg0.DATAIN
data[60] => out[60]~reg0.DATAIN
data[61] => out[61]~reg0.DATAIN
data[62] => out[62]~reg0.DATAIN
data[63] => out[63]~reg0.DATAIN
data[64] => out[64]~reg0.DATAIN
data[65] => out[65]~reg0.DATAIN
data[66] => out[66]~reg0.DATAIN
data[67] => out[67]~reg0.DATAIN
data[68] => out[68]~reg0.DATAIN
data[69] => out[69]~reg0.DATAIN
data[70] => out[70]~reg0.DATAIN
data[71] => out[71]~reg0.DATAIN
data[72] => out[72]~reg0.DATAIN
data[73] => out[73]~reg0.DATAIN
data[74] => out[74]~reg0.DATAIN
data[75] => out[75]~reg0.DATAIN
data[76] => out[76]~reg0.DATAIN
data[77] => out[77]~reg0.DATAIN
data[78] => out[78]~reg0.DATAIN
data[79] => out[79]~reg0.DATAIN
data[80] => out[80]~reg0.DATAIN
data[81] => out[81]~reg0.DATAIN
data[82] => out[82]~reg0.DATAIN
data[83] => out[83]~reg0.DATAIN
data[84] => out[84]~reg0.DATAIN
data[85] => out[85]~reg0.DATAIN
data[86] => out[86]~reg0.DATAIN
data[87] => out[87]~reg0.DATAIN
data[88] => out[88]~reg0.DATAIN
data[89] => out[89]~reg0.DATAIN
data[90] => out[90]~reg0.DATAIN
data[91] => out[91]~reg0.DATAIN
data[92] => out[92]~reg0.DATAIN
data[93] => out[93]~reg0.DATAIN
data[94] => out[94]~reg0.DATAIN
data[95] => out[95]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[95]~reg0.ENA
enable => out[94]~reg0.ENA
enable => out[93]~reg0.ENA
enable => out[92]~reg0.ENA
enable => out[91]~reg0.ENA
enable => out[90]~reg0.ENA
enable => out[89]~reg0.ENA
enable => out[88]~reg0.ENA
enable => out[87]~reg0.ENA
enable => out[86]~reg0.ENA
enable => out[85]~reg0.ENA
enable => out[84]~reg0.ENA
enable => out[83]~reg0.ENA
enable => out[82]~reg0.ENA
enable => out[81]~reg0.ENA
enable => out[80]~reg0.ENA
enable => out[79]~reg0.ENA
enable => out[78]~reg0.ENA
enable => out[77]~reg0.ENA
enable => out[76]~reg0.ENA
enable => out[75]~reg0.ENA
enable => out[74]~reg0.ENA
enable => out[73]~reg0.ENA
enable => out[72]~reg0.ENA
enable => out[71]~reg0.ENA
enable => out[70]~reg0.ENA
enable => out[69]~reg0.ENA
enable => out[68]~reg0.ENA
enable => out[67]~reg0.ENA
enable => out[66]~reg0.ENA
enable => out[65]~reg0.ENA
enable => out[64]~reg0.ENA
enable => out[63]~reg0.ENA
enable => out[62]~reg0.ENA
enable => out[61]~reg0.ENA
enable => out[60]~reg0.ENA
enable => out[59]~reg0.ENA
enable => out[58]~reg0.ENA
enable => out[57]~reg0.ENA
enable => out[56]~reg0.ENA
enable => out[55]~reg0.ENA
enable => out[54]~reg0.ENA
enable => out[53]~reg0.ENA
enable => out[52]~reg0.ENA
enable => out[51]~reg0.ENA
enable => out[50]~reg0.ENA
enable => out[49]~reg0.ENA
enable => out[48]~reg0.ENA
enable => out[47]~reg0.ENA
enable => out[46]~reg0.ENA
enable => out[45]~reg0.ENA
enable => out[44]~reg0.ENA
enable => out[43]~reg0.ENA
enable => out[42]~reg0.ENA
enable => out[41]~reg0.ENA
enable => out[40]~reg0.ENA
enable => out[39]~reg0.ENA
enable => out[38]~reg0.ENA
enable => out[37]~reg0.ENA
enable => out[36]~reg0.ENA
enable => out[35]~reg0.ENA
enable => out[34]~reg0.ENA
enable => out[33]~reg0.ENA
enable => out[32]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => out[32]~reg0.CLK
clock => out[33]~reg0.CLK
clock => out[34]~reg0.CLK
clock => out[35]~reg0.CLK
clock => out[36]~reg0.CLK
clock => out[37]~reg0.CLK
clock => out[38]~reg0.CLK
clock => out[39]~reg0.CLK
clock => out[40]~reg0.CLK
clock => out[41]~reg0.CLK
clock => out[42]~reg0.CLK
clock => out[43]~reg0.CLK
clock => out[44]~reg0.CLK
clock => out[45]~reg0.CLK
clock => out[46]~reg0.CLK
clock => out[47]~reg0.CLK
clock => out[48]~reg0.CLK
clock => out[49]~reg0.CLK
clock => out[50]~reg0.CLK
clock => out[51]~reg0.CLK
clock => out[52]~reg0.CLK
clock => out[53]~reg0.CLK
clock => out[54]~reg0.CLK
clock => out[55]~reg0.CLK
clock => out[56]~reg0.CLK
clock => out[57]~reg0.CLK
clock => out[58]~reg0.CLK
clock => out[59]~reg0.CLK
clock => out[60]~reg0.CLK
clock => out[61]~reg0.CLK
clock => out[62]~reg0.CLK
clock => out[63]~reg0.CLK
clock => out[64]~reg0.CLK
clock => out[65]~reg0.CLK
clock => out[66]~reg0.CLK
clock => out[67]~reg0.CLK
clock => out[68]~reg0.CLK
clock => out[69]~reg0.CLK
clock => out[70]~reg0.CLK
clock => out[71]~reg0.CLK
clock => out[72]~reg0.CLK
clock => out[73]~reg0.CLK
clock => out[74]~reg0.CLK
clock => out[75]~reg0.CLK
clock => out[76]~reg0.CLK
clock => out[77]~reg0.CLK
clock => out[78]~reg0.CLK
clock => out[79]~reg0.CLK
clock => out[80]~reg0.CLK
clock => out[81]~reg0.CLK
clock => out[82]~reg0.CLK
clock => out[83]~reg0.CLK
clock => out[84]~reg0.CLK
clock => out[85]~reg0.CLK
clock => out[86]~reg0.CLK
clock => out[87]~reg0.CLK
clock => out[88]~reg0.CLK
clock => out[89]~reg0.CLK
clock => out[90]~reg0.CLK
clock => out[91]~reg0.CLK
clock => out[92]~reg0.CLK
clock => out[93]~reg0.CLK
clock => out[94]~reg0.CLK
clock => out[95]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
clear => out[32]~reg0.ACLR
clear => out[33]~reg0.ACLR
clear => out[34]~reg0.ACLR
clear => out[35]~reg0.ACLR
clear => out[36]~reg0.ACLR
clear => out[37]~reg0.ACLR
clear => out[38]~reg0.ACLR
clear => out[39]~reg0.ACLR
clear => out[40]~reg0.ACLR
clear => out[41]~reg0.ACLR
clear => out[42]~reg0.ACLR
clear => out[43]~reg0.ACLR
clear => out[44]~reg0.ACLR
clear => out[45]~reg0.ACLR
clear => out[46]~reg0.ACLR
clear => out[47]~reg0.ACLR
clear => out[48]~reg0.ACLR
clear => out[49]~reg0.ACLR
clear => out[50]~reg0.ACLR
clear => out[51]~reg0.ACLR
clear => out[52]~reg0.ACLR
clear => out[53]~reg0.ACLR
clear => out[54]~reg0.ACLR
clear => out[55]~reg0.ACLR
clear => out[56]~reg0.ACLR
clear => out[57]~reg0.ACLR
clear => out[58]~reg0.ACLR
clear => out[59]~reg0.ACLR
clear => out[60]~reg0.ACLR
clear => out[61]~reg0.ACLR
clear => out[62]~reg0.ACLR
clear => out[63]~reg0.ACLR
clear => out[64]~reg0.ACLR
clear => out[65]~reg0.ACLR
clear => out[66]~reg0.ACLR
clear => out[67]~reg0.ACLR
clear => out[68]~reg0.ACLR
clear => out[69]~reg0.ACLR
clear => out[70]~reg0.ACLR
clear => out[71]~reg0.ACLR
clear => out[72]~reg0.ACLR
clear => out[73]~reg0.ACLR
clear => out[74]~reg0.ACLR
clear => out[75]~reg0.ACLR
clear => out[76]~reg0.ACLR
clear => out[77]~reg0.ACLR
clear => out[78]~reg0.ACLR
clear => out[79]~reg0.ACLR
clear => out[80]~reg0.ACLR
clear => out[81]~reg0.ACLR
clear => out[82]~reg0.ACLR
clear => out[83]~reg0.ACLR
clear => out[84]~reg0.ACLR
clear => out[85]~reg0.ACLR
clear => out[86]~reg0.ACLR
clear => out[87]~reg0.ACLR
clear => out[88]~reg0.ACLR
clear => out[89]~reg0.ACLR
clear => out[90]~reg0.ACLR
clear => out[91]~reg0.ACLR
clear => out[92]~reg0.ACLR
clear => out[93]~reg0.ACLR
clear => out[94]~reg0.ACLR
clear => out[95]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[64] <= out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[65] <= out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[66] <= out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[67] <= out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[68] <= out[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[69] <= out[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[70] <= out[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[71] <= out[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[72] <= out[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[73] <= out[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[74] <= out[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[75] <= out[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[76] <= out[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[77] <= out[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[78] <= out[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[79] <= out[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[80] <= out[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[81] <= out[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[82] <= out[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[83] <= out[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[84] <= out[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[85] <= out[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[86] <= out[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[87] <= out[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[88] <= out[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[89] <= out[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[90] <= out[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[91] <= out[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[92] <= out[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[93] <= out[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[94] <= out[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[95] <= out[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|regFile:rf
clock => dataB[0]~reg0.CLK
clock => dataB[1]~reg0.CLK
clock => dataB[2]~reg0.CLK
clock => dataB[3]~reg0.CLK
clock => dataB[4]~reg0.CLK
clock => dataB[5]~reg0.CLK
clock => dataB[6]~reg0.CLK
clock => dataB[7]~reg0.CLK
clock => dataB[8]~reg0.CLK
clock => dataB[9]~reg0.CLK
clock => dataB[10]~reg0.CLK
clock => dataB[11]~reg0.CLK
clock => dataB[12]~reg0.CLK
clock => dataB[13]~reg0.CLK
clock => dataB[14]~reg0.CLK
clock => dataB[15]~reg0.CLK
clock => dataB[16]~reg0.CLK
clock => dataB[17]~reg0.CLK
clock => dataB[18]~reg0.CLK
clock => dataB[19]~reg0.CLK
clock => dataB[20]~reg0.CLK
clock => dataB[21]~reg0.CLK
clock => dataB[22]~reg0.CLK
clock => dataB[23]~reg0.CLK
clock => dataB[24]~reg0.CLK
clock => dataB[25]~reg0.CLK
clock => dataB[26]~reg0.CLK
clock => dataB[27]~reg0.CLK
clock => dataB[28]~reg0.CLK
clock => dataB[29]~reg0.CLK
clock => dataB[30]~reg0.CLK
clock => dataB[31]~reg0.CLK
clock => dataA[0]~reg0.CLK
clock => dataA[1]~reg0.CLK
clock => dataA[2]~reg0.CLK
clock => dataA[3]~reg0.CLK
clock => dataA[4]~reg0.CLK
clock => dataA[5]~reg0.CLK
clock => dataA[6]~reg0.CLK
clock => dataA[7]~reg0.CLK
clock => dataA[8]~reg0.CLK
clock => dataA[9]~reg0.CLK
clock => dataA[10]~reg0.CLK
clock => dataA[11]~reg0.CLK
clock => dataA[12]~reg0.CLK
clock => dataA[13]~reg0.CLK
clock => dataA[14]~reg0.CLK
clock => dataA[15]~reg0.CLK
clock => dataA[16]~reg0.CLK
clock => dataA[17]~reg0.CLK
clock => dataA[18]~reg0.CLK
clock => dataA[19]~reg0.CLK
clock => dataA[20]~reg0.CLK
clock => dataA[21]~reg0.CLK
clock => dataA[22]~reg0.CLK
clock => dataA[23]~reg0.CLK
clock => dataA[24]~reg0.CLK
clock => dataA[25]~reg0.CLK
clock => dataA[26]~reg0.CLK
clock => dataA[27]~reg0.CLK
clock => dataA[28]~reg0.CLK
clock => dataA[29]~reg0.CLK
clock => dataA[30]~reg0.CLK
clock => dataA[31]~reg0.CLK
clock => registers.we_a.CLK
clock => registers.waddr_a[4].CLK
clock => registers.waddr_a[3].CLK
clock => registers.waddr_a[2].CLK
clock => registers.waddr_a[1].CLK
clock => registers.waddr_a[0].CLK
clock => registers.data_a[31].CLK
clock => registers.data_a[30].CLK
clock => registers.data_a[29].CLK
clock => registers.data_a[28].CLK
clock => registers.data_a[27].CLK
clock => registers.data_a[26].CLK
clock => registers.data_a[25].CLK
clock => registers.data_a[24].CLK
clock => registers.data_a[23].CLK
clock => registers.data_a[22].CLK
clock => registers.data_a[21].CLK
clock => registers.data_a[20].CLK
clock => registers.data_a[19].CLK
clock => registers.data_a[18].CLK
clock => registers.data_a[17].CLK
clock => registers.data_a[16].CLK
clock => registers.data_a[15].CLK
clock => registers.data_a[14].CLK
clock => registers.data_a[13].CLK
clock => registers.data_a[12].CLK
clock => registers.data_a[11].CLK
clock => registers.data_a[10].CLK
clock => registers.data_a[9].CLK
clock => registers.data_a[8].CLK
clock => registers.data_a[7].CLK
clock => registers.data_a[6].CLK
clock => registers.data_a[5].CLK
clock => registers.data_a[4].CLK
clock => registers.data_a[3].CLK
clock => registers.data_a[2].CLK
clock => registers.data_a[1].CLK
clock => registers.data_a[0].CLK
clock => registers.CLK0
regWriteEnable => always0.IN1
addrA[0] => registers.RADDR
addrA[1] => registers.RADDR1
addrA[2] => registers.RADDR2
addrA[3] => registers.RADDR3
addrA[4] => registers.RADDR4
addrB[0] => registers.PORTBRADDR
addrB[1] => registers.PORTBRADDR1
addrB[2] => registers.PORTBRADDR2
addrB[3] => registers.PORTBRADDR3
addrB[4] => registers.PORTBRADDR4
addrD[0] => registers.waddr_a[0].DATAIN
addrD[0] => Equal0.IN4
addrD[0] => registers.WADDR
addrD[1] => registers.waddr_a[1].DATAIN
addrD[1] => Equal0.IN3
addrD[1] => registers.WADDR1
addrD[2] => registers.waddr_a[2].DATAIN
addrD[2] => Equal0.IN2
addrD[2] => registers.WADDR2
addrD[3] => registers.waddr_a[3].DATAIN
addrD[3] => Equal0.IN1
addrD[3] => registers.WADDR3
addrD[4] => registers.waddr_a[4].DATAIN
addrD[4] => Equal0.IN0
addrD[4] => registers.WADDR4
dataD[0] => registers.data_a[0].DATAIN
dataD[0] => registers.DATAIN
dataD[1] => registers.data_a[1].DATAIN
dataD[1] => registers.DATAIN1
dataD[2] => registers.data_a[2].DATAIN
dataD[2] => registers.DATAIN2
dataD[3] => registers.data_a[3].DATAIN
dataD[3] => registers.DATAIN3
dataD[4] => registers.data_a[4].DATAIN
dataD[4] => registers.DATAIN4
dataD[5] => registers.data_a[5].DATAIN
dataD[5] => registers.DATAIN5
dataD[6] => registers.data_a[6].DATAIN
dataD[6] => registers.DATAIN6
dataD[7] => registers.data_a[7].DATAIN
dataD[7] => registers.DATAIN7
dataD[8] => registers.data_a[8].DATAIN
dataD[8] => registers.DATAIN8
dataD[9] => registers.data_a[9].DATAIN
dataD[9] => registers.DATAIN9
dataD[10] => registers.data_a[10].DATAIN
dataD[10] => registers.DATAIN10
dataD[11] => registers.data_a[11].DATAIN
dataD[11] => registers.DATAIN11
dataD[12] => registers.data_a[12].DATAIN
dataD[12] => registers.DATAIN12
dataD[13] => registers.data_a[13].DATAIN
dataD[13] => registers.DATAIN13
dataD[14] => registers.data_a[14].DATAIN
dataD[14] => registers.DATAIN14
dataD[15] => registers.data_a[15].DATAIN
dataD[15] => registers.DATAIN15
dataD[16] => registers.data_a[16].DATAIN
dataD[16] => registers.DATAIN16
dataD[17] => registers.data_a[17].DATAIN
dataD[17] => registers.DATAIN17
dataD[18] => registers.data_a[18].DATAIN
dataD[18] => registers.DATAIN18
dataD[19] => registers.data_a[19].DATAIN
dataD[19] => registers.DATAIN19
dataD[20] => registers.data_a[20].DATAIN
dataD[20] => registers.DATAIN20
dataD[21] => registers.data_a[21].DATAIN
dataD[21] => registers.DATAIN21
dataD[22] => registers.data_a[22].DATAIN
dataD[22] => registers.DATAIN22
dataD[23] => registers.data_a[23].DATAIN
dataD[23] => registers.DATAIN23
dataD[24] => registers.data_a[24].DATAIN
dataD[24] => registers.DATAIN24
dataD[25] => registers.data_a[25].DATAIN
dataD[25] => registers.DATAIN25
dataD[26] => registers.data_a[26].DATAIN
dataD[26] => registers.DATAIN26
dataD[27] => registers.data_a[27].DATAIN
dataD[27] => registers.DATAIN27
dataD[28] => registers.data_a[28].DATAIN
dataD[28] => registers.DATAIN28
dataD[29] => registers.data_a[29].DATAIN
dataD[29] => registers.DATAIN29
dataD[30] => registers.data_a[30].DATAIN
dataD[30] => registers.DATAIN30
dataD[31] => registers.data_a[31].DATAIN
dataD[31] => registers.DATAIN31
dataA[0] <= dataA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[1] <= dataA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[2] <= dataA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[3] <= dataA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[4] <= dataA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[5] <= dataA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[6] <= dataA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[7] <= dataA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[8] <= dataA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[9] <= dataA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[10] <= dataA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[11] <= dataA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[12] <= dataA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[13] <= dataA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[14] <= dataA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[15] <= dataA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[16] <= dataA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[17] <= dataA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[18] <= dataA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[19] <= dataA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[20] <= dataA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[21] <= dataA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[22] <= dataA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[23] <= dataA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[24] <= dataA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[25] <= dataA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[26] <= dataA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[27] <= dataA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[28] <= dataA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[29] <= dataA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[30] <= dataA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataA[31] <= dataA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[0] <= dataB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[1] <= dataB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[2] <= dataB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[3] <= dataB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[4] <= dataB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[5] <= dataB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[6] <= dataB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[7] <= dataB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[8] <= dataB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[9] <= dataB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[10] <= dataB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[11] <= dataB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[12] <= dataB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[13] <= dataB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[14] <= dataB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[15] <= dataB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[16] <= dataB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[17] <= dataB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[18] <= dataB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[19] <= dataB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[20] <= dataB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[21] <= dataB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[22] <= dataB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[23] <= dataB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[24] <= dataB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[25] <= dataB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[26] <= dataB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[27] <= dataB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[28] <= dataB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[29] <= dataB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[30] <= dataB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataB[31] <= dataB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|immGen:immGen
I[0] => ~NO_FANOUT~
I[1] => ~NO_FANOUT~
I[2] => ~NO_FANOUT~
I[3] => ~NO_FANOUT~
I[4] => ~NO_FANOUT~
I[5] => ~NO_FANOUT~
I[6] => ~NO_FANOUT~
I[7] => Mux19.IN7
I[7] => Mux24.IN7
I[8] => Mux23.IN6
I[8] => Mux23.IN7
I[9] => Mux22.IN6
I[9] => Mux22.IN7
I[10] => Mux21.IN6
I[10] => Mux21.IN7
I[11] => Mux20.IN6
I[11] => Mux20.IN7
I[12] => Mux18.IN6
I[12] => Mux18.IN7
I[13] => Mux17.IN6
I[13] => Mux17.IN7
I[14] => Mux16.IN6
I[14] => Mux16.IN7
I[15] => Mux15.IN6
I[15] => Mux15.IN7
I[16] => Mux14.IN6
I[16] => Mux14.IN7
I[17] => Mux13.IN6
I[17] => Mux13.IN7
I[18] => Mux12.IN6
I[18] => Mux12.IN7
I[19] => Mux11.IN6
I[19] => Mux11.IN7
I[20] => Mux10.IN7
I[20] => Mux19.IN6
I[20] => Mux24.IN6
I[21] => Mux9.IN7
I[21] => Mux23.IN4
I[21] => Mux23.IN5
I[22] => Mux8.IN7
I[22] => Mux22.IN4
I[22] => Mux22.IN5
I[23] => Mux7.IN7
I[23] => Mux21.IN4
I[23] => Mux21.IN5
I[24] => Mux6.IN7
I[24] => Mux20.IN4
I[24] => Mux20.IN5
I[25] => Mux5.IN7
I[25] => imm.DATAA
I[26] => Mux4.IN7
I[26] => imm.DATAA
I[27] => Mux3.IN7
I[27] => imm.DATAA
I[28] => Mux2.IN7
I[28] => imm.DATAA
I[29] => Mux1.IN7
I[29] => imm.DATAA
I[30] => Mux0.IN7
I[30] => imm.DATAA
I[31] => imm.DATAA
I[31] => Mux0.IN3
I[31] => Mux0.IN4
I[31] => Mux0.IN5
I[31] => Mux0.IN6
I[31] => Mux1.IN3
I[31] => Mux1.IN4
I[31] => Mux1.IN5
I[31] => Mux1.IN6
I[31] => Mux2.IN3
I[31] => Mux2.IN4
I[31] => Mux2.IN5
I[31] => Mux2.IN6
I[31] => Mux3.IN3
I[31] => Mux3.IN4
I[31] => Mux3.IN5
I[31] => Mux3.IN6
I[31] => Mux4.IN3
I[31] => Mux4.IN4
I[31] => Mux4.IN5
I[31] => Mux4.IN6
I[31] => Mux5.IN3
I[31] => Mux5.IN4
I[31] => Mux5.IN5
I[31] => Mux5.IN6
I[31] => Mux6.IN3
I[31] => Mux6.IN4
I[31] => Mux6.IN5
I[31] => Mux6.IN6
I[31] => Mux7.IN3
I[31] => Mux7.IN4
I[31] => Mux7.IN5
I[31] => Mux7.IN6
I[31] => Mux8.IN3
I[31] => Mux8.IN4
I[31] => Mux8.IN5
I[31] => Mux8.IN6
I[31] => Mux9.IN3
I[31] => Mux9.IN4
I[31] => Mux9.IN5
I[31] => Mux9.IN6
I[31] => Mux10.IN3
I[31] => Mux10.IN4
I[31] => Mux10.IN5
I[31] => Mux10.IN6
I[31] => Mux11.IN3
I[31] => Mux11.IN4
I[31] => Mux11.IN5
I[31] => Mux12.IN3
I[31] => Mux12.IN4
I[31] => Mux12.IN5
I[31] => Mux13.IN3
I[31] => Mux13.IN4
I[31] => Mux13.IN5
I[31] => Mux14.IN3
I[31] => Mux14.IN4
I[31] => Mux14.IN5
I[31] => Mux15.IN3
I[31] => Mux15.IN4
I[31] => Mux15.IN5
I[31] => Mux16.IN3
I[31] => Mux16.IN4
I[31] => Mux16.IN5
I[31] => Mux17.IN3
I[31] => Mux17.IN4
I[31] => Mux17.IN5
I[31] => Mux18.IN3
I[31] => Mux18.IN4
I[31] => Mux18.IN5
I[31] => Mux19.IN4
I[31] => Mux19.IN5
immSel[0] => Mux0.IN10
immSel[0] => Mux1.IN10
immSel[0] => Mux2.IN10
immSel[0] => Mux3.IN10
immSel[0] => Mux4.IN10
immSel[0] => Mux5.IN10
immSel[0] => Mux6.IN10
immSel[0] => Mux7.IN10
immSel[0] => Mux8.IN10
immSel[0] => Mux9.IN10
immSel[0] => Mux10.IN10
immSel[0] => Mux11.IN10
immSel[0] => Mux12.IN10
immSel[0] => Mux13.IN10
immSel[0] => Mux14.IN10
immSel[0] => Mux15.IN10
immSel[0] => Mux16.IN10
immSel[0] => Mux17.IN10
immSel[0] => Mux18.IN10
immSel[0] => Mux19.IN10
immSel[0] => Decoder0.IN2
immSel[0] => Mux20.IN10
immSel[0] => Mux21.IN10
immSel[0] => Mux22.IN10
immSel[0] => Mux23.IN10
immSel[0] => Mux24.IN10
immSel[1] => Mux0.IN9
immSel[1] => Mux1.IN9
immSel[1] => Mux2.IN9
immSel[1] => Mux3.IN9
immSel[1] => Mux4.IN9
immSel[1] => Mux5.IN9
immSel[1] => Mux6.IN9
immSel[1] => Mux7.IN9
immSel[1] => Mux8.IN9
immSel[1] => Mux9.IN9
immSel[1] => Mux10.IN9
immSel[1] => Mux11.IN9
immSel[1] => Mux12.IN9
immSel[1] => Mux13.IN9
immSel[1] => Mux14.IN9
immSel[1] => Mux15.IN9
immSel[1] => Mux16.IN9
immSel[1] => Mux17.IN9
immSel[1] => Mux18.IN9
immSel[1] => Mux19.IN9
immSel[1] => Decoder0.IN1
immSel[1] => Mux20.IN9
immSel[1] => Mux21.IN9
immSel[1] => Mux22.IN9
immSel[1] => Mux23.IN9
immSel[1] => Mux24.IN9
immSel[2] => imm.OUTPUTSELECT
immSel[2] => Mux0.IN8
immSel[2] => Mux1.IN8
immSel[2] => Mux2.IN8
immSel[2] => Mux3.IN8
immSel[2] => Mux4.IN8
immSel[2] => Mux5.IN8
immSel[2] => Mux6.IN8
immSel[2] => Mux7.IN8
immSel[2] => Mux8.IN8
immSel[2] => Mux9.IN8
immSel[2] => Mux10.IN8
immSel[2] => Mux11.IN8
immSel[2] => Mux12.IN8
immSel[2] => Mux13.IN8
immSel[2] => Mux14.IN8
immSel[2] => Mux15.IN8
immSel[2] => Mux16.IN8
immSel[2] => Mux17.IN8
immSel[2] => Mux18.IN8
immSel[2] => Mux19.IN8
immSel[2] => Decoder0.IN0
immSel[2] => Mux20.IN8
immSel[2] => Mux21.IN8
immSel[2] => Mux22.IN8
immSel[2] => Mux23.IN8
immSel[2] => Mux24.IN8
imm[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= imm.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|controlUnit:CU
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN2
opcode[0] => Equal2.IN1
opcode[0] => Equal3.IN2
opcode[0] => Equal4.IN3
opcode[0] => Equal5.IN4
opcode[0] => Equal6.IN3
opcode[0] => Equal7.IN5
opcode[0] => Equal8.IN4
opcode[0] => Equal9.IN3
opcode[0] => Equal10.IN2
opcode[0] => Equal11.IN3
opcode[0] => Equal12.IN2
opcode[0] => Equal13.IN3
opcode[0] => Equal14.IN3
opcode[0] => Equal15.IN4
opcode[1] => Equal0.IN2
opcode[1] => Equal1.IN1
opcode[1] => Equal2.IN0
opcode[1] => Equal3.IN1
opcode[1] => Equal4.IN2
opcode[1] => Equal5.IN3
opcode[1] => Equal6.IN2
opcode[1] => Equal7.IN4
opcode[1] => Equal8.IN3
opcode[1] => Equal9.IN2
opcode[1] => Equal10.IN1
opcode[1] => Equal11.IN2
opcode[1] => Equal12.IN1
opcode[1] => Equal13.IN2
opcode[1] => Equal14.IN2
opcode[1] => Equal15.IN3
opcode[2] => Equal0.IN6
opcode[2] => Equal1.IN6
opcode[2] => Equal2.IN6
opcode[2] => Equal3.IN6
opcode[2] => Equal4.IN6
opcode[2] => Equal5.IN2
opcode[2] => Equal6.IN1
opcode[2] => Equal7.IN3
opcode[2] => Equal8.IN2
opcode[2] => Equal9.IN6
opcode[2] => Equal10.IN0
opcode[2] => Equal11.IN1
opcode[2] => Equal12.IN6
opcode[2] => Equal13.IN1
opcode[2] => Equal14.IN6
opcode[2] => Equal15.IN2
opcode[3] => Equal0.IN5
opcode[3] => Equal1.IN5
opcode[3] => Equal2.IN5
opcode[3] => Equal3.IN5
opcode[3] => Equal4.IN5
opcode[3] => Equal5.IN6
opcode[3] => Equal6.IN6
opcode[3] => Equal7.IN2
opcode[3] => Equal8.IN6
opcode[3] => Equal9.IN5
opcode[3] => Equal10.IN6
opcode[3] => Equal11.IN6
opcode[3] => Equal12.IN5
opcode[3] => Equal13.IN6
opcode[3] => Equal14.IN1
opcode[3] => Equal15.IN1
opcode[4] => Equal0.IN1
opcode[4] => Equal1.IN0
opcode[4] => Equal2.IN4
opcode[4] => Equal3.IN4
opcode[4] => Equal4.IN4
opcode[4] => Equal5.IN1
opcode[4] => Equal6.IN0
opcode[4] => Equal7.IN6
opcode[4] => Equal8.IN5
opcode[4] => Equal9.IN1
opcode[4] => Equal10.IN5
opcode[4] => Equal11.IN5
opcode[4] => Equal12.IN4
opcode[4] => Equal13.IN5
opcode[4] => Equal14.IN5
opcode[4] => Equal15.IN6
opcode[5] => Equal0.IN0
opcode[5] => Equal1.IN4
opcode[5] => Equal2.IN3
opcode[5] => Equal3.IN0
opcode[5] => Equal4.IN1
opcode[5] => Equal5.IN0
opcode[5] => Equal6.IN5
opcode[5] => Equal7.IN1
opcode[5] => Equal8.IN1
opcode[5] => Equal9.IN4
opcode[5] => Equal10.IN4
opcode[5] => Equal11.IN0
opcode[5] => Equal12.IN3
opcode[5] => Equal13.IN4
opcode[5] => Equal14.IN4
opcode[5] => Equal15.IN5
opcode[6] => Equal0.IN4
opcode[6] => Equal1.IN3
opcode[6] => Equal2.IN2
opcode[6] => Equal3.IN3
opcode[6] => Equal4.IN0
opcode[6] => Equal5.IN5
opcode[6] => Equal6.IN4
opcode[6] => Equal7.IN0
opcode[6] => Equal8.IN0
opcode[6] => Equal9.IN0
opcode[6] => Equal10.IN3
opcode[6] => Equal11.IN4
opcode[6] => Equal12.IN0
opcode[6] => Equal13.IN0
opcode[6] => Equal14.IN0
opcode[6] => Equal15.IN0
funct5[0] => Decoder0.IN3
funct5[0] => Decoder1.IN4
funct5[0] => Decoder2.IN3
funct5[1] => Decoder1.IN3
funct5[1] => Decoder2.IN2
funct5[2] => Decoder0.IN2
funct5[2] => Decoder1.IN2
funct5[3] => Decoder0.IN1
funct5[3] => Decoder1.IN1
funct5[3] => Decoder2.IN1
funct5[4] => Decoder0.IN0
funct5[4] => Decoder1.IN0
funct5[4] => Decoder2.IN0
signals[0] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[1] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[2] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[3] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[4] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[5] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[6] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[7] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[8] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[9] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[10] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[11] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[12] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[13] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[14] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[15] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[16] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[17] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[18] <= signals.DB_MAX_OUTPUT_PORT_TYPE
signals[19] <= signals.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|float_regFile:float_rf
clock => registers[31][0].CLK
clock => registers[31][1].CLK
clock => registers[31][2].CLK
clock => registers[31][3].CLK
clock => registers[31][4].CLK
clock => registers[31][5].CLK
clock => registers[31][6].CLK
clock => registers[31][7].CLK
clock => registers[31][8].CLK
clock => registers[31][9].CLK
clock => registers[31][10].CLK
clock => registers[31][11].CLK
clock => registers[31][12].CLK
clock => registers[31][13].CLK
clock => registers[31][14].CLK
clock => registers[31][15].CLK
clock => registers[31][16].CLK
clock => registers[31][17].CLK
clock => registers[31][18].CLK
clock => registers[31][19].CLK
clock => registers[31][20].CLK
clock => registers[31][21].CLK
clock => registers[31][22].CLK
clock => registers[31][23].CLK
clock => registers[31][24].CLK
clock => registers[31][25].CLK
clock => registers[31][26].CLK
clock => registers[31][27].CLK
clock => registers[31][28].CLK
clock => registers[31][29].CLK
clock => registers[31][30].CLK
clock => registers[31][31].CLK
clock => registers[30][0].CLK
clock => registers[30][1].CLK
clock => registers[30][2].CLK
clock => registers[30][3].CLK
clock => registers[30][4].CLK
clock => registers[30][5].CLK
clock => registers[30][6].CLK
clock => registers[30][7].CLK
clock => registers[30][8].CLK
clock => registers[30][9].CLK
clock => registers[30][10].CLK
clock => registers[30][11].CLK
clock => registers[30][12].CLK
clock => registers[30][13].CLK
clock => registers[30][14].CLK
clock => registers[30][15].CLK
clock => registers[30][16].CLK
clock => registers[30][17].CLK
clock => registers[30][18].CLK
clock => registers[30][19].CLK
clock => registers[30][20].CLK
clock => registers[30][21].CLK
clock => registers[30][22].CLK
clock => registers[30][23].CLK
clock => registers[30][24].CLK
clock => registers[30][25].CLK
clock => registers[30][26].CLK
clock => registers[30][27].CLK
clock => registers[30][28].CLK
clock => registers[30][29].CLK
clock => registers[30][30].CLK
clock => registers[30][31].CLK
clock => registers[29][0].CLK
clock => registers[29][1].CLK
clock => registers[29][2].CLK
clock => registers[29][3].CLK
clock => registers[29][4].CLK
clock => registers[29][5].CLK
clock => registers[29][6].CLK
clock => registers[29][7].CLK
clock => registers[29][8].CLK
clock => registers[29][9].CLK
clock => registers[29][10].CLK
clock => registers[29][11].CLK
clock => registers[29][12].CLK
clock => registers[29][13].CLK
clock => registers[29][14].CLK
clock => registers[29][15].CLK
clock => registers[29][16].CLK
clock => registers[29][17].CLK
clock => registers[29][18].CLK
clock => registers[29][19].CLK
clock => registers[29][20].CLK
clock => registers[29][21].CLK
clock => registers[29][22].CLK
clock => registers[29][23].CLK
clock => registers[29][24].CLK
clock => registers[29][25].CLK
clock => registers[29][26].CLK
clock => registers[29][27].CLK
clock => registers[29][28].CLK
clock => registers[29][29].CLK
clock => registers[29][30].CLK
clock => registers[29][31].CLK
clock => registers[28][0].CLK
clock => registers[28][1].CLK
clock => registers[28][2].CLK
clock => registers[28][3].CLK
clock => registers[28][4].CLK
clock => registers[28][5].CLK
clock => registers[28][6].CLK
clock => registers[28][7].CLK
clock => registers[28][8].CLK
clock => registers[28][9].CLK
clock => registers[28][10].CLK
clock => registers[28][11].CLK
clock => registers[28][12].CLK
clock => registers[28][13].CLK
clock => registers[28][14].CLK
clock => registers[28][15].CLK
clock => registers[28][16].CLK
clock => registers[28][17].CLK
clock => registers[28][18].CLK
clock => registers[28][19].CLK
clock => registers[28][20].CLK
clock => registers[28][21].CLK
clock => registers[28][22].CLK
clock => registers[28][23].CLK
clock => registers[28][24].CLK
clock => registers[28][25].CLK
clock => registers[28][26].CLK
clock => registers[28][27].CLK
clock => registers[28][28].CLK
clock => registers[28][29].CLK
clock => registers[28][30].CLK
clock => registers[28][31].CLK
clock => registers[27][0].CLK
clock => registers[27][1].CLK
clock => registers[27][2].CLK
clock => registers[27][3].CLK
clock => registers[27][4].CLK
clock => registers[27][5].CLK
clock => registers[27][6].CLK
clock => registers[27][7].CLK
clock => registers[27][8].CLK
clock => registers[27][9].CLK
clock => registers[27][10].CLK
clock => registers[27][11].CLK
clock => registers[27][12].CLK
clock => registers[27][13].CLK
clock => registers[27][14].CLK
clock => registers[27][15].CLK
clock => registers[27][16].CLK
clock => registers[27][17].CLK
clock => registers[27][18].CLK
clock => registers[27][19].CLK
clock => registers[27][20].CLK
clock => registers[27][21].CLK
clock => registers[27][22].CLK
clock => registers[27][23].CLK
clock => registers[27][24].CLK
clock => registers[27][25].CLK
clock => registers[27][26].CLK
clock => registers[27][27].CLK
clock => registers[27][28].CLK
clock => registers[27][29].CLK
clock => registers[27][30].CLK
clock => registers[27][31].CLK
clock => registers[26][0].CLK
clock => registers[26][1].CLK
clock => registers[26][2].CLK
clock => registers[26][3].CLK
clock => registers[26][4].CLK
clock => registers[26][5].CLK
clock => registers[26][6].CLK
clock => registers[26][7].CLK
clock => registers[26][8].CLK
clock => registers[26][9].CLK
clock => registers[26][10].CLK
clock => registers[26][11].CLK
clock => registers[26][12].CLK
clock => registers[26][13].CLK
clock => registers[26][14].CLK
clock => registers[26][15].CLK
clock => registers[26][16].CLK
clock => registers[26][17].CLK
clock => registers[26][18].CLK
clock => registers[26][19].CLK
clock => registers[26][20].CLK
clock => registers[26][21].CLK
clock => registers[26][22].CLK
clock => registers[26][23].CLK
clock => registers[26][24].CLK
clock => registers[26][25].CLK
clock => registers[26][26].CLK
clock => registers[26][27].CLK
clock => registers[26][28].CLK
clock => registers[26][29].CLK
clock => registers[26][30].CLK
clock => registers[26][31].CLK
clock => registers[25][0].CLK
clock => registers[25][1].CLK
clock => registers[25][2].CLK
clock => registers[25][3].CLK
clock => registers[25][4].CLK
clock => registers[25][5].CLK
clock => registers[25][6].CLK
clock => registers[25][7].CLK
clock => registers[25][8].CLK
clock => registers[25][9].CLK
clock => registers[25][10].CLK
clock => registers[25][11].CLK
clock => registers[25][12].CLK
clock => registers[25][13].CLK
clock => registers[25][14].CLK
clock => registers[25][15].CLK
clock => registers[25][16].CLK
clock => registers[25][17].CLK
clock => registers[25][18].CLK
clock => registers[25][19].CLK
clock => registers[25][20].CLK
clock => registers[25][21].CLK
clock => registers[25][22].CLK
clock => registers[25][23].CLK
clock => registers[25][24].CLK
clock => registers[25][25].CLK
clock => registers[25][26].CLK
clock => registers[25][27].CLK
clock => registers[25][28].CLK
clock => registers[25][29].CLK
clock => registers[25][30].CLK
clock => registers[25][31].CLK
clock => registers[24][0].CLK
clock => registers[24][1].CLK
clock => registers[24][2].CLK
clock => registers[24][3].CLK
clock => registers[24][4].CLK
clock => registers[24][5].CLK
clock => registers[24][6].CLK
clock => registers[24][7].CLK
clock => registers[24][8].CLK
clock => registers[24][9].CLK
clock => registers[24][10].CLK
clock => registers[24][11].CLK
clock => registers[24][12].CLK
clock => registers[24][13].CLK
clock => registers[24][14].CLK
clock => registers[24][15].CLK
clock => registers[24][16].CLK
clock => registers[24][17].CLK
clock => registers[24][18].CLK
clock => registers[24][19].CLK
clock => registers[24][20].CLK
clock => registers[24][21].CLK
clock => registers[24][22].CLK
clock => registers[24][23].CLK
clock => registers[24][24].CLK
clock => registers[24][25].CLK
clock => registers[24][26].CLK
clock => registers[24][27].CLK
clock => registers[24][28].CLK
clock => registers[24][29].CLK
clock => registers[24][30].CLK
clock => registers[24][31].CLK
clock => registers[23][0].CLK
clock => registers[23][1].CLK
clock => registers[23][2].CLK
clock => registers[23][3].CLK
clock => registers[23][4].CLK
clock => registers[23][5].CLK
clock => registers[23][6].CLK
clock => registers[23][7].CLK
clock => registers[23][8].CLK
clock => registers[23][9].CLK
clock => registers[23][10].CLK
clock => registers[23][11].CLK
clock => registers[23][12].CLK
clock => registers[23][13].CLK
clock => registers[23][14].CLK
clock => registers[23][15].CLK
clock => registers[23][16].CLK
clock => registers[23][17].CLK
clock => registers[23][18].CLK
clock => registers[23][19].CLK
clock => registers[23][20].CLK
clock => registers[23][21].CLK
clock => registers[23][22].CLK
clock => registers[23][23].CLK
clock => registers[23][24].CLK
clock => registers[23][25].CLK
clock => registers[23][26].CLK
clock => registers[23][27].CLK
clock => registers[23][28].CLK
clock => registers[23][29].CLK
clock => registers[23][30].CLK
clock => registers[23][31].CLK
clock => registers[22][0].CLK
clock => registers[22][1].CLK
clock => registers[22][2].CLK
clock => registers[22][3].CLK
clock => registers[22][4].CLK
clock => registers[22][5].CLK
clock => registers[22][6].CLK
clock => registers[22][7].CLK
clock => registers[22][8].CLK
clock => registers[22][9].CLK
clock => registers[22][10].CLK
clock => registers[22][11].CLK
clock => registers[22][12].CLK
clock => registers[22][13].CLK
clock => registers[22][14].CLK
clock => registers[22][15].CLK
clock => registers[22][16].CLK
clock => registers[22][17].CLK
clock => registers[22][18].CLK
clock => registers[22][19].CLK
clock => registers[22][20].CLK
clock => registers[22][21].CLK
clock => registers[22][22].CLK
clock => registers[22][23].CLK
clock => registers[22][24].CLK
clock => registers[22][25].CLK
clock => registers[22][26].CLK
clock => registers[22][27].CLK
clock => registers[22][28].CLK
clock => registers[22][29].CLK
clock => registers[22][30].CLK
clock => registers[22][31].CLK
clock => registers[21][0].CLK
clock => registers[21][1].CLK
clock => registers[21][2].CLK
clock => registers[21][3].CLK
clock => registers[21][4].CLK
clock => registers[21][5].CLK
clock => registers[21][6].CLK
clock => registers[21][7].CLK
clock => registers[21][8].CLK
clock => registers[21][9].CLK
clock => registers[21][10].CLK
clock => registers[21][11].CLK
clock => registers[21][12].CLK
clock => registers[21][13].CLK
clock => registers[21][14].CLK
clock => registers[21][15].CLK
clock => registers[21][16].CLK
clock => registers[21][17].CLK
clock => registers[21][18].CLK
clock => registers[21][19].CLK
clock => registers[21][20].CLK
clock => registers[21][21].CLK
clock => registers[21][22].CLK
clock => registers[21][23].CLK
clock => registers[21][24].CLK
clock => registers[21][25].CLK
clock => registers[21][26].CLK
clock => registers[21][27].CLK
clock => registers[21][28].CLK
clock => registers[21][29].CLK
clock => registers[21][30].CLK
clock => registers[21][31].CLK
clock => registers[20][0].CLK
clock => registers[20][1].CLK
clock => registers[20][2].CLK
clock => registers[20][3].CLK
clock => registers[20][4].CLK
clock => registers[20][5].CLK
clock => registers[20][6].CLK
clock => registers[20][7].CLK
clock => registers[20][8].CLK
clock => registers[20][9].CLK
clock => registers[20][10].CLK
clock => registers[20][11].CLK
clock => registers[20][12].CLK
clock => registers[20][13].CLK
clock => registers[20][14].CLK
clock => registers[20][15].CLK
clock => registers[20][16].CLK
clock => registers[20][17].CLK
clock => registers[20][18].CLK
clock => registers[20][19].CLK
clock => registers[20][20].CLK
clock => registers[20][21].CLK
clock => registers[20][22].CLK
clock => registers[20][23].CLK
clock => registers[20][24].CLK
clock => registers[20][25].CLK
clock => registers[20][26].CLK
clock => registers[20][27].CLK
clock => registers[20][28].CLK
clock => registers[20][29].CLK
clock => registers[20][30].CLK
clock => registers[20][31].CLK
clock => registers[19][0].CLK
clock => registers[19][1].CLK
clock => registers[19][2].CLK
clock => registers[19][3].CLK
clock => registers[19][4].CLK
clock => registers[19][5].CLK
clock => registers[19][6].CLK
clock => registers[19][7].CLK
clock => registers[19][8].CLK
clock => registers[19][9].CLK
clock => registers[19][10].CLK
clock => registers[19][11].CLK
clock => registers[19][12].CLK
clock => registers[19][13].CLK
clock => registers[19][14].CLK
clock => registers[19][15].CLK
clock => registers[19][16].CLK
clock => registers[19][17].CLK
clock => registers[19][18].CLK
clock => registers[19][19].CLK
clock => registers[19][20].CLK
clock => registers[19][21].CLK
clock => registers[19][22].CLK
clock => registers[19][23].CLK
clock => registers[19][24].CLK
clock => registers[19][25].CLK
clock => registers[19][26].CLK
clock => registers[19][27].CLK
clock => registers[19][28].CLK
clock => registers[19][29].CLK
clock => registers[19][30].CLK
clock => registers[19][31].CLK
clock => registers[18][0].CLK
clock => registers[18][1].CLK
clock => registers[18][2].CLK
clock => registers[18][3].CLK
clock => registers[18][4].CLK
clock => registers[18][5].CLK
clock => registers[18][6].CLK
clock => registers[18][7].CLK
clock => registers[18][8].CLK
clock => registers[18][9].CLK
clock => registers[18][10].CLK
clock => registers[18][11].CLK
clock => registers[18][12].CLK
clock => registers[18][13].CLK
clock => registers[18][14].CLK
clock => registers[18][15].CLK
clock => registers[18][16].CLK
clock => registers[18][17].CLK
clock => registers[18][18].CLK
clock => registers[18][19].CLK
clock => registers[18][20].CLK
clock => registers[18][21].CLK
clock => registers[18][22].CLK
clock => registers[18][23].CLK
clock => registers[18][24].CLK
clock => registers[18][25].CLK
clock => registers[18][26].CLK
clock => registers[18][27].CLK
clock => registers[18][28].CLK
clock => registers[18][29].CLK
clock => registers[18][30].CLK
clock => registers[18][31].CLK
clock => registers[17][0].CLK
clock => registers[17][1].CLK
clock => registers[17][2].CLK
clock => registers[17][3].CLK
clock => registers[17][4].CLK
clock => registers[17][5].CLK
clock => registers[17][6].CLK
clock => registers[17][7].CLK
clock => registers[17][8].CLK
clock => registers[17][9].CLK
clock => registers[17][10].CLK
clock => registers[17][11].CLK
clock => registers[17][12].CLK
clock => registers[17][13].CLK
clock => registers[17][14].CLK
clock => registers[17][15].CLK
clock => registers[17][16].CLK
clock => registers[17][17].CLK
clock => registers[17][18].CLK
clock => registers[17][19].CLK
clock => registers[17][20].CLK
clock => registers[17][21].CLK
clock => registers[17][22].CLK
clock => registers[17][23].CLK
clock => registers[17][24].CLK
clock => registers[17][25].CLK
clock => registers[17][26].CLK
clock => registers[17][27].CLK
clock => registers[17][28].CLK
clock => registers[17][29].CLK
clock => registers[17][30].CLK
clock => registers[17][31].CLK
clock => registers[16][0].CLK
clock => registers[16][1].CLK
clock => registers[16][2].CLK
clock => registers[16][3].CLK
clock => registers[16][4].CLK
clock => registers[16][5].CLK
clock => registers[16][6].CLK
clock => registers[16][7].CLK
clock => registers[16][8].CLK
clock => registers[16][9].CLK
clock => registers[16][10].CLK
clock => registers[16][11].CLK
clock => registers[16][12].CLK
clock => registers[16][13].CLK
clock => registers[16][14].CLK
clock => registers[16][15].CLK
clock => registers[16][16].CLK
clock => registers[16][17].CLK
clock => registers[16][18].CLK
clock => registers[16][19].CLK
clock => registers[16][20].CLK
clock => registers[16][21].CLK
clock => registers[16][22].CLK
clock => registers[16][23].CLK
clock => registers[16][24].CLK
clock => registers[16][25].CLK
clock => registers[16][26].CLK
clock => registers[16][27].CLK
clock => registers[16][28].CLK
clock => registers[16][29].CLK
clock => registers[16][30].CLK
clock => registers[16][31].CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[15][8].CLK
clock => registers[15][9].CLK
clock => registers[15][10].CLK
clock => registers[15][11].CLK
clock => registers[15][12].CLK
clock => registers[15][13].CLK
clock => registers[15][14].CLK
clock => registers[15][15].CLK
clock => registers[15][16].CLK
clock => registers[15][17].CLK
clock => registers[15][18].CLK
clock => registers[15][19].CLK
clock => registers[15][20].CLK
clock => registers[15][21].CLK
clock => registers[15][22].CLK
clock => registers[15][23].CLK
clock => registers[15][24].CLK
clock => registers[15][25].CLK
clock => registers[15][26].CLK
clock => registers[15][27].CLK
clock => registers[15][28].CLK
clock => registers[15][29].CLK
clock => registers[15][30].CLK
clock => registers[15][31].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[14][8].CLK
clock => registers[14][9].CLK
clock => registers[14][10].CLK
clock => registers[14][11].CLK
clock => registers[14][12].CLK
clock => registers[14][13].CLK
clock => registers[14][14].CLK
clock => registers[14][15].CLK
clock => registers[14][16].CLK
clock => registers[14][17].CLK
clock => registers[14][18].CLK
clock => registers[14][19].CLK
clock => registers[14][20].CLK
clock => registers[14][21].CLK
clock => registers[14][22].CLK
clock => registers[14][23].CLK
clock => registers[14][24].CLK
clock => registers[14][25].CLK
clock => registers[14][26].CLK
clock => registers[14][27].CLK
clock => registers[14][28].CLK
clock => registers[14][29].CLK
clock => registers[14][30].CLK
clock => registers[14][31].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[13][8].CLK
clock => registers[13][9].CLK
clock => registers[13][10].CLK
clock => registers[13][11].CLK
clock => registers[13][12].CLK
clock => registers[13][13].CLK
clock => registers[13][14].CLK
clock => registers[13][15].CLK
clock => registers[13][16].CLK
clock => registers[13][17].CLK
clock => registers[13][18].CLK
clock => registers[13][19].CLK
clock => registers[13][20].CLK
clock => registers[13][21].CLK
clock => registers[13][22].CLK
clock => registers[13][23].CLK
clock => registers[13][24].CLK
clock => registers[13][25].CLK
clock => registers[13][26].CLK
clock => registers[13][27].CLK
clock => registers[13][28].CLK
clock => registers[13][29].CLK
clock => registers[13][30].CLK
clock => registers[13][31].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[12][8].CLK
clock => registers[12][9].CLK
clock => registers[12][10].CLK
clock => registers[12][11].CLK
clock => registers[12][12].CLK
clock => registers[12][13].CLK
clock => registers[12][14].CLK
clock => registers[12][15].CLK
clock => registers[12][16].CLK
clock => registers[12][17].CLK
clock => registers[12][18].CLK
clock => registers[12][19].CLK
clock => registers[12][20].CLK
clock => registers[12][21].CLK
clock => registers[12][22].CLK
clock => registers[12][23].CLK
clock => registers[12][24].CLK
clock => registers[12][25].CLK
clock => registers[12][26].CLK
clock => registers[12][27].CLK
clock => registers[12][28].CLK
clock => registers[12][29].CLK
clock => registers[12][30].CLK
clock => registers[12][31].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[11][8].CLK
clock => registers[11][9].CLK
clock => registers[11][10].CLK
clock => registers[11][11].CLK
clock => registers[11][12].CLK
clock => registers[11][13].CLK
clock => registers[11][14].CLK
clock => registers[11][15].CLK
clock => registers[11][16].CLK
clock => registers[11][17].CLK
clock => registers[11][18].CLK
clock => registers[11][19].CLK
clock => registers[11][20].CLK
clock => registers[11][21].CLK
clock => registers[11][22].CLK
clock => registers[11][23].CLK
clock => registers[11][24].CLK
clock => registers[11][25].CLK
clock => registers[11][26].CLK
clock => registers[11][27].CLK
clock => registers[11][28].CLK
clock => registers[11][29].CLK
clock => registers[11][30].CLK
clock => registers[11][31].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[10][8].CLK
clock => registers[10][9].CLK
clock => registers[10][10].CLK
clock => registers[10][11].CLK
clock => registers[10][12].CLK
clock => registers[10][13].CLK
clock => registers[10][14].CLK
clock => registers[10][15].CLK
clock => registers[10][16].CLK
clock => registers[10][17].CLK
clock => registers[10][18].CLK
clock => registers[10][19].CLK
clock => registers[10][20].CLK
clock => registers[10][21].CLK
clock => registers[10][22].CLK
clock => registers[10][23].CLK
clock => registers[10][24].CLK
clock => registers[10][25].CLK
clock => registers[10][26].CLK
clock => registers[10][27].CLK
clock => registers[10][28].CLK
clock => registers[10][29].CLK
clock => registers[10][30].CLK
clock => registers[10][31].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[9][8].CLK
clock => registers[9][9].CLK
clock => registers[9][10].CLK
clock => registers[9][11].CLK
clock => registers[9][12].CLK
clock => registers[9][13].CLK
clock => registers[9][14].CLK
clock => registers[9][15].CLK
clock => registers[9][16].CLK
clock => registers[9][17].CLK
clock => registers[9][18].CLK
clock => registers[9][19].CLK
clock => registers[9][20].CLK
clock => registers[9][21].CLK
clock => registers[9][22].CLK
clock => registers[9][23].CLK
clock => registers[9][24].CLK
clock => registers[9][25].CLK
clock => registers[9][26].CLK
clock => registers[9][27].CLK
clock => registers[9][28].CLK
clock => registers[9][29].CLK
clock => registers[9][30].CLK
clock => registers[9][31].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[8][8].CLK
clock => registers[8][9].CLK
clock => registers[8][10].CLK
clock => registers[8][11].CLK
clock => registers[8][12].CLK
clock => registers[8][13].CLK
clock => registers[8][14].CLK
clock => registers[8][15].CLK
clock => registers[8][16].CLK
clock => registers[8][17].CLK
clock => registers[8][18].CLK
clock => registers[8][19].CLK
clock => registers[8][20].CLK
clock => registers[8][21].CLK
clock => registers[8][22].CLK
clock => registers[8][23].CLK
clock => registers[8][24].CLK
clock => registers[8][25].CLK
clock => registers[8][26].CLK
clock => registers[8][27].CLK
clock => registers[8][28].CLK
clock => registers[8][29].CLK
clock => registers[8][30].CLK
clock => registers[8][31].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[7][8].CLK
clock => registers[7][9].CLK
clock => registers[7][10].CLK
clock => registers[7][11].CLK
clock => registers[7][12].CLK
clock => registers[7][13].CLK
clock => registers[7][14].CLK
clock => registers[7][15].CLK
clock => registers[7][16].CLK
clock => registers[7][17].CLK
clock => registers[7][18].CLK
clock => registers[7][19].CLK
clock => registers[7][20].CLK
clock => registers[7][21].CLK
clock => registers[7][22].CLK
clock => registers[7][23].CLK
clock => registers[7][24].CLK
clock => registers[7][25].CLK
clock => registers[7][26].CLK
clock => registers[7][27].CLK
clock => registers[7][28].CLK
clock => registers[7][29].CLK
clock => registers[7][30].CLK
clock => registers[7][31].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[6][8].CLK
clock => registers[6][9].CLK
clock => registers[6][10].CLK
clock => registers[6][11].CLK
clock => registers[6][12].CLK
clock => registers[6][13].CLK
clock => registers[6][14].CLK
clock => registers[6][15].CLK
clock => registers[6][16].CLK
clock => registers[6][17].CLK
clock => registers[6][18].CLK
clock => registers[6][19].CLK
clock => registers[6][20].CLK
clock => registers[6][21].CLK
clock => registers[6][22].CLK
clock => registers[6][23].CLK
clock => registers[6][24].CLK
clock => registers[6][25].CLK
clock => registers[6][26].CLK
clock => registers[6][27].CLK
clock => registers[6][28].CLK
clock => registers[6][29].CLK
clock => registers[6][30].CLK
clock => registers[6][31].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[5][8].CLK
clock => registers[5][9].CLK
clock => registers[5][10].CLK
clock => registers[5][11].CLK
clock => registers[5][12].CLK
clock => registers[5][13].CLK
clock => registers[5][14].CLK
clock => registers[5][15].CLK
clock => registers[5][16].CLK
clock => registers[5][17].CLK
clock => registers[5][18].CLK
clock => registers[5][19].CLK
clock => registers[5][20].CLK
clock => registers[5][21].CLK
clock => registers[5][22].CLK
clock => registers[5][23].CLK
clock => registers[5][24].CLK
clock => registers[5][25].CLK
clock => registers[5][26].CLK
clock => registers[5][27].CLK
clock => registers[5][28].CLK
clock => registers[5][29].CLK
clock => registers[5][30].CLK
clock => registers[5][31].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[4][8].CLK
clock => registers[4][9].CLK
clock => registers[4][10].CLK
clock => registers[4][11].CLK
clock => registers[4][12].CLK
clock => registers[4][13].CLK
clock => registers[4][14].CLK
clock => registers[4][15].CLK
clock => registers[4][16].CLK
clock => registers[4][17].CLK
clock => registers[4][18].CLK
clock => registers[4][19].CLK
clock => registers[4][20].CLK
clock => registers[4][21].CLK
clock => registers[4][22].CLK
clock => registers[4][23].CLK
clock => registers[4][24].CLK
clock => registers[4][25].CLK
clock => registers[4][26].CLK
clock => registers[4][27].CLK
clock => registers[4][28].CLK
clock => registers[4][29].CLK
clock => registers[4][30].CLK
clock => registers[4][31].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[3][8].CLK
clock => registers[3][9].CLK
clock => registers[3][10].CLK
clock => registers[3][11].CLK
clock => registers[3][12].CLK
clock => registers[3][13].CLK
clock => registers[3][14].CLK
clock => registers[3][15].CLK
clock => registers[3][16].CLK
clock => registers[3][17].CLK
clock => registers[3][18].CLK
clock => registers[3][19].CLK
clock => registers[3][20].CLK
clock => registers[3][21].CLK
clock => registers[3][22].CLK
clock => registers[3][23].CLK
clock => registers[3][24].CLK
clock => registers[3][25].CLK
clock => registers[3][26].CLK
clock => registers[3][27].CLK
clock => registers[3][28].CLK
clock => registers[3][29].CLK
clock => registers[3][30].CLK
clock => registers[3][31].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[2][8].CLK
clock => registers[2][9].CLK
clock => registers[2][10].CLK
clock => registers[2][11].CLK
clock => registers[2][12].CLK
clock => registers[2][13].CLK
clock => registers[2][14].CLK
clock => registers[2][15].CLK
clock => registers[2][16].CLK
clock => registers[2][17].CLK
clock => registers[2][18].CLK
clock => registers[2][19].CLK
clock => registers[2][20].CLK
clock => registers[2][21].CLK
clock => registers[2][22].CLK
clock => registers[2][23].CLK
clock => registers[2][24].CLK
clock => registers[2][25].CLK
clock => registers[2][26].CLK
clock => registers[2][27].CLK
clock => registers[2][28].CLK
clock => registers[2][29].CLK
clock => registers[2][30].CLK
clock => registers[2][31].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[1][8].CLK
clock => registers[1][9].CLK
clock => registers[1][10].CLK
clock => registers[1][11].CLK
clock => registers[1][12].CLK
clock => registers[1][13].CLK
clock => registers[1][14].CLK
clock => registers[1][15].CLK
clock => registers[1][16].CLK
clock => registers[1][17].CLK
clock => registers[1][18].CLK
clock => registers[1][19].CLK
clock => registers[1][20].CLK
clock => registers[1][21].CLK
clock => registers[1][22].CLK
clock => registers[1][23].CLK
clock => registers[1][24].CLK
clock => registers[1][25].CLK
clock => registers[1][26].CLK
clock => registers[1][27].CLK
clock => registers[1][28].CLK
clock => registers[1][29].CLK
clock => registers[1][30].CLK
clock => registers[1][31].CLK
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
clock => registers[0][8].CLK
clock => registers[0][9].CLK
clock => registers[0][10].CLK
clock => registers[0][11].CLK
clock => registers[0][12].CLK
clock => registers[0][13].CLK
clock => registers[0][14].CLK
clock => registers[0][15].CLK
clock => registers[0][16].CLK
clock => registers[0][17].CLK
clock => registers[0][18].CLK
clock => registers[0][19].CLK
clock => registers[0][20].CLK
clock => registers[0][21].CLK
clock => registers[0][22].CLK
clock => registers[0][23].CLK
clock => registers[0][24].CLK
clock => registers[0][25].CLK
clock => registers[0][26].CLK
clock => registers[0][27].CLK
clock => registers[0][28].CLK
clock => registers[0][29].CLK
clock => registers[0][30].CLK
clock => registers[0][31].CLK
clock => altsyncram:registers[0][31]__1.clock0
clock => altsyncram:registers[0][31]__1.clock1
clock => altsyncram:registers[0][31]__2.clock0
clock => altsyncram:registers[0][31]__2.clock1
clock => altsyncram:registers[0][31]__3.clock0
clock => altsyncram:registers[0][31]__3.clock1
regWriteEnable => always0.IN1
addrA[0] => altsyncram:registers[0][31]__1.address_b[0]
addrA[1] => altsyncram:registers[0][31]__1.address_b[1]
addrA[2] => altsyncram:registers[0][31]__1.address_b[2]
addrA[3] => altsyncram:registers[0][31]__1.address_b[3]
addrA[4] => altsyncram:registers[0][31]__1.address_b[4]
addrB[0] => altsyncram:registers[0][31]__2.address_b[0]
addrB[1] => altsyncram:registers[0][31]__2.address_b[1]
addrB[2] => altsyncram:registers[0][31]__2.address_b[2]
addrB[3] => altsyncram:registers[0][31]__2.address_b[3]
addrB[4] => altsyncram:registers[0][31]__2.address_b[4]
addrfrs3[0] => altsyncram:registers[0][31]__3.address_b[0]
addrfrs3[1] => altsyncram:registers[0][31]__3.address_b[1]
addrfrs3[2] => altsyncram:registers[0][31]__3.address_b[2]
addrfrs3[3] => altsyncram:registers[0][31]__3.address_b[3]
addrfrs3[4] => altsyncram:registers[0][31]__3.address_b[4]
addrD[0] => Decoder0.IN4
addrD[0] => Equal0.IN4
addrD[0] => altsyncram:registers[0][31]__1.address_a[0]
addrD[0] => altsyncram:registers[0][31]__2.address_a[0]
addrD[0] => altsyncram:registers[0][31]__3.address_a[0]
addrD[1] => Decoder0.IN3
addrD[1] => Equal0.IN3
addrD[1] => altsyncram:registers[0][31]__1.address_a[1]
addrD[1] => altsyncram:registers[0][31]__2.address_a[1]
addrD[1] => altsyncram:registers[0][31]__3.address_a[1]
addrD[2] => Decoder0.IN2
addrD[2] => Equal0.IN2
addrD[2] => altsyncram:registers[0][31]__1.address_a[2]
addrD[2] => altsyncram:registers[0][31]__2.address_a[2]
addrD[2] => altsyncram:registers[0][31]__3.address_a[2]
addrD[3] => Decoder0.IN1
addrD[3] => Equal0.IN1
addrD[3] => altsyncram:registers[0][31]__1.address_a[3]
addrD[3] => altsyncram:registers[0][31]__2.address_a[3]
addrD[3] => altsyncram:registers[0][31]__3.address_a[3]
addrD[4] => Decoder0.IN0
addrD[4] => Equal0.IN0
addrD[4] => altsyncram:registers[0][31]__1.address_a[4]
addrD[4] => altsyncram:registers[0][31]__2.address_a[4]
addrD[4] => altsyncram:registers[0][31]__3.address_a[4]
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => registers.DATAB
dataD[0] => altsyncram:registers[0][31]__1.data_a[31]
dataD[0] => altsyncram:registers[0][31]__2.data_a[31]
dataD[0] => altsyncram:registers[0][31]__3.data_a[31]
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => registers.DATAB
dataD[1] => altsyncram:registers[0][31]__1.data_a[30]
dataD[1] => altsyncram:registers[0][31]__2.data_a[30]
dataD[1] => altsyncram:registers[0][31]__3.data_a[30]
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => registers.DATAB
dataD[2] => altsyncram:registers[0][31]__1.data_a[29]
dataD[2] => altsyncram:registers[0][31]__2.data_a[29]
dataD[2] => altsyncram:registers[0][31]__3.data_a[29]
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => registers.DATAB
dataD[3] => altsyncram:registers[0][31]__1.data_a[28]
dataD[3] => altsyncram:registers[0][31]__2.data_a[28]
dataD[3] => altsyncram:registers[0][31]__3.data_a[28]
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => registers.DATAB
dataD[4] => altsyncram:registers[0][31]__1.data_a[27]
dataD[4] => altsyncram:registers[0][31]__2.data_a[27]
dataD[4] => altsyncram:registers[0][31]__3.data_a[27]
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => registers.DATAB
dataD[5] => altsyncram:registers[0][31]__1.data_a[26]
dataD[5] => altsyncram:registers[0][31]__2.data_a[26]
dataD[5] => altsyncram:registers[0][31]__3.data_a[26]
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => registers.DATAB
dataD[6] => altsyncram:registers[0][31]__1.data_a[25]
dataD[6] => altsyncram:registers[0][31]__2.data_a[25]
dataD[6] => altsyncram:registers[0][31]__3.data_a[25]
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => registers.DATAB
dataD[7] => altsyncram:registers[0][31]__1.data_a[24]
dataD[7] => altsyncram:registers[0][31]__2.data_a[24]
dataD[7] => altsyncram:registers[0][31]__3.data_a[24]
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => registers.DATAB
dataD[8] => altsyncram:registers[0][31]__1.data_a[23]
dataD[8] => altsyncram:registers[0][31]__2.data_a[23]
dataD[8] => altsyncram:registers[0][31]__3.data_a[23]
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => registers.DATAB
dataD[9] => altsyncram:registers[0][31]__1.data_a[22]
dataD[9] => altsyncram:registers[0][31]__2.data_a[22]
dataD[9] => altsyncram:registers[0][31]__3.data_a[22]
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => registers.DATAB
dataD[10] => altsyncram:registers[0][31]__1.data_a[21]
dataD[10] => altsyncram:registers[0][31]__2.data_a[21]
dataD[10] => altsyncram:registers[0][31]__3.data_a[21]
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => registers.DATAB
dataD[11] => altsyncram:registers[0][31]__1.data_a[20]
dataD[11] => altsyncram:registers[0][31]__2.data_a[20]
dataD[11] => altsyncram:registers[0][31]__3.data_a[20]
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => registers.DATAB
dataD[12] => altsyncram:registers[0][31]__1.data_a[19]
dataD[12] => altsyncram:registers[0][31]__2.data_a[19]
dataD[12] => altsyncram:registers[0][31]__3.data_a[19]
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => registers.DATAB
dataD[13] => altsyncram:registers[0][31]__1.data_a[18]
dataD[13] => altsyncram:registers[0][31]__2.data_a[18]
dataD[13] => altsyncram:registers[0][31]__3.data_a[18]
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => registers.DATAB
dataD[14] => altsyncram:registers[0][31]__1.data_a[17]
dataD[14] => altsyncram:registers[0][31]__2.data_a[17]
dataD[14] => altsyncram:registers[0][31]__3.data_a[17]
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => registers.DATAB
dataD[15] => altsyncram:registers[0][31]__1.data_a[16]
dataD[15] => altsyncram:registers[0][31]__2.data_a[16]
dataD[15] => altsyncram:registers[0][31]__3.data_a[16]
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => registers.DATAB
dataD[16] => altsyncram:registers[0][31]__1.data_a[15]
dataD[16] => altsyncram:registers[0][31]__2.data_a[15]
dataD[16] => altsyncram:registers[0][31]__3.data_a[15]
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => registers.DATAB
dataD[17] => altsyncram:registers[0][31]__1.data_a[14]
dataD[17] => altsyncram:registers[0][31]__2.data_a[14]
dataD[17] => altsyncram:registers[0][31]__3.data_a[14]
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => registers.DATAB
dataD[18] => altsyncram:registers[0][31]__1.data_a[13]
dataD[18] => altsyncram:registers[0][31]__2.data_a[13]
dataD[18] => altsyncram:registers[0][31]__3.data_a[13]
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => registers.DATAB
dataD[19] => altsyncram:registers[0][31]__1.data_a[12]
dataD[19] => altsyncram:registers[0][31]__2.data_a[12]
dataD[19] => altsyncram:registers[0][31]__3.data_a[12]
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => registers.DATAB
dataD[20] => altsyncram:registers[0][31]__1.data_a[11]
dataD[20] => altsyncram:registers[0][31]__2.data_a[11]
dataD[20] => altsyncram:registers[0][31]__3.data_a[11]
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => registers.DATAB
dataD[21] => altsyncram:registers[0][31]__1.data_a[10]
dataD[21] => altsyncram:registers[0][31]__2.data_a[10]
dataD[21] => altsyncram:registers[0][31]__3.data_a[10]
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => registers.DATAB
dataD[22] => altsyncram:registers[0][31]__1.data_a[9]
dataD[22] => altsyncram:registers[0][31]__2.data_a[9]
dataD[22] => altsyncram:registers[0][31]__3.data_a[9]
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => registers.DATAB
dataD[23] => altsyncram:registers[0][31]__1.data_a[8]
dataD[23] => altsyncram:registers[0][31]__2.data_a[8]
dataD[23] => altsyncram:registers[0][31]__3.data_a[8]
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => registers.DATAB
dataD[24] => altsyncram:registers[0][31]__1.data_a[7]
dataD[24] => altsyncram:registers[0][31]__2.data_a[7]
dataD[24] => altsyncram:registers[0][31]__3.data_a[7]
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => registers.DATAB
dataD[25] => altsyncram:registers[0][31]__1.data_a[6]
dataD[25] => altsyncram:registers[0][31]__2.data_a[6]
dataD[25] => altsyncram:registers[0][31]__3.data_a[6]
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => registers.DATAB
dataD[26] => altsyncram:registers[0][31]__1.data_a[5]
dataD[26] => altsyncram:registers[0][31]__2.data_a[5]
dataD[26] => altsyncram:registers[0][31]__3.data_a[5]
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => registers.DATAB
dataD[27] => altsyncram:registers[0][31]__1.data_a[4]
dataD[27] => altsyncram:registers[0][31]__2.data_a[4]
dataD[27] => altsyncram:registers[0][31]__3.data_a[4]
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => registers.DATAB
dataD[28] => altsyncram:registers[0][31]__1.data_a[3]
dataD[28] => altsyncram:registers[0][31]__2.data_a[3]
dataD[28] => altsyncram:registers[0][31]__3.data_a[3]
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => registers.DATAB
dataD[29] => altsyncram:registers[0][31]__1.data_a[2]
dataD[29] => altsyncram:registers[0][31]__2.data_a[2]
dataD[29] => altsyncram:registers[0][31]__3.data_a[2]
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => registers.DATAB
dataD[30] => altsyncram:registers[0][31]__1.data_a[1]
dataD[30] => altsyncram:registers[0][31]__2.data_a[1]
dataD[30] => altsyncram:registers[0][31]__3.data_a[1]
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => registers.DATAB
dataD[31] => altsyncram:registers[0][31]__1.data_a[0]
dataD[31] => altsyncram:registers[0][31]__2.data_a[0]
dataD[31] => altsyncram:registers[0][31]__3.data_a[0]
dataA[0] <= altsyncram:registers[0][31]__1.q_b[31]
dataA[1] <= altsyncram:registers[0][31]__1.q_b[30]
dataA[2] <= altsyncram:registers[0][31]__1.q_b[29]
dataA[3] <= altsyncram:registers[0][31]__1.q_b[28]
dataA[4] <= altsyncram:registers[0][31]__1.q_b[27]
dataA[5] <= altsyncram:registers[0][31]__1.q_b[26]
dataA[6] <= altsyncram:registers[0][31]__1.q_b[25]
dataA[7] <= altsyncram:registers[0][31]__1.q_b[24]
dataA[8] <= altsyncram:registers[0][31]__1.q_b[23]
dataA[9] <= altsyncram:registers[0][31]__1.q_b[22]
dataA[10] <= altsyncram:registers[0][31]__1.q_b[21]
dataA[11] <= altsyncram:registers[0][31]__1.q_b[20]
dataA[12] <= altsyncram:registers[0][31]__1.q_b[19]
dataA[13] <= altsyncram:registers[0][31]__1.q_b[18]
dataA[14] <= altsyncram:registers[0][31]__1.q_b[17]
dataA[15] <= altsyncram:registers[0][31]__1.q_b[16]
dataA[16] <= altsyncram:registers[0][31]__1.q_b[15]
dataA[17] <= altsyncram:registers[0][31]__1.q_b[14]
dataA[18] <= altsyncram:registers[0][31]__1.q_b[13]
dataA[19] <= altsyncram:registers[0][31]__1.q_b[12]
dataA[20] <= altsyncram:registers[0][31]__1.q_b[11]
dataA[21] <= altsyncram:registers[0][31]__1.q_b[10]
dataA[22] <= altsyncram:registers[0][31]__1.q_b[9]
dataA[23] <= altsyncram:registers[0][31]__1.q_b[8]
dataA[24] <= altsyncram:registers[0][31]__1.q_b[7]
dataA[25] <= altsyncram:registers[0][31]__1.q_b[6]
dataA[26] <= altsyncram:registers[0][31]__1.q_b[5]
dataA[27] <= altsyncram:registers[0][31]__1.q_b[4]
dataA[28] <= altsyncram:registers[0][31]__1.q_b[3]
dataA[29] <= altsyncram:registers[0][31]__1.q_b[2]
dataA[30] <= altsyncram:registers[0][31]__1.q_b[1]
dataA[31] <= altsyncram:registers[0][31]__1.q_b[0]
dataB[0] <= altsyncram:registers[0][31]__2.q_b[31]
dataB[1] <= altsyncram:registers[0][31]__2.q_b[30]
dataB[2] <= altsyncram:registers[0][31]__2.q_b[29]
dataB[3] <= altsyncram:registers[0][31]__2.q_b[28]
dataB[4] <= altsyncram:registers[0][31]__2.q_b[27]
dataB[5] <= altsyncram:registers[0][31]__2.q_b[26]
dataB[6] <= altsyncram:registers[0][31]__2.q_b[25]
dataB[7] <= altsyncram:registers[0][31]__2.q_b[24]
dataB[8] <= altsyncram:registers[0][31]__2.q_b[23]
dataB[9] <= altsyncram:registers[0][31]__2.q_b[22]
dataB[10] <= altsyncram:registers[0][31]__2.q_b[21]
dataB[11] <= altsyncram:registers[0][31]__2.q_b[20]
dataB[12] <= altsyncram:registers[0][31]__2.q_b[19]
dataB[13] <= altsyncram:registers[0][31]__2.q_b[18]
dataB[14] <= altsyncram:registers[0][31]__2.q_b[17]
dataB[15] <= altsyncram:registers[0][31]__2.q_b[16]
dataB[16] <= altsyncram:registers[0][31]__2.q_b[15]
dataB[17] <= altsyncram:registers[0][31]__2.q_b[14]
dataB[18] <= altsyncram:registers[0][31]__2.q_b[13]
dataB[19] <= altsyncram:registers[0][31]__2.q_b[12]
dataB[20] <= altsyncram:registers[0][31]__2.q_b[11]
dataB[21] <= altsyncram:registers[0][31]__2.q_b[10]
dataB[22] <= altsyncram:registers[0][31]__2.q_b[9]
dataB[23] <= altsyncram:registers[0][31]__2.q_b[8]
dataB[24] <= altsyncram:registers[0][31]__2.q_b[7]
dataB[25] <= altsyncram:registers[0][31]__2.q_b[6]
dataB[26] <= altsyncram:registers[0][31]__2.q_b[5]
dataB[27] <= altsyncram:registers[0][31]__2.q_b[4]
dataB[28] <= altsyncram:registers[0][31]__2.q_b[3]
dataB[29] <= altsyncram:registers[0][31]__2.q_b[2]
dataB[30] <= altsyncram:registers[0][31]__2.q_b[1]
dataB[31] <= altsyncram:registers[0][31]__2.q_b[0]
datafrs3[0] <= altsyncram:registers[0][31]__3.q_b[31]
datafrs3[1] <= altsyncram:registers[0][31]__3.q_b[30]
datafrs3[2] <= altsyncram:registers[0][31]__3.q_b[29]
datafrs3[3] <= altsyncram:registers[0][31]__3.q_b[28]
datafrs3[4] <= altsyncram:registers[0][31]__3.q_b[27]
datafrs3[5] <= altsyncram:registers[0][31]__3.q_b[26]
datafrs3[6] <= altsyncram:registers[0][31]__3.q_b[25]
datafrs3[7] <= altsyncram:registers[0][31]__3.q_b[24]
datafrs3[8] <= altsyncram:registers[0][31]__3.q_b[23]
datafrs3[9] <= altsyncram:registers[0][31]__3.q_b[22]
datafrs3[10] <= altsyncram:registers[0][31]__3.q_b[21]
datafrs3[11] <= altsyncram:registers[0][31]__3.q_b[20]
datafrs3[12] <= altsyncram:registers[0][31]__3.q_b[19]
datafrs3[13] <= altsyncram:registers[0][31]__3.q_b[18]
datafrs3[14] <= altsyncram:registers[0][31]__3.q_b[17]
datafrs3[15] <= altsyncram:registers[0][31]__3.q_b[16]
datafrs3[16] <= altsyncram:registers[0][31]__3.q_b[15]
datafrs3[17] <= altsyncram:registers[0][31]__3.q_b[14]
datafrs3[18] <= altsyncram:registers[0][31]__3.q_b[13]
datafrs3[19] <= altsyncram:registers[0][31]__3.q_b[12]
datafrs3[20] <= altsyncram:registers[0][31]__3.q_b[11]
datafrs3[21] <= altsyncram:registers[0][31]__3.q_b[10]
datafrs3[22] <= altsyncram:registers[0][31]__3.q_b[9]
datafrs3[23] <= altsyncram:registers[0][31]__3.q_b[8]
datafrs3[24] <= altsyncram:registers[0][31]__3.q_b[7]
datafrs3[25] <= altsyncram:registers[0][31]__3.q_b[6]
datafrs3[26] <= altsyncram:registers[0][31]__3.q_b[5]
datafrs3[27] <= altsyncram:registers[0][31]__3.q_b[4]
datafrs3[28] <= altsyncram:registers[0][31]__3.q_b[3]
datafrs3[29] <= altsyncram:registers[0][31]__3.q_b[2]
datafrs3[30] <= altsyncram:registers[0][31]__3.q_b[1]
datafrs3[31] <= altsyncram:registers[0][31]__3.q_b[0]


|top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1
wren_a => altsyncram_2rc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2rc1:auto_generated.data_a[0]
data_a[1] => altsyncram_2rc1:auto_generated.data_a[1]
data_a[2] => altsyncram_2rc1:auto_generated.data_a[2]
data_a[3] => altsyncram_2rc1:auto_generated.data_a[3]
data_a[4] => altsyncram_2rc1:auto_generated.data_a[4]
data_a[5] => altsyncram_2rc1:auto_generated.data_a[5]
data_a[6] => altsyncram_2rc1:auto_generated.data_a[6]
data_a[7] => altsyncram_2rc1:auto_generated.data_a[7]
data_a[8] => altsyncram_2rc1:auto_generated.data_a[8]
data_a[9] => altsyncram_2rc1:auto_generated.data_a[9]
data_a[10] => altsyncram_2rc1:auto_generated.data_a[10]
data_a[11] => altsyncram_2rc1:auto_generated.data_a[11]
data_a[12] => altsyncram_2rc1:auto_generated.data_a[12]
data_a[13] => altsyncram_2rc1:auto_generated.data_a[13]
data_a[14] => altsyncram_2rc1:auto_generated.data_a[14]
data_a[15] => altsyncram_2rc1:auto_generated.data_a[15]
data_a[16] => altsyncram_2rc1:auto_generated.data_a[16]
data_a[17] => altsyncram_2rc1:auto_generated.data_a[17]
data_a[18] => altsyncram_2rc1:auto_generated.data_a[18]
data_a[19] => altsyncram_2rc1:auto_generated.data_a[19]
data_a[20] => altsyncram_2rc1:auto_generated.data_a[20]
data_a[21] => altsyncram_2rc1:auto_generated.data_a[21]
data_a[22] => altsyncram_2rc1:auto_generated.data_a[22]
data_a[23] => altsyncram_2rc1:auto_generated.data_a[23]
data_a[24] => altsyncram_2rc1:auto_generated.data_a[24]
data_a[25] => altsyncram_2rc1:auto_generated.data_a[25]
data_a[26] => altsyncram_2rc1:auto_generated.data_a[26]
data_a[27] => altsyncram_2rc1:auto_generated.data_a[27]
data_a[28] => altsyncram_2rc1:auto_generated.data_a[28]
data_a[29] => altsyncram_2rc1:auto_generated.data_a[29]
data_a[30] => altsyncram_2rc1:auto_generated.data_a[30]
data_a[31] => altsyncram_2rc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_2rc1:auto_generated.address_a[0]
address_a[1] => altsyncram_2rc1:auto_generated.address_a[1]
address_a[2] => altsyncram_2rc1:auto_generated.address_a[2]
address_a[3] => altsyncram_2rc1:auto_generated.address_a[3]
address_a[4] => altsyncram_2rc1:auto_generated.address_a[4]
address_b[0] => altsyncram_2rc1:auto_generated.address_b[0]
address_b[1] => altsyncram_2rc1:auto_generated.address_b[1]
address_b[2] => altsyncram_2rc1:auto_generated.address_b[2]
address_b[3] => altsyncram_2rc1:auto_generated.address_b[3]
address_b[4] => altsyncram_2rc1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2rc1:auto_generated.clock0
clock1 => altsyncram_2rc1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_2rc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2rc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2rc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2rc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2rc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2rc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2rc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2rc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2rc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2rc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2rc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2rc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2rc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2rc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2rc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2rc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_2rc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_2rc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_2rc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_2rc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_2rc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_2rc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_2rc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_2rc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_2rc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_2rc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_2rc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_2rc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_2rc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_2rc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_2rc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_2rc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__1|altsyncram_2rc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2
wren_a => altsyncram_2rc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2rc1:auto_generated.data_a[0]
data_a[1] => altsyncram_2rc1:auto_generated.data_a[1]
data_a[2] => altsyncram_2rc1:auto_generated.data_a[2]
data_a[3] => altsyncram_2rc1:auto_generated.data_a[3]
data_a[4] => altsyncram_2rc1:auto_generated.data_a[4]
data_a[5] => altsyncram_2rc1:auto_generated.data_a[5]
data_a[6] => altsyncram_2rc1:auto_generated.data_a[6]
data_a[7] => altsyncram_2rc1:auto_generated.data_a[7]
data_a[8] => altsyncram_2rc1:auto_generated.data_a[8]
data_a[9] => altsyncram_2rc1:auto_generated.data_a[9]
data_a[10] => altsyncram_2rc1:auto_generated.data_a[10]
data_a[11] => altsyncram_2rc1:auto_generated.data_a[11]
data_a[12] => altsyncram_2rc1:auto_generated.data_a[12]
data_a[13] => altsyncram_2rc1:auto_generated.data_a[13]
data_a[14] => altsyncram_2rc1:auto_generated.data_a[14]
data_a[15] => altsyncram_2rc1:auto_generated.data_a[15]
data_a[16] => altsyncram_2rc1:auto_generated.data_a[16]
data_a[17] => altsyncram_2rc1:auto_generated.data_a[17]
data_a[18] => altsyncram_2rc1:auto_generated.data_a[18]
data_a[19] => altsyncram_2rc1:auto_generated.data_a[19]
data_a[20] => altsyncram_2rc1:auto_generated.data_a[20]
data_a[21] => altsyncram_2rc1:auto_generated.data_a[21]
data_a[22] => altsyncram_2rc1:auto_generated.data_a[22]
data_a[23] => altsyncram_2rc1:auto_generated.data_a[23]
data_a[24] => altsyncram_2rc1:auto_generated.data_a[24]
data_a[25] => altsyncram_2rc1:auto_generated.data_a[25]
data_a[26] => altsyncram_2rc1:auto_generated.data_a[26]
data_a[27] => altsyncram_2rc1:auto_generated.data_a[27]
data_a[28] => altsyncram_2rc1:auto_generated.data_a[28]
data_a[29] => altsyncram_2rc1:auto_generated.data_a[29]
data_a[30] => altsyncram_2rc1:auto_generated.data_a[30]
data_a[31] => altsyncram_2rc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_2rc1:auto_generated.address_a[0]
address_a[1] => altsyncram_2rc1:auto_generated.address_a[1]
address_a[2] => altsyncram_2rc1:auto_generated.address_a[2]
address_a[3] => altsyncram_2rc1:auto_generated.address_a[3]
address_a[4] => altsyncram_2rc1:auto_generated.address_a[4]
address_b[0] => altsyncram_2rc1:auto_generated.address_b[0]
address_b[1] => altsyncram_2rc1:auto_generated.address_b[1]
address_b[2] => altsyncram_2rc1:auto_generated.address_b[2]
address_b[3] => altsyncram_2rc1:auto_generated.address_b[3]
address_b[4] => altsyncram_2rc1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2rc1:auto_generated.clock0
clock1 => altsyncram_2rc1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_2rc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2rc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2rc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2rc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2rc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2rc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2rc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2rc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2rc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2rc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2rc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2rc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2rc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2rc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2rc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2rc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_2rc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_2rc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_2rc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_2rc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_2rc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_2rc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_2rc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_2rc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_2rc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_2rc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_2rc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_2rc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_2rc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_2rc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_2rc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_2rc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__2|altsyncram_2rc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3
wren_a => altsyncram_2rc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2rc1:auto_generated.data_a[0]
data_a[1] => altsyncram_2rc1:auto_generated.data_a[1]
data_a[2] => altsyncram_2rc1:auto_generated.data_a[2]
data_a[3] => altsyncram_2rc1:auto_generated.data_a[3]
data_a[4] => altsyncram_2rc1:auto_generated.data_a[4]
data_a[5] => altsyncram_2rc1:auto_generated.data_a[5]
data_a[6] => altsyncram_2rc1:auto_generated.data_a[6]
data_a[7] => altsyncram_2rc1:auto_generated.data_a[7]
data_a[8] => altsyncram_2rc1:auto_generated.data_a[8]
data_a[9] => altsyncram_2rc1:auto_generated.data_a[9]
data_a[10] => altsyncram_2rc1:auto_generated.data_a[10]
data_a[11] => altsyncram_2rc1:auto_generated.data_a[11]
data_a[12] => altsyncram_2rc1:auto_generated.data_a[12]
data_a[13] => altsyncram_2rc1:auto_generated.data_a[13]
data_a[14] => altsyncram_2rc1:auto_generated.data_a[14]
data_a[15] => altsyncram_2rc1:auto_generated.data_a[15]
data_a[16] => altsyncram_2rc1:auto_generated.data_a[16]
data_a[17] => altsyncram_2rc1:auto_generated.data_a[17]
data_a[18] => altsyncram_2rc1:auto_generated.data_a[18]
data_a[19] => altsyncram_2rc1:auto_generated.data_a[19]
data_a[20] => altsyncram_2rc1:auto_generated.data_a[20]
data_a[21] => altsyncram_2rc1:auto_generated.data_a[21]
data_a[22] => altsyncram_2rc1:auto_generated.data_a[22]
data_a[23] => altsyncram_2rc1:auto_generated.data_a[23]
data_a[24] => altsyncram_2rc1:auto_generated.data_a[24]
data_a[25] => altsyncram_2rc1:auto_generated.data_a[25]
data_a[26] => altsyncram_2rc1:auto_generated.data_a[26]
data_a[27] => altsyncram_2rc1:auto_generated.data_a[27]
data_a[28] => altsyncram_2rc1:auto_generated.data_a[28]
data_a[29] => altsyncram_2rc1:auto_generated.data_a[29]
data_a[30] => altsyncram_2rc1:auto_generated.data_a[30]
data_a[31] => altsyncram_2rc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_2rc1:auto_generated.address_a[0]
address_a[1] => altsyncram_2rc1:auto_generated.address_a[1]
address_a[2] => altsyncram_2rc1:auto_generated.address_a[2]
address_a[3] => altsyncram_2rc1:auto_generated.address_a[3]
address_a[4] => altsyncram_2rc1:auto_generated.address_a[4]
address_b[0] => altsyncram_2rc1:auto_generated.address_b[0]
address_b[1] => altsyncram_2rc1:auto_generated.address_b[1]
address_b[2] => altsyncram_2rc1:auto_generated.address_b[2]
address_b[3] => altsyncram_2rc1:auto_generated.address_b[3]
address_b[4] => altsyncram_2rc1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2rc1:auto_generated.clock0
clock1 => altsyncram_2rc1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_2rc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2rc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2rc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2rc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2rc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2rc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2rc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2rc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2rc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2rc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2rc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2rc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2rc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2rc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2rc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2rc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_2rc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_2rc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_2rc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_2rc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_2rc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_2rc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_2rc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_2rc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_2rc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_2rc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_2rc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_2rc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_2rc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_2rc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_2rc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_2rc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|riscv_core:rv32i|float_regFile:float_rf|altsyncram:registers[0][31]__3|altsyncram_2rc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|top|riscv_core:rv32i|register:ID_EX
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
data[32] => out[32]~reg0.DATAIN
data[33] => out[33]~reg0.DATAIN
data[34] => out[34]~reg0.DATAIN
data[35] => out[35]~reg0.DATAIN
data[36] => out[36]~reg0.DATAIN
data[37] => out[37]~reg0.DATAIN
data[38] => out[38]~reg0.DATAIN
data[39] => out[39]~reg0.DATAIN
data[40] => out[40]~reg0.DATAIN
data[41] => out[41]~reg0.DATAIN
data[42] => out[42]~reg0.DATAIN
data[43] => out[43]~reg0.DATAIN
data[44] => out[44]~reg0.DATAIN
data[45] => out[45]~reg0.DATAIN
data[46] => out[46]~reg0.DATAIN
data[47] => out[47]~reg0.DATAIN
data[48] => out[48]~reg0.DATAIN
data[49] => out[49]~reg0.DATAIN
data[50] => out[50]~reg0.DATAIN
data[51] => out[51]~reg0.DATAIN
data[52] => out[52]~reg0.DATAIN
data[53] => out[53]~reg0.DATAIN
data[54] => out[54]~reg0.DATAIN
data[55] => out[55]~reg0.DATAIN
data[56] => out[56]~reg0.DATAIN
data[57] => out[57]~reg0.DATAIN
data[58] => out[58]~reg0.DATAIN
data[59] => out[59]~reg0.DATAIN
data[60] => out[60]~reg0.DATAIN
data[61] => out[61]~reg0.DATAIN
data[62] => out[62]~reg0.DATAIN
data[63] => out[63]~reg0.DATAIN
data[64] => out[64]~reg0.DATAIN
data[65] => out[65]~reg0.DATAIN
data[66] => out[66]~reg0.DATAIN
data[67] => out[67]~reg0.DATAIN
data[68] => out[68]~reg0.DATAIN
data[69] => out[69]~reg0.DATAIN
data[70] => out[70]~reg0.DATAIN
data[71] => out[71]~reg0.DATAIN
data[72] => out[72]~reg0.DATAIN
data[73] => out[73]~reg0.DATAIN
data[74] => out[74]~reg0.DATAIN
data[75] => out[75]~reg0.DATAIN
data[76] => out[76]~reg0.DATAIN
data[77] => out[77]~reg0.DATAIN
data[78] => out[78]~reg0.DATAIN
data[79] => out[79]~reg0.DATAIN
data[80] => out[80]~reg0.DATAIN
data[81] => out[81]~reg0.DATAIN
data[82] => out[82]~reg0.DATAIN
data[83] => out[83]~reg0.DATAIN
data[84] => out[84]~reg0.DATAIN
data[85] => out[85]~reg0.DATAIN
data[86] => out[86]~reg0.DATAIN
data[87] => out[87]~reg0.DATAIN
data[88] => out[88]~reg0.DATAIN
data[89] => out[89]~reg0.DATAIN
data[90] => out[90]~reg0.DATAIN
data[91] => out[91]~reg0.DATAIN
data[92] => out[92]~reg0.DATAIN
data[93] => out[93]~reg0.DATAIN
data[94] => out[94]~reg0.DATAIN
data[95] => out[95]~reg0.DATAIN
data[96] => out[96]~reg0.DATAIN
data[97] => out[97]~reg0.DATAIN
data[98] => out[98]~reg0.DATAIN
data[99] => out[99]~reg0.DATAIN
data[100] => out[100]~reg0.DATAIN
data[101] => out[101]~reg0.DATAIN
data[102] => out[102]~reg0.DATAIN
data[103] => out[103]~reg0.DATAIN
data[104] => out[104]~reg0.DATAIN
data[105] => out[105]~reg0.DATAIN
data[106] => out[106]~reg0.DATAIN
data[107] => out[107]~reg0.DATAIN
data[108] => out[108]~reg0.DATAIN
data[109] => out[109]~reg0.DATAIN
data[110] => out[110]~reg0.DATAIN
data[111] => out[111]~reg0.DATAIN
data[112] => out[112]~reg0.DATAIN
data[113] => out[113]~reg0.DATAIN
data[114] => out[114]~reg0.DATAIN
data[115] => out[115]~reg0.DATAIN
data[116] => out[116]~reg0.DATAIN
data[117] => out[117]~reg0.DATAIN
data[118] => out[118]~reg0.DATAIN
data[119] => out[119]~reg0.DATAIN
data[120] => out[120]~reg0.DATAIN
data[121] => out[121]~reg0.DATAIN
data[122] => out[122]~reg0.DATAIN
data[123] => out[123]~reg0.DATAIN
data[124] => out[124]~reg0.DATAIN
data[125] => out[125]~reg0.DATAIN
data[126] => out[126]~reg0.DATAIN
data[127] => out[127]~reg0.DATAIN
data[128] => out[128]~reg0.DATAIN
data[129] => out[129]~reg0.DATAIN
data[130] => out[130]~reg0.DATAIN
data[131] => out[131]~reg0.DATAIN
data[132] => out[132]~reg0.DATAIN
data[133] => out[133]~reg0.DATAIN
data[134] => out[134]~reg0.DATAIN
data[135] => out[135]~reg0.DATAIN
data[136] => out[136]~reg0.DATAIN
data[137] => out[137]~reg0.DATAIN
data[138] => out[138]~reg0.DATAIN
data[139] => out[139]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[139]~reg0.ENA
enable => out[138]~reg0.ENA
enable => out[137]~reg0.ENA
enable => out[136]~reg0.ENA
enable => out[135]~reg0.ENA
enable => out[134]~reg0.ENA
enable => out[133]~reg0.ENA
enable => out[132]~reg0.ENA
enable => out[131]~reg0.ENA
enable => out[130]~reg0.ENA
enable => out[129]~reg0.ENA
enable => out[128]~reg0.ENA
enable => out[127]~reg0.ENA
enable => out[126]~reg0.ENA
enable => out[125]~reg0.ENA
enable => out[124]~reg0.ENA
enable => out[123]~reg0.ENA
enable => out[122]~reg0.ENA
enable => out[121]~reg0.ENA
enable => out[120]~reg0.ENA
enable => out[119]~reg0.ENA
enable => out[118]~reg0.ENA
enable => out[117]~reg0.ENA
enable => out[116]~reg0.ENA
enable => out[115]~reg0.ENA
enable => out[114]~reg0.ENA
enable => out[113]~reg0.ENA
enable => out[112]~reg0.ENA
enable => out[111]~reg0.ENA
enable => out[110]~reg0.ENA
enable => out[109]~reg0.ENA
enable => out[108]~reg0.ENA
enable => out[107]~reg0.ENA
enable => out[106]~reg0.ENA
enable => out[105]~reg0.ENA
enable => out[104]~reg0.ENA
enable => out[103]~reg0.ENA
enable => out[102]~reg0.ENA
enable => out[101]~reg0.ENA
enable => out[100]~reg0.ENA
enable => out[99]~reg0.ENA
enable => out[98]~reg0.ENA
enable => out[97]~reg0.ENA
enable => out[96]~reg0.ENA
enable => out[95]~reg0.ENA
enable => out[94]~reg0.ENA
enable => out[93]~reg0.ENA
enable => out[92]~reg0.ENA
enable => out[91]~reg0.ENA
enable => out[90]~reg0.ENA
enable => out[89]~reg0.ENA
enable => out[88]~reg0.ENA
enable => out[87]~reg0.ENA
enable => out[86]~reg0.ENA
enable => out[85]~reg0.ENA
enable => out[84]~reg0.ENA
enable => out[83]~reg0.ENA
enable => out[82]~reg0.ENA
enable => out[81]~reg0.ENA
enable => out[80]~reg0.ENA
enable => out[79]~reg0.ENA
enable => out[78]~reg0.ENA
enable => out[77]~reg0.ENA
enable => out[76]~reg0.ENA
enable => out[75]~reg0.ENA
enable => out[74]~reg0.ENA
enable => out[73]~reg0.ENA
enable => out[72]~reg0.ENA
enable => out[71]~reg0.ENA
enable => out[70]~reg0.ENA
enable => out[69]~reg0.ENA
enable => out[68]~reg0.ENA
enable => out[67]~reg0.ENA
enable => out[66]~reg0.ENA
enable => out[65]~reg0.ENA
enable => out[64]~reg0.ENA
enable => out[63]~reg0.ENA
enable => out[62]~reg0.ENA
enable => out[61]~reg0.ENA
enable => out[60]~reg0.ENA
enable => out[59]~reg0.ENA
enable => out[58]~reg0.ENA
enable => out[57]~reg0.ENA
enable => out[56]~reg0.ENA
enable => out[55]~reg0.ENA
enable => out[54]~reg0.ENA
enable => out[53]~reg0.ENA
enable => out[52]~reg0.ENA
enable => out[51]~reg0.ENA
enable => out[50]~reg0.ENA
enable => out[49]~reg0.ENA
enable => out[48]~reg0.ENA
enable => out[47]~reg0.ENA
enable => out[46]~reg0.ENA
enable => out[45]~reg0.ENA
enable => out[44]~reg0.ENA
enable => out[43]~reg0.ENA
enable => out[42]~reg0.ENA
enable => out[41]~reg0.ENA
enable => out[40]~reg0.ENA
enable => out[39]~reg0.ENA
enable => out[38]~reg0.ENA
enable => out[37]~reg0.ENA
enable => out[36]~reg0.ENA
enable => out[35]~reg0.ENA
enable => out[34]~reg0.ENA
enable => out[33]~reg0.ENA
enable => out[32]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => out[32]~reg0.CLK
clock => out[33]~reg0.CLK
clock => out[34]~reg0.CLK
clock => out[35]~reg0.CLK
clock => out[36]~reg0.CLK
clock => out[37]~reg0.CLK
clock => out[38]~reg0.CLK
clock => out[39]~reg0.CLK
clock => out[40]~reg0.CLK
clock => out[41]~reg0.CLK
clock => out[42]~reg0.CLK
clock => out[43]~reg0.CLK
clock => out[44]~reg0.CLK
clock => out[45]~reg0.CLK
clock => out[46]~reg0.CLK
clock => out[47]~reg0.CLK
clock => out[48]~reg0.CLK
clock => out[49]~reg0.CLK
clock => out[50]~reg0.CLK
clock => out[51]~reg0.CLK
clock => out[52]~reg0.CLK
clock => out[53]~reg0.CLK
clock => out[54]~reg0.CLK
clock => out[55]~reg0.CLK
clock => out[56]~reg0.CLK
clock => out[57]~reg0.CLK
clock => out[58]~reg0.CLK
clock => out[59]~reg0.CLK
clock => out[60]~reg0.CLK
clock => out[61]~reg0.CLK
clock => out[62]~reg0.CLK
clock => out[63]~reg0.CLK
clock => out[64]~reg0.CLK
clock => out[65]~reg0.CLK
clock => out[66]~reg0.CLK
clock => out[67]~reg0.CLK
clock => out[68]~reg0.CLK
clock => out[69]~reg0.CLK
clock => out[70]~reg0.CLK
clock => out[71]~reg0.CLK
clock => out[72]~reg0.CLK
clock => out[73]~reg0.CLK
clock => out[74]~reg0.CLK
clock => out[75]~reg0.CLK
clock => out[76]~reg0.CLK
clock => out[77]~reg0.CLK
clock => out[78]~reg0.CLK
clock => out[79]~reg0.CLK
clock => out[80]~reg0.CLK
clock => out[81]~reg0.CLK
clock => out[82]~reg0.CLK
clock => out[83]~reg0.CLK
clock => out[84]~reg0.CLK
clock => out[85]~reg0.CLK
clock => out[86]~reg0.CLK
clock => out[87]~reg0.CLK
clock => out[88]~reg0.CLK
clock => out[89]~reg0.CLK
clock => out[90]~reg0.CLK
clock => out[91]~reg0.CLK
clock => out[92]~reg0.CLK
clock => out[93]~reg0.CLK
clock => out[94]~reg0.CLK
clock => out[95]~reg0.CLK
clock => out[96]~reg0.CLK
clock => out[97]~reg0.CLK
clock => out[98]~reg0.CLK
clock => out[99]~reg0.CLK
clock => out[100]~reg0.CLK
clock => out[101]~reg0.CLK
clock => out[102]~reg0.CLK
clock => out[103]~reg0.CLK
clock => out[104]~reg0.CLK
clock => out[105]~reg0.CLK
clock => out[106]~reg0.CLK
clock => out[107]~reg0.CLK
clock => out[108]~reg0.CLK
clock => out[109]~reg0.CLK
clock => out[110]~reg0.CLK
clock => out[111]~reg0.CLK
clock => out[112]~reg0.CLK
clock => out[113]~reg0.CLK
clock => out[114]~reg0.CLK
clock => out[115]~reg0.CLK
clock => out[116]~reg0.CLK
clock => out[117]~reg0.CLK
clock => out[118]~reg0.CLK
clock => out[119]~reg0.CLK
clock => out[120]~reg0.CLK
clock => out[121]~reg0.CLK
clock => out[122]~reg0.CLK
clock => out[123]~reg0.CLK
clock => out[124]~reg0.CLK
clock => out[125]~reg0.CLK
clock => out[126]~reg0.CLK
clock => out[127]~reg0.CLK
clock => out[128]~reg0.CLK
clock => out[129]~reg0.CLK
clock => out[130]~reg0.CLK
clock => out[131]~reg0.CLK
clock => out[132]~reg0.CLK
clock => out[133]~reg0.CLK
clock => out[134]~reg0.CLK
clock => out[135]~reg0.CLK
clock => out[136]~reg0.CLK
clock => out[137]~reg0.CLK
clock => out[138]~reg0.CLK
clock => out[139]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
clear => out[32]~reg0.ACLR
clear => out[33]~reg0.ACLR
clear => out[34]~reg0.ACLR
clear => out[35]~reg0.ACLR
clear => out[36]~reg0.ACLR
clear => out[37]~reg0.ACLR
clear => out[38]~reg0.ACLR
clear => out[39]~reg0.ACLR
clear => out[40]~reg0.ACLR
clear => out[41]~reg0.ACLR
clear => out[42]~reg0.ACLR
clear => out[43]~reg0.ACLR
clear => out[44]~reg0.ACLR
clear => out[45]~reg0.ACLR
clear => out[46]~reg0.ACLR
clear => out[47]~reg0.ACLR
clear => out[48]~reg0.ACLR
clear => out[49]~reg0.ACLR
clear => out[50]~reg0.ACLR
clear => out[51]~reg0.ACLR
clear => out[52]~reg0.ACLR
clear => out[53]~reg0.ACLR
clear => out[54]~reg0.ACLR
clear => out[55]~reg0.ACLR
clear => out[56]~reg0.ACLR
clear => out[57]~reg0.ACLR
clear => out[58]~reg0.ACLR
clear => out[59]~reg0.ACLR
clear => out[60]~reg0.ACLR
clear => out[61]~reg0.ACLR
clear => out[62]~reg0.ACLR
clear => out[63]~reg0.ACLR
clear => out[64]~reg0.ACLR
clear => out[65]~reg0.ACLR
clear => out[66]~reg0.ACLR
clear => out[67]~reg0.ACLR
clear => out[68]~reg0.ACLR
clear => out[69]~reg0.ACLR
clear => out[70]~reg0.ACLR
clear => out[71]~reg0.ACLR
clear => out[72]~reg0.ACLR
clear => out[73]~reg0.ACLR
clear => out[74]~reg0.ACLR
clear => out[75]~reg0.ACLR
clear => out[76]~reg0.ACLR
clear => out[77]~reg0.ACLR
clear => out[78]~reg0.ACLR
clear => out[79]~reg0.ACLR
clear => out[80]~reg0.ACLR
clear => out[81]~reg0.ACLR
clear => out[82]~reg0.ACLR
clear => out[83]~reg0.ACLR
clear => out[84]~reg0.ACLR
clear => out[85]~reg0.ACLR
clear => out[86]~reg0.ACLR
clear => out[87]~reg0.ACLR
clear => out[88]~reg0.ACLR
clear => out[89]~reg0.ACLR
clear => out[90]~reg0.ACLR
clear => out[91]~reg0.ACLR
clear => out[92]~reg0.ACLR
clear => out[93]~reg0.ACLR
clear => out[94]~reg0.ACLR
clear => out[95]~reg0.ACLR
clear => out[96]~reg0.ACLR
clear => out[97]~reg0.ACLR
clear => out[98]~reg0.ACLR
clear => out[99]~reg0.ACLR
clear => out[100]~reg0.ACLR
clear => out[101]~reg0.ACLR
clear => out[102]~reg0.ACLR
clear => out[103]~reg0.ACLR
clear => out[104]~reg0.ACLR
clear => out[105]~reg0.ACLR
clear => out[106]~reg0.ACLR
clear => out[107]~reg0.ACLR
clear => out[108]~reg0.ACLR
clear => out[109]~reg0.ACLR
clear => out[110]~reg0.ACLR
clear => out[111]~reg0.ACLR
clear => out[112]~reg0.ACLR
clear => out[113]~reg0.ACLR
clear => out[114]~reg0.ACLR
clear => out[115]~reg0.ACLR
clear => out[116]~reg0.ACLR
clear => out[117]~reg0.ACLR
clear => out[118]~reg0.ACLR
clear => out[119]~reg0.ACLR
clear => out[120]~reg0.ACLR
clear => out[121]~reg0.ACLR
clear => out[122]~reg0.ACLR
clear => out[123]~reg0.ACLR
clear => out[124]~reg0.ACLR
clear => out[125]~reg0.ACLR
clear => out[126]~reg0.ACLR
clear => out[127]~reg0.ACLR
clear => out[128]~reg0.ACLR
clear => out[129]~reg0.ACLR
clear => out[130]~reg0.ACLR
clear => out[131]~reg0.ACLR
clear => out[132]~reg0.ACLR
clear => out[133]~reg0.ACLR
clear => out[134]~reg0.ACLR
clear => out[135]~reg0.ACLR
clear => out[136]~reg0.ACLR
clear => out[137]~reg0.ACLR
clear => out[138]~reg0.ACLR
clear => out[139]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[64] <= out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[65] <= out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[66] <= out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[67] <= out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[68] <= out[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[69] <= out[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[70] <= out[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[71] <= out[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[72] <= out[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[73] <= out[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[74] <= out[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[75] <= out[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[76] <= out[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[77] <= out[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[78] <= out[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[79] <= out[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[80] <= out[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[81] <= out[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[82] <= out[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[83] <= out[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[84] <= out[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[85] <= out[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[86] <= out[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[87] <= out[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[88] <= out[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[89] <= out[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[90] <= out[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[91] <= out[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[92] <= out[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[93] <= out[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[94] <= out[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[95] <= out[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[96] <= out[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[97] <= out[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[98] <= out[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[99] <= out[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[100] <= out[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[101] <= out[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[102] <= out[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[103] <= out[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[104] <= out[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[105] <= out[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[106] <= out[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[107] <= out[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[108] <= out[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[109] <= out[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[110] <= out[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[111] <= out[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[112] <= out[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[113] <= out[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[114] <= out[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[115] <= out[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[116] <= out[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[117] <= out[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[118] <= out[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[119] <= out[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[120] <= out[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[121] <= out[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[122] <= out[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[123] <= out[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[124] <= out[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[125] <= out[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[126] <= out[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[127] <= out[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[128] <= out[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[129] <= out[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[130] <= out[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[131] <= out[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[132] <= out[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[133] <= out[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[134] <= out[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[135] <= out[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[136] <= out[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[137] <= out[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[138] <= out[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[139] <= out[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|aluSource:aluSource
EX_dataA[0] => Mux31.IN1
EX_dataA[1] => Mux30.IN1
EX_dataA[2] => Mux29.IN1
EX_dataA[3] => Mux28.IN1
EX_dataA[4] => Mux27.IN1
EX_dataA[5] => Mux26.IN1
EX_dataA[6] => Mux25.IN1
EX_dataA[7] => Mux24.IN1
EX_dataA[8] => Mux23.IN1
EX_dataA[9] => Mux22.IN1
EX_dataA[10] => Mux21.IN1
EX_dataA[11] => Mux20.IN1
EX_dataA[12] => Mux19.IN1
EX_dataA[13] => Mux18.IN1
EX_dataA[14] => Mux17.IN1
EX_dataA[15] => Mux16.IN1
EX_dataA[16] => Mux15.IN1
EX_dataA[17] => Mux14.IN1
EX_dataA[18] => Mux13.IN1
EX_dataA[19] => Mux12.IN1
EX_dataA[20] => Mux11.IN1
EX_dataA[21] => Mux10.IN1
EX_dataA[22] => Mux9.IN1
EX_dataA[23] => Mux8.IN1
EX_dataA[24] => Mux7.IN1
EX_dataA[25] => Mux6.IN1
EX_dataA[26] => Mux5.IN1
EX_dataA[27] => Mux4.IN1
EX_dataA[28] => Mux3.IN1
EX_dataA[29] => Mux2.IN1
EX_dataA[30] => Mux1.IN1
EX_dataA[31] => Mux0.IN1
dataD[0] => Mux31.IN2
dataD[0] => Mux63.IN1
dataD[0] => Mux95.IN1
dataD[1] => Mux30.IN2
dataD[1] => Mux62.IN1
dataD[1] => Mux94.IN1
dataD[2] => Mux29.IN2
dataD[2] => Mux61.IN1
dataD[2] => Mux93.IN1
dataD[3] => Mux28.IN2
dataD[3] => Mux60.IN1
dataD[3] => Mux92.IN1
dataD[4] => Mux27.IN2
dataD[4] => Mux59.IN1
dataD[4] => Mux91.IN1
dataD[5] => Mux26.IN2
dataD[5] => Mux58.IN1
dataD[5] => Mux90.IN1
dataD[6] => Mux25.IN2
dataD[6] => Mux57.IN1
dataD[6] => Mux89.IN1
dataD[7] => Mux24.IN2
dataD[7] => Mux56.IN1
dataD[7] => Mux88.IN1
dataD[8] => Mux23.IN2
dataD[8] => Mux55.IN1
dataD[8] => Mux87.IN1
dataD[9] => Mux22.IN2
dataD[9] => Mux54.IN1
dataD[9] => Mux86.IN1
dataD[10] => Mux21.IN2
dataD[10] => Mux53.IN1
dataD[10] => Mux85.IN1
dataD[11] => Mux20.IN2
dataD[11] => Mux52.IN1
dataD[11] => Mux84.IN1
dataD[12] => Mux19.IN2
dataD[12] => Mux51.IN1
dataD[12] => Mux83.IN1
dataD[13] => Mux18.IN2
dataD[13] => Mux50.IN1
dataD[13] => Mux82.IN1
dataD[14] => Mux17.IN2
dataD[14] => Mux49.IN1
dataD[14] => Mux81.IN1
dataD[15] => Mux16.IN2
dataD[15] => Mux48.IN1
dataD[15] => Mux80.IN1
dataD[16] => Mux15.IN2
dataD[16] => Mux47.IN1
dataD[16] => Mux79.IN1
dataD[17] => Mux14.IN2
dataD[17] => Mux46.IN1
dataD[17] => Mux78.IN1
dataD[18] => Mux13.IN2
dataD[18] => Mux45.IN1
dataD[18] => Mux77.IN1
dataD[19] => Mux12.IN2
dataD[19] => Mux44.IN1
dataD[19] => Mux76.IN1
dataD[20] => Mux11.IN2
dataD[20] => Mux43.IN1
dataD[20] => Mux75.IN1
dataD[21] => Mux10.IN2
dataD[21] => Mux42.IN1
dataD[21] => Mux74.IN1
dataD[22] => Mux9.IN2
dataD[22] => Mux41.IN1
dataD[22] => Mux73.IN1
dataD[23] => Mux8.IN2
dataD[23] => Mux40.IN1
dataD[23] => Mux72.IN1
dataD[24] => Mux7.IN2
dataD[24] => Mux39.IN1
dataD[24] => Mux71.IN1
dataD[25] => Mux6.IN2
dataD[25] => Mux38.IN1
dataD[25] => Mux70.IN1
dataD[26] => Mux5.IN2
dataD[26] => Mux37.IN1
dataD[26] => Mux69.IN1
dataD[27] => Mux4.IN2
dataD[27] => Mux36.IN1
dataD[27] => Mux68.IN1
dataD[28] => Mux3.IN2
dataD[28] => Mux35.IN1
dataD[28] => Mux67.IN1
dataD[29] => Mux2.IN2
dataD[29] => Mux34.IN1
dataD[29] => Mux66.IN1
dataD[30] => Mux1.IN2
dataD[30] => Mux33.IN1
dataD[30] => Mux65.IN1
dataD[31] => Mux0.IN2
dataD[31] => Mux32.IN1
dataD[31] => Mux64.IN1
MEM_aluResult[0] => Mux31.IN3
MEM_aluResult[0] => Mux63.IN2
MEM_aluResult[0] => Mux95.IN2
MEM_aluResult[1] => Mux30.IN3
MEM_aluResult[1] => Mux62.IN2
MEM_aluResult[1] => Mux94.IN2
MEM_aluResult[2] => Mux29.IN3
MEM_aluResult[2] => Mux61.IN2
MEM_aluResult[2] => Mux93.IN2
MEM_aluResult[3] => Mux28.IN3
MEM_aluResult[3] => Mux60.IN2
MEM_aluResult[3] => Mux92.IN2
MEM_aluResult[4] => Mux27.IN3
MEM_aluResult[4] => Mux59.IN2
MEM_aluResult[4] => Mux91.IN2
MEM_aluResult[5] => Mux26.IN3
MEM_aluResult[5] => Mux58.IN2
MEM_aluResult[5] => Mux90.IN2
MEM_aluResult[6] => Mux25.IN3
MEM_aluResult[6] => Mux57.IN2
MEM_aluResult[6] => Mux89.IN2
MEM_aluResult[7] => Mux24.IN3
MEM_aluResult[7] => Mux56.IN2
MEM_aluResult[7] => Mux88.IN2
MEM_aluResult[8] => Mux23.IN3
MEM_aluResult[8] => Mux55.IN2
MEM_aluResult[8] => Mux87.IN2
MEM_aluResult[9] => Mux22.IN3
MEM_aluResult[9] => Mux54.IN2
MEM_aluResult[9] => Mux86.IN2
MEM_aluResult[10] => Mux21.IN3
MEM_aluResult[10] => Mux53.IN2
MEM_aluResult[10] => Mux85.IN2
MEM_aluResult[11] => Mux20.IN3
MEM_aluResult[11] => Mux52.IN2
MEM_aluResult[11] => Mux84.IN2
MEM_aluResult[12] => Mux19.IN3
MEM_aluResult[12] => Mux51.IN2
MEM_aluResult[12] => Mux83.IN2
MEM_aluResult[13] => Mux18.IN3
MEM_aluResult[13] => Mux50.IN2
MEM_aluResult[13] => Mux82.IN2
MEM_aluResult[14] => Mux17.IN3
MEM_aluResult[14] => Mux49.IN2
MEM_aluResult[14] => Mux81.IN2
MEM_aluResult[15] => Mux16.IN3
MEM_aluResult[15] => Mux48.IN2
MEM_aluResult[15] => Mux80.IN2
MEM_aluResult[16] => Mux15.IN3
MEM_aluResult[16] => Mux47.IN2
MEM_aluResult[16] => Mux79.IN2
MEM_aluResult[17] => Mux14.IN3
MEM_aluResult[17] => Mux46.IN2
MEM_aluResult[17] => Mux78.IN2
MEM_aluResult[18] => Mux13.IN3
MEM_aluResult[18] => Mux45.IN2
MEM_aluResult[18] => Mux77.IN2
MEM_aluResult[19] => Mux12.IN3
MEM_aluResult[19] => Mux44.IN2
MEM_aluResult[19] => Mux76.IN2
MEM_aluResult[20] => Mux11.IN3
MEM_aluResult[20] => Mux43.IN2
MEM_aluResult[20] => Mux75.IN2
MEM_aluResult[21] => Mux10.IN3
MEM_aluResult[21] => Mux42.IN2
MEM_aluResult[21] => Mux74.IN2
MEM_aluResult[22] => Mux9.IN3
MEM_aluResult[22] => Mux41.IN2
MEM_aluResult[22] => Mux73.IN2
MEM_aluResult[23] => Mux8.IN3
MEM_aluResult[23] => Mux40.IN2
MEM_aluResult[23] => Mux72.IN2
MEM_aluResult[24] => Mux7.IN3
MEM_aluResult[24] => Mux39.IN2
MEM_aluResult[24] => Mux71.IN2
MEM_aluResult[25] => Mux6.IN3
MEM_aluResult[25] => Mux38.IN2
MEM_aluResult[25] => Mux70.IN2
MEM_aluResult[26] => Mux5.IN3
MEM_aluResult[26] => Mux37.IN2
MEM_aluResult[26] => Mux69.IN2
MEM_aluResult[27] => Mux4.IN3
MEM_aluResult[27] => Mux36.IN2
MEM_aluResult[27] => Mux68.IN2
MEM_aluResult[28] => Mux3.IN3
MEM_aluResult[28] => Mux35.IN2
MEM_aluResult[28] => Mux67.IN2
MEM_aluResult[29] => Mux2.IN3
MEM_aluResult[29] => Mux34.IN2
MEM_aluResult[29] => Mux66.IN2
MEM_aluResult[30] => Mux1.IN3
MEM_aluResult[30] => Mux33.IN2
MEM_aluResult[30] => Mux65.IN2
MEM_aluResult[31] => Mux0.IN3
MEM_aluResult[31] => Mux32.IN2
MEM_aluResult[31] => Mux64.IN2
EX_dataB[0] => Mux63.IN3
EX_dataB[1] => Mux62.IN3
EX_dataB[2] => Mux61.IN3
EX_dataB[3] => Mux60.IN3
EX_dataB[4] => Mux59.IN3
EX_dataB[5] => Mux58.IN3
EX_dataB[6] => Mux57.IN3
EX_dataB[7] => Mux56.IN3
EX_dataB[8] => Mux55.IN3
EX_dataB[9] => Mux54.IN3
EX_dataB[10] => Mux53.IN3
EX_dataB[11] => Mux52.IN3
EX_dataB[12] => Mux51.IN3
EX_dataB[13] => Mux50.IN3
EX_dataB[14] => Mux49.IN3
EX_dataB[15] => Mux48.IN3
EX_dataB[16] => Mux47.IN3
EX_dataB[17] => Mux46.IN3
EX_dataB[18] => Mux45.IN3
EX_dataB[19] => Mux44.IN3
EX_dataB[20] => Mux43.IN3
EX_dataB[21] => Mux42.IN3
EX_dataB[22] => Mux41.IN3
EX_dataB[23] => Mux40.IN3
EX_dataB[24] => Mux39.IN3
EX_dataB[25] => Mux38.IN3
EX_dataB[26] => Mux37.IN3
EX_dataB[27] => Mux36.IN3
EX_dataB[28] => Mux35.IN3
EX_dataB[29] => Mux34.IN3
EX_dataB[30] => Mux33.IN3
EX_dataB[31] => Mux32.IN3
EX_datafrs3[0] => Mux95.IN3
EX_datafrs3[1] => Mux94.IN3
EX_datafrs3[2] => Mux93.IN3
EX_datafrs3[3] => Mux92.IN3
EX_datafrs3[4] => Mux91.IN3
EX_datafrs3[5] => Mux90.IN3
EX_datafrs3[6] => Mux89.IN3
EX_datafrs3[7] => Mux88.IN3
EX_datafrs3[8] => Mux87.IN3
EX_datafrs3[9] => Mux86.IN3
EX_datafrs3[10] => Mux85.IN3
EX_datafrs3[11] => Mux84.IN3
EX_datafrs3[12] => Mux83.IN3
EX_datafrs3[13] => Mux82.IN3
EX_datafrs3[14] => Mux81.IN3
EX_datafrs3[15] => Mux80.IN3
EX_datafrs3[16] => Mux79.IN3
EX_datafrs3[17] => Mux78.IN3
EX_datafrs3[18] => Mux77.IN3
EX_datafrs3[19] => Mux76.IN3
EX_datafrs3[20] => Mux75.IN3
EX_datafrs3[21] => Mux74.IN3
EX_datafrs3[22] => Mux73.IN3
EX_datafrs3[23] => Mux72.IN3
EX_datafrs3[24] => Mux71.IN3
EX_datafrs3[25] => Mux70.IN3
EX_datafrs3[26] => Mux69.IN3
EX_datafrs3[27] => Mux68.IN3
EX_datafrs3[28] => Mux67.IN3
EX_datafrs3[29] => Mux66.IN3
EX_datafrs3[30] => Mux65.IN3
EX_datafrs3[31] => Mux64.IN3
EX_immGenOut[0] => aluB.DATAB
EX_immGenOut[1] => aluB.DATAB
EX_immGenOut[2] => aluB.DATAB
EX_immGenOut[3] => aluB.DATAB
EX_immGenOut[4] => aluB.DATAB
EX_immGenOut[5] => aluB.DATAB
EX_immGenOut[6] => aluB.DATAB
EX_immGenOut[7] => aluB.DATAB
EX_immGenOut[8] => aluB.DATAB
EX_immGenOut[9] => aluB.DATAB
EX_immGenOut[10] => aluB.DATAB
EX_immGenOut[11] => aluB.DATAB
EX_immGenOut[12] => aluB.DATAB
EX_immGenOut[13] => aluB.DATAB
EX_immGenOut[14] => aluB.DATAB
EX_immGenOut[15] => aluB.DATAB
EX_immGenOut[16] => aluB.DATAB
EX_immGenOut[17] => aluB.DATAB
EX_immGenOut[18] => aluB.DATAB
EX_immGenOut[19] => aluB.DATAB
EX_immGenOut[20] => aluB.DATAB
EX_immGenOut[21] => aluB.DATAB
EX_immGenOut[22] => aluB.DATAB
EX_immGenOut[23] => aluB.DATAB
EX_immGenOut[24] => aluB.DATAB
EX_immGenOut[25] => aluB.DATAB
EX_immGenOut[26] => aluB.DATAB
EX_immGenOut[27] => aluB.DATAB
EX_immGenOut[28] => aluB.DATAB
EX_immGenOut[29] => aluB.DATAB
EX_immGenOut[30] => aluB.DATAB
EX_immGenOut[31] => aluB.DATAB
forwardA[0] => Mux0.IN5
forwardA[0] => Mux1.IN5
forwardA[0] => Mux2.IN5
forwardA[0] => Mux3.IN5
forwardA[0] => Mux4.IN5
forwardA[0] => Mux5.IN5
forwardA[0] => Mux6.IN5
forwardA[0] => Mux7.IN5
forwardA[0] => Mux8.IN5
forwardA[0] => Mux9.IN5
forwardA[0] => Mux10.IN5
forwardA[0] => Mux11.IN5
forwardA[0] => Mux12.IN5
forwardA[0] => Mux13.IN5
forwardA[0] => Mux14.IN5
forwardA[0] => Mux15.IN5
forwardA[0] => Mux16.IN5
forwardA[0] => Mux17.IN5
forwardA[0] => Mux18.IN5
forwardA[0] => Mux19.IN5
forwardA[0] => Mux20.IN5
forwardA[0] => Mux21.IN5
forwardA[0] => Mux22.IN5
forwardA[0] => Mux23.IN5
forwardA[0] => Mux24.IN5
forwardA[0] => Mux25.IN5
forwardA[0] => Mux26.IN5
forwardA[0] => Mux27.IN5
forwardA[0] => Mux28.IN5
forwardA[0] => Mux29.IN5
forwardA[0] => Mux30.IN5
forwardA[0] => Mux31.IN5
forwardA[1] => Mux0.IN4
forwardA[1] => Mux1.IN4
forwardA[1] => Mux2.IN4
forwardA[1] => Mux3.IN4
forwardA[1] => Mux4.IN4
forwardA[1] => Mux5.IN4
forwardA[1] => Mux6.IN4
forwardA[1] => Mux7.IN4
forwardA[1] => Mux8.IN4
forwardA[1] => Mux9.IN4
forwardA[1] => Mux10.IN4
forwardA[1] => Mux11.IN4
forwardA[1] => Mux12.IN4
forwardA[1] => Mux13.IN4
forwardA[1] => Mux14.IN4
forwardA[1] => Mux15.IN4
forwardA[1] => Mux16.IN4
forwardA[1] => Mux17.IN4
forwardA[1] => Mux18.IN4
forwardA[1] => Mux19.IN4
forwardA[1] => Mux20.IN4
forwardA[1] => Mux21.IN4
forwardA[1] => Mux22.IN4
forwardA[1] => Mux23.IN4
forwardA[1] => Mux24.IN4
forwardA[1] => Mux25.IN4
forwardA[1] => Mux26.IN4
forwardA[1] => Mux27.IN4
forwardA[1] => Mux28.IN4
forwardA[1] => Mux29.IN4
forwardA[1] => Mux30.IN4
forwardA[1] => Mux31.IN4
forwardB[0] => Mux32.IN5
forwardB[0] => Mux33.IN5
forwardB[0] => Mux34.IN5
forwardB[0] => Mux35.IN5
forwardB[0] => Mux36.IN5
forwardB[0] => Mux37.IN5
forwardB[0] => Mux38.IN5
forwardB[0] => Mux39.IN5
forwardB[0] => Mux40.IN5
forwardB[0] => Mux41.IN5
forwardB[0] => Mux42.IN5
forwardB[0] => Mux43.IN5
forwardB[0] => Mux44.IN5
forwardB[0] => Mux45.IN5
forwardB[0] => Mux46.IN5
forwardB[0] => Mux47.IN5
forwardB[0] => Mux48.IN5
forwardB[0] => Mux49.IN5
forwardB[0] => Mux50.IN5
forwardB[0] => Mux51.IN5
forwardB[0] => Mux52.IN5
forwardB[0] => Mux53.IN5
forwardB[0] => Mux54.IN5
forwardB[0] => Mux55.IN5
forwardB[0] => Mux56.IN5
forwardB[0] => Mux57.IN5
forwardB[0] => Mux58.IN5
forwardB[0] => Mux59.IN5
forwardB[0] => Mux60.IN5
forwardB[0] => Mux61.IN5
forwardB[0] => Mux62.IN5
forwardB[0] => Mux63.IN5
forwardB[1] => Mux32.IN4
forwardB[1] => Mux33.IN4
forwardB[1] => Mux34.IN4
forwardB[1] => Mux35.IN4
forwardB[1] => Mux36.IN4
forwardB[1] => Mux37.IN4
forwardB[1] => Mux38.IN4
forwardB[1] => Mux39.IN4
forwardB[1] => Mux40.IN4
forwardB[1] => Mux41.IN4
forwardB[1] => Mux42.IN4
forwardB[1] => Mux43.IN4
forwardB[1] => Mux44.IN4
forwardB[1] => Mux45.IN4
forwardB[1] => Mux46.IN4
forwardB[1] => Mux47.IN4
forwardB[1] => Mux48.IN4
forwardB[1] => Mux49.IN4
forwardB[1] => Mux50.IN4
forwardB[1] => Mux51.IN4
forwardB[1] => Mux52.IN4
forwardB[1] => Mux53.IN4
forwardB[1] => Mux54.IN4
forwardB[1] => Mux55.IN4
forwardB[1] => Mux56.IN4
forwardB[1] => Mux57.IN4
forwardB[1] => Mux58.IN4
forwardB[1] => Mux59.IN4
forwardB[1] => Mux60.IN4
forwardB[1] => Mux61.IN4
forwardB[1] => Mux62.IN4
forwardB[1] => Mux63.IN4
forwardC[0] => Mux64.IN5
forwardC[0] => Mux65.IN5
forwardC[0] => Mux66.IN5
forwardC[0] => Mux67.IN5
forwardC[0] => Mux68.IN5
forwardC[0] => Mux69.IN5
forwardC[0] => Mux70.IN5
forwardC[0] => Mux71.IN5
forwardC[0] => Mux72.IN5
forwardC[0] => Mux73.IN5
forwardC[0] => Mux74.IN5
forwardC[0] => Mux75.IN5
forwardC[0] => Mux76.IN5
forwardC[0] => Mux77.IN5
forwardC[0] => Mux78.IN5
forwardC[0] => Mux79.IN5
forwardC[0] => Mux80.IN5
forwardC[0] => Mux81.IN5
forwardC[0] => Mux82.IN5
forwardC[0] => Mux83.IN5
forwardC[0] => Mux84.IN5
forwardC[0] => Mux85.IN5
forwardC[0] => Mux86.IN5
forwardC[0] => Mux87.IN5
forwardC[0] => Mux88.IN5
forwardC[0] => Mux89.IN5
forwardC[0] => Mux90.IN5
forwardC[0] => Mux91.IN5
forwardC[0] => Mux92.IN5
forwardC[0] => Mux93.IN5
forwardC[0] => Mux94.IN5
forwardC[0] => Mux95.IN5
forwardC[1] => Mux64.IN4
forwardC[1] => Mux65.IN4
forwardC[1] => Mux66.IN4
forwardC[1] => Mux67.IN4
forwardC[1] => Mux68.IN4
forwardC[1] => Mux69.IN4
forwardC[1] => Mux70.IN4
forwardC[1] => Mux71.IN4
forwardC[1] => Mux72.IN4
forwardC[1] => Mux73.IN4
forwardC[1] => Mux74.IN4
forwardC[1] => Mux75.IN4
forwardC[1] => Mux76.IN4
forwardC[1] => Mux77.IN4
forwardC[1] => Mux78.IN4
forwardC[1] => Mux79.IN4
forwardC[1] => Mux80.IN4
forwardC[1] => Mux81.IN4
forwardC[1] => Mux82.IN4
forwardC[1] => Mux83.IN4
forwardC[1] => Mux84.IN4
forwardC[1] => Mux85.IN4
forwardC[1] => Mux86.IN4
forwardC[1] => Mux87.IN4
forwardC[1] => Mux88.IN4
forwardC[1] => Mux89.IN4
forwardC[1] => Mux90.IN4
forwardC[1] => Mux91.IN4
forwardC[1] => Mux92.IN4
forwardC[1] => Mux93.IN4
forwardC[1] => Mux94.IN4
forwardC[1] => Mux95.IN4
aluSourceSel => Decoder0.IN0
aluA[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
aluA[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
aluA[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
aluA[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
aluA[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
aluA[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
aluA[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
aluA[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
aluA[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
aluA[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
aluA[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
aluA[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
aluA[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
aluA[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
aluA[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
aluA[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
aluA[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
aluA[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
aluA[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
aluA[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
aluA[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
aluA[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
aluA[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
aluA[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
aluA[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
aluA[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
aluA[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
aluA[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
aluA[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
aluA[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
aluA[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
aluA[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
aluB[0] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[1] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[2] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[3] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[4] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[5] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[6] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[7] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[8] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[9] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[10] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[11] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[12] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[13] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[14] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[15] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[16] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[17] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[18] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[19] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[20] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[21] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[22] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[23] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[24] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[25] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[26] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[27] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[28] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[29] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[30] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluB[31] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
fpuC[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
fpuC[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
fpuC[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
fpuC[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
fpuC[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
fpuC[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
fpuC[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
fpuC[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
fpuC[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
fpuC[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
fpuC[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
fpuC[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
fpuC[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
fpuC[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
fpuC[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
fpuC[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
fpuC[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
fpuC[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
fpuC[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
fpuC[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
fpuC[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
fpuC[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
fpuC[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
fpuC[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
fpuC[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
fpuC[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
fpuC[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
fpuC[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
fpuC[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
fpuC[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
fpuC[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
fpuC[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
forwardB_dataB[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|alu:alu
dataA[0] => Add0.IN32
dataA[0] => Add1.IN64
dataA[0] => andd[0].IN0
dataA[0] => orr[0].IN0
dataA[0] => xorr[0].IN0
dataA[0] => ShiftLeft0.IN32
dataA[0] => LessThan0.IN32
dataA[0] => LessThan1.IN32
dataA[0] => ShiftRight0.IN32
dataA[0] => ShiftRight1.IN32
dataA[0] => Equal0.IN31
dataA[0] => LessThan2.IN32
dataA[0] => LessThan3.IN32
dataA[1] => Add0.IN31
dataA[1] => Add1.IN63
dataA[1] => andd[1].IN0
dataA[1] => orr[1].IN0
dataA[1] => xorr[1].IN0
dataA[1] => ShiftLeft0.IN31
dataA[1] => LessThan0.IN31
dataA[1] => LessThan1.IN31
dataA[1] => ShiftRight0.IN31
dataA[1] => ShiftRight1.IN31
dataA[1] => Equal0.IN30
dataA[1] => LessThan2.IN31
dataA[1] => LessThan3.IN31
dataA[2] => Add0.IN30
dataA[2] => Add1.IN62
dataA[2] => andd[2].IN0
dataA[2] => orr[2].IN0
dataA[2] => xorr[2].IN0
dataA[2] => ShiftLeft0.IN30
dataA[2] => LessThan0.IN30
dataA[2] => LessThan1.IN30
dataA[2] => ShiftRight0.IN30
dataA[2] => ShiftRight1.IN30
dataA[2] => Equal0.IN29
dataA[2] => LessThan2.IN30
dataA[2] => LessThan3.IN30
dataA[3] => Add0.IN29
dataA[3] => Add1.IN61
dataA[3] => andd[3].IN0
dataA[3] => orr[3].IN0
dataA[3] => xorr[3].IN0
dataA[3] => ShiftLeft0.IN29
dataA[3] => LessThan0.IN29
dataA[3] => LessThan1.IN29
dataA[3] => ShiftRight0.IN29
dataA[3] => ShiftRight1.IN29
dataA[3] => Equal0.IN28
dataA[3] => LessThan2.IN29
dataA[3] => LessThan3.IN29
dataA[4] => Add0.IN28
dataA[4] => Add1.IN60
dataA[4] => andd[4].IN0
dataA[4] => orr[4].IN0
dataA[4] => xorr[4].IN0
dataA[4] => ShiftLeft0.IN28
dataA[4] => LessThan0.IN28
dataA[4] => LessThan1.IN28
dataA[4] => ShiftRight0.IN28
dataA[4] => ShiftRight1.IN28
dataA[4] => Equal0.IN27
dataA[4] => LessThan2.IN28
dataA[4] => LessThan3.IN28
dataA[5] => Add0.IN27
dataA[5] => Add1.IN59
dataA[5] => andd[5].IN0
dataA[5] => orr[5].IN0
dataA[5] => xorr[5].IN0
dataA[5] => ShiftLeft0.IN27
dataA[5] => LessThan0.IN27
dataA[5] => LessThan1.IN27
dataA[5] => ShiftRight0.IN27
dataA[5] => ShiftRight1.IN27
dataA[5] => Equal0.IN26
dataA[5] => LessThan2.IN27
dataA[5] => LessThan3.IN27
dataA[6] => Add0.IN26
dataA[6] => Add1.IN58
dataA[6] => andd[6].IN0
dataA[6] => orr[6].IN0
dataA[6] => xorr[6].IN0
dataA[6] => ShiftLeft0.IN26
dataA[6] => LessThan0.IN26
dataA[6] => LessThan1.IN26
dataA[6] => ShiftRight0.IN26
dataA[6] => ShiftRight1.IN26
dataA[6] => Equal0.IN25
dataA[6] => LessThan2.IN26
dataA[6] => LessThan3.IN26
dataA[7] => Add0.IN25
dataA[7] => Add1.IN57
dataA[7] => andd[7].IN0
dataA[7] => orr[7].IN0
dataA[7] => xorr[7].IN0
dataA[7] => ShiftLeft0.IN25
dataA[7] => LessThan0.IN25
dataA[7] => LessThan1.IN25
dataA[7] => ShiftRight0.IN25
dataA[7] => ShiftRight1.IN25
dataA[7] => Equal0.IN24
dataA[7] => LessThan2.IN25
dataA[7] => LessThan3.IN25
dataA[8] => Add0.IN24
dataA[8] => Add1.IN56
dataA[8] => andd[8].IN0
dataA[8] => orr[8].IN0
dataA[8] => xorr[8].IN0
dataA[8] => ShiftLeft0.IN24
dataA[8] => LessThan0.IN24
dataA[8] => LessThan1.IN24
dataA[8] => ShiftRight0.IN24
dataA[8] => ShiftRight1.IN24
dataA[8] => Equal0.IN23
dataA[8] => LessThan2.IN24
dataA[8] => LessThan3.IN24
dataA[9] => Add0.IN23
dataA[9] => Add1.IN55
dataA[9] => andd[9].IN0
dataA[9] => orr[9].IN0
dataA[9] => xorr[9].IN0
dataA[9] => ShiftLeft0.IN23
dataA[9] => LessThan0.IN23
dataA[9] => LessThan1.IN23
dataA[9] => ShiftRight0.IN23
dataA[9] => ShiftRight1.IN23
dataA[9] => Equal0.IN22
dataA[9] => LessThan2.IN23
dataA[9] => LessThan3.IN23
dataA[10] => Add0.IN22
dataA[10] => Add1.IN54
dataA[10] => andd[10].IN0
dataA[10] => orr[10].IN0
dataA[10] => xorr[10].IN0
dataA[10] => ShiftLeft0.IN22
dataA[10] => LessThan0.IN22
dataA[10] => LessThan1.IN22
dataA[10] => ShiftRight0.IN22
dataA[10] => ShiftRight1.IN22
dataA[10] => Equal0.IN21
dataA[10] => LessThan2.IN22
dataA[10] => LessThan3.IN22
dataA[11] => Add0.IN21
dataA[11] => Add1.IN53
dataA[11] => andd[11].IN0
dataA[11] => orr[11].IN0
dataA[11] => xorr[11].IN0
dataA[11] => ShiftLeft0.IN21
dataA[11] => LessThan0.IN21
dataA[11] => LessThan1.IN21
dataA[11] => ShiftRight0.IN21
dataA[11] => ShiftRight1.IN21
dataA[11] => Equal0.IN20
dataA[11] => LessThan2.IN21
dataA[11] => LessThan3.IN21
dataA[12] => Add0.IN20
dataA[12] => Add1.IN52
dataA[12] => andd[12].IN0
dataA[12] => orr[12].IN0
dataA[12] => xorr[12].IN0
dataA[12] => ShiftLeft0.IN20
dataA[12] => LessThan0.IN20
dataA[12] => LessThan1.IN20
dataA[12] => ShiftRight0.IN20
dataA[12] => ShiftRight1.IN20
dataA[12] => Equal0.IN19
dataA[12] => LessThan2.IN20
dataA[12] => LessThan3.IN20
dataA[13] => Add0.IN19
dataA[13] => Add1.IN51
dataA[13] => andd[13].IN0
dataA[13] => orr[13].IN0
dataA[13] => xorr[13].IN0
dataA[13] => ShiftLeft0.IN19
dataA[13] => LessThan0.IN19
dataA[13] => LessThan1.IN19
dataA[13] => ShiftRight0.IN19
dataA[13] => ShiftRight1.IN19
dataA[13] => Equal0.IN18
dataA[13] => LessThan2.IN19
dataA[13] => LessThan3.IN19
dataA[14] => Add0.IN18
dataA[14] => Add1.IN50
dataA[14] => andd[14].IN0
dataA[14] => orr[14].IN0
dataA[14] => xorr[14].IN0
dataA[14] => ShiftLeft0.IN18
dataA[14] => LessThan0.IN18
dataA[14] => LessThan1.IN18
dataA[14] => ShiftRight0.IN18
dataA[14] => ShiftRight1.IN18
dataA[14] => Equal0.IN17
dataA[14] => LessThan2.IN18
dataA[14] => LessThan3.IN18
dataA[15] => Add0.IN17
dataA[15] => Add1.IN49
dataA[15] => andd[15].IN0
dataA[15] => orr[15].IN0
dataA[15] => xorr[15].IN0
dataA[15] => ShiftLeft0.IN17
dataA[15] => LessThan0.IN17
dataA[15] => LessThan1.IN17
dataA[15] => ShiftRight0.IN17
dataA[15] => ShiftRight1.IN17
dataA[15] => Equal0.IN16
dataA[15] => LessThan2.IN17
dataA[15] => LessThan3.IN17
dataA[16] => Add0.IN16
dataA[16] => Add1.IN48
dataA[16] => andd[16].IN0
dataA[16] => orr[16].IN0
dataA[16] => xorr[16].IN0
dataA[16] => ShiftLeft0.IN16
dataA[16] => LessThan0.IN16
dataA[16] => LessThan1.IN16
dataA[16] => ShiftRight0.IN16
dataA[16] => ShiftRight1.IN16
dataA[16] => Equal0.IN15
dataA[16] => LessThan2.IN16
dataA[16] => LessThan3.IN16
dataA[17] => Add0.IN15
dataA[17] => Add1.IN47
dataA[17] => andd[17].IN0
dataA[17] => orr[17].IN0
dataA[17] => xorr[17].IN0
dataA[17] => ShiftLeft0.IN15
dataA[17] => LessThan0.IN15
dataA[17] => LessThan1.IN15
dataA[17] => ShiftRight0.IN15
dataA[17] => ShiftRight1.IN15
dataA[17] => Equal0.IN14
dataA[17] => LessThan2.IN15
dataA[17] => LessThan3.IN15
dataA[18] => Add0.IN14
dataA[18] => Add1.IN46
dataA[18] => andd[18].IN0
dataA[18] => orr[18].IN0
dataA[18] => xorr[18].IN0
dataA[18] => ShiftLeft0.IN14
dataA[18] => LessThan0.IN14
dataA[18] => LessThan1.IN14
dataA[18] => ShiftRight0.IN14
dataA[18] => ShiftRight1.IN14
dataA[18] => Equal0.IN13
dataA[18] => LessThan2.IN14
dataA[18] => LessThan3.IN14
dataA[19] => Add0.IN13
dataA[19] => Add1.IN45
dataA[19] => andd[19].IN0
dataA[19] => orr[19].IN0
dataA[19] => xorr[19].IN0
dataA[19] => ShiftLeft0.IN13
dataA[19] => LessThan0.IN13
dataA[19] => LessThan1.IN13
dataA[19] => ShiftRight0.IN13
dataA[19] => ShiftRight1.IN13
dataA[19] => Equal0.IN12
dataA[19] => LessThan2.IN13
dataA[19] => LessThan3.IN13
dataA[20] => Add0.IN12
dataA[20] => Add1.IN44
dataA[20] => andd[20].IN0
dataA[20] => orr[20].IN0
dataA[20] => xorr[20].IN0
dataA[20] => ShiftLeft0.IN12
dataA[20] => LessThan0.IN12
dataA[20] => LessThan1.IN12
dataA[20] => ShiftRight0.IN12
dataA[20] => ShiftRight1.IN12
dataA[20] => Equal0.IN11
dataA[20] => LessThan2.IN12
dataA[20] => LessThan3.IN12
dataA[21] => Add0.IN11
dataA[21] => Add1.IN43
dataA[21] => andd[21].IN0
dataA[21] => orr[21].IN0
dataA[21] => xorr[21].IN0
dataA[21] => ShiftLeft0.IN11
dataA[21] => LessThan0.IN11
dataA[21] => LessThan1.IN11
dataA[21] => ShiftRight0.IN11
dataA[21] => ShiftRight1.IN11
dataA[21] => Equal0.IN10
dataA[21] => LessThan2.IN11
dataA[21] => LessThan3.IN11
dataA[22] => Add0.IN10
dataA[22] => Add1.IN42
dataA[22] => andd[22].IN0
dataA[22] => orr[22].IN0
dataA[22] => xorr[22].IN0
dataA[22] => ShiftLeft0.IN10
dataA[22] => LessThan0.IN10
dataA[22] => LessThan1.IN10
dataA[22] => ShiftRight0.IN10
dataA[22] => ShiftRight1.IN10
dataA[22] => Equal0.IN9
dataA[22] => LessThan2.IN10
dataA[22] => LessThan3.IN10
dataA[23] => Add0.IN9
dataA[23] => Add1.IN41
dataA[23] => andd[23].IN0
dataA[23] => orr[23].IN0
dataA[23] => xorr[23].IN0
dataA[23] => ShiftLeft0.IN9
dataA[23] => LessThan0.IN9
dataA[23] => LessThan1.IN9
dataA[23] => ShiftRight0.IN9
dataA[23] => ShiftRight1.IN9
dataA[23] => Equal0.IN8
dataA[23] => LessThan2.IN9
dataA[23] => LessThan3.IN9
dataA[24] => Add0.IN8
dataA[24] => Add1.IN40
dataA[24] => andd[24].IN0
dataA[24] => orr[24].IN0
dataA[24] => xorr[24].IN0
dataA[24] => ShiftLeft0.IN8
dataA[24] => LessThan0.IN8
dataA[24] => LessThan1.IN8
dataA[24] => ShiftRight0.IN8
dataA[24] => ShiftRight1.IN8
dataA[24] => Equal0.IN7
dataA[24] => LessThan2.IN8
dataA[24] => LessThan3.IN8
dataA[25] => Add0.IN7
dataA[25] => Add1.IN39
dataA[25] => andd[25].IN0
dataA[25] => orr[25].IN0
dataA[25] => xorr[25].IN0
dataA[25] => ShiftLeft0.IN7
dataA[25] => LessThan0.IN7
dataA[25] => LessThan1.IN7
dataA[25] => ShiftRight0.IN7
dataA[25] => ShiftRight1.IN7
dataA[25] => Equal0.IN6
dataA[25] => LessThan2.IN7
dataA[25] => LessThan3.IN7
dataA[26] => Add0.IN6
dataA[26] => Add1.IN38
dataA[26] => andd[26].IN0
dataA[26] => orr[26].IN0
dataA[26] => xorr[26].IN0
dataA[26] => ShiftLeft0.IN6
dataA[26] => LessThan0.IN6
dataA[26] => LessThan1.IN6
dataA[26] => ShiftRight0.IN6
dataA[26] => ShiftRight1.IN6
dataA[26] => Equal0.IN5
dataA[26] => LessThan2.IN6
dataA[26] => LessThan3.IN6
dataA[27] => Add0.IN5
dataA[27] => Add1.IN37
dataA[27] => andd[27].IN0
dataA[27] => orr[27].IN0
dataA[27] => xorr[27].IN0
dataA[27] => ShiftLeft0.IN5
dataA[27] => LessThan0.IN5
dataA[27] => LessThan1.IN5
dataA[27] => ShiftRight0.IN5
dataA[27] => ShiftRight1.IN5
dataA[27] => Equal0.IN4
dataA[27] => LessThan2.IN5
dataA[27] => LessThan3.IN5
dataA[28] => Add0.IN4
dataA[28] => Add1.IN36
dataA[28] => andd[28].IN0
dataA[28] => orr[28].IN0
dataA[28] => xorr[28].IN0
dataA[28] => ShiftLeft0.IN4
dataA[28] => LessThan0.IN4
dataA[28] => LessThan1.IN4
dataA[28] => ShiftRight0.IN4
dataA[28] => ShiftRight1.IN4
dataA[28] => Equal0.IN3
dataA[28] => LessThan2.IN4
dataA[28] => LessThan3.IN4
dataA[29] => Add0.IN3
dataA[29] => Add1.IN35
dataA[29] => andd[29].IN0
dataA[29] => orr[29].IN0
dataA[29] => xorr[29].IN0
dataA[29] => ShiftLeft0.IN3
dataA[29] => LessThan0.IN3
dataA[29] => LessThan1.IN3
dataA[29] => ShiftRight0.IN3
dataA[29] => ShiftRight1.IN3
dataA[29] => Equal0.IN2
dataA[29] => LessThan2.IN3
dataA[29] => LessThan3.IN3
dataA[30] => Add0.IN2
dataA[30] => Add1.IN34
dataA[30] => andd[30].IN0
dataA[30] => orr[30].IN0
dataA[30] => xorr[30].IN0
dataA[30] => ShiftLeft0.IN2
dataA[30] => LessThan0.IN2
dataA[30] => LessThan1.IN2
dataA[30] => ShiftRight0.IN2
dataA[30] => ShiftRight1.IN2
dataA[30] => Equal0.IN1
dataA[30] => LessThan2.IN2
dataA[30] => LessThan3.IN2
dataA[31] => Add0.IN1
dataA[31] => Add1.IN33
dataA[31] => andd[31].IN0
dataA[31] => orr[31].IN0
dataA[31] => xorr[31].IN0
dataA[31] => ShiftLeft0.IN1
dataA[31] => LessThan0.IN1
dataA[31] => LessThan1.IN1
dataA[31] => ShiftRight0.IN1
dataA[31] => ShiftRight1.IN0
dataA[31] => ShiftRight1.IN1
dataA[31] => Equal0.IN0
dataA[31] => LessThan2.IN1
dataA[31] => LessThan3.IN1
dataB[0] => Add0.IN64
dataB[0] => andd[0].IN1
dataB[0] => orr[0].IN1
dataB[0] => xorr[0].IN1
dataB[0] => ShiftLeft0.IN37
dataB[0] => LessThan0.IN64
dataB[0] => LessThan1.IN64
dataB[0] => ShiftRight0.IN37
dataB[0] => ShiftRight1.IN37
dataB[0] => Equal0.IN63
dataB[0] => LessThan2.IN64
dataB[0] => LessThan3.IN64
dataB[0] => Add1.IN32
dataB[1] => Add0.IN63
dataB[1] => andd[1].IN1
dataB[1] => orr[1].IN1
dataB[1] => xorr[1].IN1
dataB[1] => ShiftLeft0.IN36
dataB[1] => LessThan0.IN63
dataB[1] => LessThan1.IN63
dataB[1] => ShiftRight0.IN36
dataB[1] => ShiftRight1.IN36
dataB[1] => Equal0.IN62
dataB[1] => LessThan2.IN63
dataB[1] => LessThan3.IN63
dataB[1] => Add1.IN31
dataB[2] => Add0.IN62
dataB[2] => andd[2].IN1
dataB[2] => orr[2].IN1
dataB[2] => xorr[2].IN1
dataB[2] => ShiftLeft0.IN35
dataB[2] => LessThan0.IN62
dataB[2] => LessThan1.IN62
dataB[2] => ShiftRight0.IN35
dataB[2] => ShiftRight1.IN35
dataB[2] => Equal0.IN61
dataB[2] => LessThan2.IN62
dataB[2] => LessThan3.IN62
dataB[2] => Add1.IN30
dataB[3] => Add0.IN61
dataB[3] => andd[3].IN1
dataB[3] => orr[3].IN1
dataB[3] => xorr[3].IN1
dataB[3] => ShiftLeft0.IN34
dataB[3] => LessThan0.IN61
dataB[3] => LessThan1.IN61
dataB[3] => ShiftRight0.IN34
dataB[3] => ShiftRight1.IN34
dataB[3] => Equal0.IN60
dataB[3] => LessThan2.IN61
dataB[3] => LessThan3.IN61
dataB[3] => Add1.IN29
dataB[4] => Add0.IN60
dataB[4] => andd[4].IN1
dataB[4] => orr[4].IN1
dataB[4] => xorr[4].IN1
dataB[4] => ShiftLeft0.IN33
dataB[4] => LessThan0.IN60
dataB[4] => LessThan1.IN60
dataB[4] => ShiftRight0.IN33
dataB[4] => ShiftRight1.IN33
dataB[4] => Equal0.IN59
dataB[4] => LessThan2.IN60
dataB[4] => LessThan3.IN60
dataB[4] => Add1.IN28
dataB[5] => Add0.IN59
dataB[5] => andd[5].IN1
dataB[5] => orr[5].IN1
dataB[5] => xorr[5].IN1
dataB[5] => LessThan0.IN59
dataB[5] => LessThan1.IN59
dataB[5] => Equal0.IN58
dataB[5] => LessThan2.IN59
dataB[5] => LessThan3.IN59
dataB[5] => Add1.IN27
dataB[6] => Add0.IN58
dataB[6] => andd[6].IN1
dataB[6] => orr[6].IN1
dataB[6] => xorr[6].IN1
dataB[6] => LessThan0.IN58
dataB[6] => LessThan1.IN58
dataB[6] => Equal0.IN57
dataB[6] => LessThan2.IN58
dataB[6] => LessThan3.IN58
dataB[6] => Add1.IN26
dataB[7] => Add0.IN57
dataB[7] => andd[7].IN1
dataB[7] => orr[7].IN1
dataB[7] => xorr[7].IN1
dataB[7] => LessThan0.IN57
dataB[7] => LessThan1.IN57
dataB[7] => Equal0.IN56
dataB[7] => LessThan2.IN57
dataB[7] => LessThan3.IN57
dataB[7] => Add1.IN25
dataB[8] => Add0.IN56
dataB[8] => andd[8].IN1
dataB[8] => orr[8].IN1
dataB[8] => xorr[8].IN1
dataB[8] => LessThan0.IN56
dataB[8] => LessThan1.IN56
dataB[8] => Equal0.IN55
dataB[8] => LessThan2.IN56
dataB[8] => LessThan3.IN56
dataB[8] => Add1.IN24
dataB[9] => Add0.IN55
dataB[9] => andd[9].IN1
dataB[9] => orr[9].IN1
dataB[9] => xorr[9].IN1
dataB[9] => LessThan0.IN55
dataB[9] => LessThan1.IN55
dataB[9] => Equal0.IN54
dataB[9] => LessThan2.IN55
dataB[9] => LessThan3.IN55
dataB[9] => Add1.IN23
dataB[10] => Add0.IN54
dataB[10] => andd[10].IN1
dataB[10] => orr[10].IN1
dataB[10] => xorr[10].IN1
dataB[10] => LessThan0.IN54
dataB[10] => LessThan1.IN54
dataB[10] => Equal0.IN53
dataB[10] => LessThan2.IN54
dataB[10] => LessThan3.IN54
dataB[10] => Add1.IN22
dataB[11] => Add0.IN53
dataB[11] => andd[11].IN1
dataB[11] => orr[11].IN1
dataB[11] => xorr[11].IN1
dataB[11] => LessThan0.IN53
dataB[11] => LessThan1.IN53
dataB[11] => Equal0.IN52
dataB[11] => LessThan2.IN53
dataB[11] => LessThan3.IN53
dataB[11] => Add1.IN21
dataB[12] => Add0.IN52
dataB[12] => andd[12].IN1
dataB[12] => orr[12].IN1
dataB[12] => xorr[12].IN1
dataB[12] => LessThan0.IN52
dataB[12] => LessThan1.IN52
dataB[12] => Equal0.IN51
dataB[12] => LessThan2.IN52
dataB[12] => LessThan3.IN52
dataB[12] => Add1.IN20
dataB[13] => Add0.IN51
dataB[13] => andd[13].IN1
dataB[13] => orr[13].IN1
dataB[13] => xorr[13].IN1
dataB[13] => LessThan0.IN51
dataB[13] => LessThan1.IN51
dataB[13] => Equal0.IN50
dataB[13] => LessThan2.IN51
dataB[13] => LessThan3.IN51
dataB[13] => Add1.IN19
dataB[14] => Add0.IN50
dataB[14] => andd[14].IN1
dataB[14] => orr[14].IN1
dataB[14] => xorr[14].IN1
dataB[14] => LessThan0.IN50
dataB[14] => LessThan1.IN50
dataB[14] => Equal0.IN49
dataB[14] => LessThan2.IN50
dataB[14] => LessThan3.IN50
dataB[14] => Add1.IN18
dataB[15] => Add0.IN49
dataB[15] => andd[15].IN1
dataB[15] => orr[15].IN1
dataB[15] => xorr[15].IN1
dataB[15] => LessThan0.IN49
dataB[15] => LessThan1.IN49
dataB[15] => Equal0.IN48
dataB[15] => LessThan2.IN49
dataB[15] => LessThan3.IN49
dataB[15] => Add1.IN17
dataB[16] => Add0.IN48
dataB[16] => andd[16].IN1
dataB[16] => orr[16].IN1
dataB[16] => xorr[16].IN1
dataB[16] => LessThan0.IN48
dataB[16] => LessThan1.IN48
dataB[16] => Equal0.IN47
dataB[16] => LessThan2.IN48
dataB[16] => LessThan3.IN48
dataB[16] => Add1.IN16
dataB[17] => Add0.IN47
dataB[17] => andd[17].IN1
dataB[17] => orr[17].IN1
dataB[17] => xorr[17].IN1
dataB[17] => LessThan0.IN47
dataB[17] => LessThan1.IN47
dataB[17] => Equal0.IN46
dataB[17] => LessThan2.IN47
dataB[17] => LessThan3.IN47
dataB[17] => Add1.IN15
dataB[18] => Add0.IN46
dataB[18] => andd[18].IN1
dataB[18] => orr[18].IN1
dataB[18] => xorr[18].IN1
dataB[18] => LessThan0.IN46
dataB[18] => LessThan1.IN46
dataB[18] => Equal0.IN45
dataB[18] => LessThan2.IN46
dataB[18] => LessThan3.IN46
dataB[18] => Add1.IN14
dataB[19] => Add0.IN45
dataB[19] => andd[19].IN1
dataB[19] => orr[19].IN1
dataB[19] => xorr[19].IN1
dataB[19] => LessThan0.IN45
dataB[19] => LessThan1.IN45
dataB[19] => Equal0.IN44
dataB[19] => LessThan2.IN45
dataB[19] => LessThan3.IN45
dataB[19] => Add1.IN13
dataB[20] => Add0.IN44
dataB[20] => andd[20].IN1
dataB[20] => orr[20].IN1
dataB[20] => xorr[20].IN1
dataB[20] => LessThan0.IN44
dataB[20] => LessThan1.IN44
dataB[20] => Equal0.IN43
dataB[20] => LessThan2.IN44
dataB[20] => LessThan3.IN44
dataB[20] => Add1.IN12
dataB[21] => Add0.IN43
dataB[21] => andd[21].IN1
dataB[21] => orr[21].IN1
dataB[21] => xorr[21].IN1
dataB[21] => LessThan0.IN43
dataB[21] => LessThan1.IN43
dataB[21] => Equal0.IN42
dataB[21] => LessThan2.IN43
dataB[21] => LessThan3.IN43
dataB[21] => Add1.IN11
dataB[22] => Add0.IN42
dataB[22] => andd[22].IN1
dataB[22] => orr[22].IN1
dataB[22] => xorr[22].IN1
dataB[22] => LessThan0.IN42
dataB[22] => LessThan1.IN42
dataB[22] => Equal0.IN41
dataB[22] => LessThan2.IN42
dataB[22] => LessThan3.IN42
dataB[22] => Add1.IN10
dataB[23] => Add0.IN41
dataB[23] => andd[23].IN1
dataB[23] => orr[23].IN1
dataB[23] => xorr[23].IN1
dataB[23] => LessThan0.IN41
dataB[23] => LessThan1.IN41
dataB[23] => Equal0.IN40
dataB[23] => LessThan2.IN41
dataB[23] => LessThan3.IN41
dataB[23] => Add1.IN9
dataB[24] => Add0.IN40
dataB[24] => andd[24].IN1
dataB[24] => orr[24].IN1
dataB[24] => xorr[24].IN1
dataB[24] => LessThan0.IN40
dataB[24] => LessThan1.IN40
dataB[24] => Equal0.IN39
dataB[24] => LessThan2.IN40
dataB[24] => LessThan3.IN40
dataB[24] => Add1.IN8
dataB[25] => Add0.IN39
dataB[25] => andd[25].IN1
dataB[25] => orr[25].IN1
dataB[25] => xorr[25].IN1
dataB[25] => LessThan0.IN39
dataB[25] => LessThan1.IN39
dataB[25] => Equal0.IN38
dataB[25] => LessThan2.IN39
dataB[25] => LessThan3.IN39
dataB[25] => Add1.IN7
dataB[26] => Add0.IN38
dataB[26] => andd[26].IN1
dataB[26] => orr[26].IN1
dataB[26] => xorr[26].IN1
dataB[26] => LessThan0.IN38
dataB[26] => LessThan1.IN38
dataB[26] => Equal0.IN37
dataB[26] => LessThan2.IN38
dataB[26] => LessThan3.IN38
dataB[26] => Add1.IN6
dataB[27] => Add0.IN37
dataB[27] => andd[27].IN1
dataB[27] => orr[27].IN1
dataB[27] => xorr[27].IN1
dataB[27] => LessThan0.IN37
dataB[27] => LessThan1.IN37
dataB[27] => Equal0.IN36
dataB[27] => LessThan2.IN37
dataB[27] => LessThan3.IN37
dataB[27] => Add1.IN5
dataB[28] => Add0.IN36
dataB[28] => andd[28].IN1
dataB[28] => orr[28].IN1
dataB[28] => xorr[28].IN1
dataB[28] => LessThan0.IN36
dataB[28] => LessThan1.IN36
dataB[28] => Equal0.IN35
dataB[28] => LessThan2.IN36
dataB[28] => LessThan3.IN36
dataB[28] => Add1.IN4
dataB[29] => Add0.IN35
dataB[29] => andd[29].IN1
dataB[29] => orr[29].IN1
dataB[29] => xorr[29].IN1
dataB[29] => LessThan0.IN35
dataB[29] => LessThan1.IN35
dataB[29] => Equal0.IN34
dataB[29] => LessThan2.IN35
dataB[29] => LessThan3.IN35
dataB[29] => Add1.IN3
dataB[30] => Add0.IN34
dataB[30] => andd[30].IN1
dataB[30] => orr[30].IN1
dataB[30] => xorr[30].IN1
dataB[30] => LessThan0.IN34
dataB[30] => LessThan1.IN34
dataB[30] => Equal0.IN33
dataB[30] => LessThan2.IN34
dataB[30] => LessThan3.IN34
dataB[30] => Add1.IN2
dataB[31] => Add0.IN33
dataB[31] => andd[31].IN1
dataB[31] => orr[31].IN1
dataB[31] => xorr[31].IN1
dataB[31] => LessThan0.IN33
dataB[31] => LessThan1.IN33
dataB[31] => Equal0.IN32
dataB[31] => LessThan2.IN33
dataB[31] => LessThan3.IN33
dataB[31] => Add1.IN1
func[0] => Mux0.IN10
func[0] => Mux1.IN10
func[0] => Mux2.IN10
func[0] => Mux3.IN10
func[0] => Mux4.IN10
func[0] => Mux5.IN10
func[0] => Mux6.IN10
func[0] => Mux7.IN10
func[0] => Mux8.IN10
func[0] => Mux9.IN10
func[0] => Mux10.IN10
func[0] => Mux11.IN10
func[0] => Mux12.IN10
func[0] => Mux13.IN10
func[0] => Mux14.IN10
func[0] => Mux15.IN10
func[0] => Mux16.IN10
func[0] => Mux17.IN10
func[0] => Mux18.IN10
func[0] => Mux19.IN10
func[0] => Mux20.IN10
func[0] => Mux21.IN10
func[0] => Mux22.IN10
func[0] => Mux23.IN10
func[0] => Mux24.IN10
func[0] => Mux25.IN10
func[0] => Mux26.IN10
func[0] => Mux27.IN10
func[0] => Mux28.IN10
func[0] => Mux29.IN10
func[0] => Mux30.IN10
func[0] => Mux31.IN10
func[0] => Mux64.IN10
func[1] => Mux0.IN9
func[1] => Mux1.IN9
func[1] => Mux2.IN9
func[1] => Mux3.IN9
func[1] => Mux4.IN9
func[1] => Mux5.IN9
func[1] => Mux6.IN9
func[1] => Mux7.IN9
func[1] => Mux8.IN9
func[1] => Mux9.IN9
func[1] => Mux10.IN9
func[1] => Mux11.IN9
func[1] => Mux12.IN9
func[1] => Mux13.IN9
func[1] => Mux14.IN9
func[1] => Mux15.IN9
func[1] => Mux16.IN9
func[1] => Mux17.IN9
func[1] => Mux18.IN9
func[1] => Mux19.IN9
func[1] => Mux20.IN9
func[1] => Mux21.IN9
func[1] => Mux22.IN9
func[1] => Mux23.IN9
func[1] => Mux24.IN9
func[1] => Mux25.IN9
func[1] => Mux26.IN9
func[1] => Mux27.IN9
func[1] => Mux28.IN9
func[1] => Mux29.IN9
func[1] => Mux30.IN9
func[1] => Mux31.IN9
func[1] => Mux64.IN9
func[2] => Mux0.IN8
func[2] => Mux1.IN8
func[2] => Mux2.IN8
func[2] => Mux3.IN8
func[2] => Mux4.IN8
func[2] => Mux5.IN8
func[2] => Mux6.IN8
func[2] => Mux7.IN8
func[2] => Mux8.IN8
func[2] => Mux9.IN8
func[2] => Mux10.IN8
func[2] => Mux11.IN8
func[2] => Mux12.IN8
func[2] => Mux13.IN8
func[2] => Mux14.IN8
func[2] => Mux15.IN8
func[2] => Mux16.IN8
func[2] => Mux17.IN8
func[2] => Mux18.IN8
func[2] => Mux19.IN8
func[2] => Mux20.IN8
func[2] => Mux21.IN8
func[2] => Mux22.IN8
func[2] => Mux23.IN8
func[2] => Mux24.IN8
func[2] => Mux25.IN8
func[2] => Mux26.IN8
func[2] => Mux27.IN8
func[2] => Mux28.IN8
func[2] => Mux29.IN8
func[2] => Mux30.IN8
func[2] => Mux31.IN8
func[2] => Mux64.IN8
func[3] => Decoder0.IN0
aluOp[0] => Mux32.IN3
aluOp[0] => Mux33.IN3
aluOp[0] => Mux34.IN3
aluOp[0] => Mux35.IN3
aluOp[0] => Mux36.IN3
aluOp[0] => Mux37.IN3
aluOp[0] => Mux38.IN3
aluOp[0] => Mux39.IN3
aluOp[0] => Mux40.IN3
aluOp[0] => Mux41.IN3
aluOp[0] => Mux42.IN3
aluOp[0] => Mux43.IN3
aluOp[0] => Mux44.IN3
aluOp[0] => Mux45.IN3
aluOp[0] => Mux46.IN3
aluOp[0] => Mux47.IN3
aluOp[0] => Mux48.IN3
aluOp[0] => Mux49.IN3
aluOp[0] => Mux50.IN3
aluOp[0] => Mux51.IN3
aluOp[0] => Mux52.IN3
aluOp[0] => Mux53.IN3
aluOp[0] => Mux54.IN3
aluOp[0] => Mux55.IN3
aluOp[0] => Mux56.IN3
aluOp[0] => Mux57.IN3
aluOp[0] => Mux58.IN3
aluOp[0] => Mux59.IN3
aluOp[0] => Mux60.IN3
aluOp[0] => Mux61.IN3
aluOp[0] => Mux62.IN3
aluOp[0] => Mux63.IN3
aluOp[1] => Mux32.IN2
aluOp[1] => Mux33.IN2
aluOp[1] => Mux34.IN2
aluOp[1] => Mux35.IN2
aluOp[1] => Mux36.IN2
aluOp[1] => Mux37.IN2
aluOp[1] => Mux38.IN2
aluOp[1] => Mux39.IN2
aluOp[1] => Mux40.IN2
aluOp[1] => Mux41.IN2
aluOp[1] => Mux42.IN2
aluOp[1] => Mux43.IN2
aluOp[1] => Mux44.IN2
aluOp[1] => Mux45.IN2
aluOp[1] => Mux46.IN2
aluOp[1] => Mux47.IN2
aluOp[1] => Mux48.IN2
aluOp[1] => Mux49.IN2
aluOp[1] => Mux50.IN2
aluOp[1] => Mux51.IN2
aluOp[1] => Mux52.IN2
aluOp[1] => Mux53.IN2
aluOp[1] => Mux54.IN2
aluOp[1] => Mux55.IN2
aluOp[1] => Mux56.IN2
aluOp[1] => Mux57.IN2
aluOp[1] => Mux58.IN2
aluOp[1] => Mux59.IN2
aluOp[1] => Mux60.IN2
aluOp[1] => Mux61.IN2
aluOp[1] => Mux62.IN2
aluOp[1] => Mux63.IN2
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluOp[2] => aluResult.OUTPUTSELECT
aluResult[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
aluResult[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
aluResult[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
aluResult[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
aluResult[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
aluResult[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
aluResult[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
aluResult[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
aluResult[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
aluResult[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
aluResult[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
aluResult[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
aluResult[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
aluResult[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
aluResult[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
aluResult[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
aluResult[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
aluResult[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
aluResult[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
aluResult[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
aluResult[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
aluResult[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
aluResult[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
aluResult[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
aluResult[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
aluResult[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
aluResult[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
aluResult[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
aluResult[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
aluResult[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
aluResult[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
aluResult[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
branchFromAlu <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|fpuController:fpuController
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clear => count[0].ACLR
clear => count[1].ACLR
clear => count[2].ACLR
clear => count[3].ACLR
clear => count[4].ACLR
fpuOp[0] => Decoder0.IN3
fpuOp[1] => Decoder0.IN2
fpuOp[1] => Decoder1.IN2
fpuOp[2] => Decoder0.IN1
fpuOp[2] => Decoder1.IN1
fpuOp[3] => Decoder0.IN0
fpuOp[3] => Decoder1.IN0
fpu_sel => always1.IN1
fpu_inprogress <= fpu_inprogress.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu
clock => clock.IN7
clear => ~NO_FANOUT~
fpu_sel => fpu_sel.IN7
dataA[0] => dataA[0].IN6
dataA[1] => dataA[1].IN6
dataA[2] => dataA[2].IN6
dataA[3] => dataA[3].IN6
dataA[4] => dataA[4].IN6
dataA[5] => dataA[5].IN6
dataA[6] => dataA[6].IN6
dataA[7] => dataA[7].IN6
dataA[8] => dataA[8].IN6
dataA[9] => dataA[9].IN6
dataA[10] => dataA[10].IN6
dataA[11] => dataA[11].IN6
dataA[12] => dataA[12].IN6
dataA[13] => dataA[13].IN6
dataA[14] => dataA[14].IN6
dataA[15] => dataA[15].IN6
dataA[16] => dataA[16].IN6
dataA[17] => dataA[17].IN6
dataA[18] => dataA[18].IN6
dataA[19] => dataA[19].IN6
dataA[20] => dataA[20].IN6
dataA[21] => dataA[21].IN6
dataA[22] => dataA[22].IN6
dataA[23] => dataA[23].IN6
dataA[24] => dataA[24].IN6
dataA[25] => dataA[25].IN6
dataA[26] => dataA[26].IN6
dataA[27] => dataA[27].IN6
dataA[28] => dataA[28].IN6
dataA[29] => dataA[29].IN6
dataA[30] => dataA[30].IN6
dataA[31] => dataA[31].IN6
dataB[0] => dataB[0].IN3
dataB[1] => dataB[1].IN3
dataB[2] => dataB[2].IN3
dataB[3] => dataB[3].IN3
dataB[4] => dataB[4].IN3
dataB[5] => dataB[5].IN3
dataB[6] => dataB[6].IN3
dataB[7] => dataB[7].IN3
dataB[8] => dataB[8].IN3
dataB[9] => dataB[9].IN3
dataB[10] => dataB[10].IN3
dataB[11] => dataB[11].IN3
dataB[12] => dataB[12].IN3
dataB[13] => dataB[13].IN3
dataB[14] => dataB[14].IN3
dataB[15] => dataB[15].IN3
dataB[16] => dataB[16].IN3
dataB[17] => dataB[17].IN3
dataB[18] => dataB[18].IN3
dataB[19] => dataB[19].IN3
dataB[20] => dataB[20].IN3
dataB[21] => dataB[21].IN3
dataB[22] => dataB[22].IN3
dataB[23] => dataB[23].IN3
dataB[24] => dataB[24].IN3
dataB[25] => dataB[25].IN3
dataB[26] => dataB[26].IN3
dataB[27] => dataB[27].IN3
dataB[28] => dataB[28].IN3
dataB[29] => dataB[29].IN3
dataB[30] => dataB[30].IN3
dataB[31] => dataB[31].IN3
datafrs3[0] => r4_dataB.DATAB
datafrs3[1] => r4_dataB.DATAB
datafrs3[2] => r4_dataB.DATAB
datafrs3[3] => r4_dataB.DATAB
datafrs3[4] => r4_dataB.DATAB
datafrs3[5] => r4_dataB.DATAB
datafrs3[6] => r4_dataB.DATAB
datafrs3[7] => r4_dataB.DATAB
datafrs3[8] => r4_dataB.DATAB
datafrs3[9] => r4_dataB.DATAB
datafrs3[10] => r4_dataB.DATAB
datafrs3[11] => r4_dataB.DATAB
datafrs3[12] => r4_dataB.DATAB
datafrs3[13] => r4_dataB.DATAB
datafrs3[14] => r4_dataB.DATAB
datafrs3[15] => r4_dataB.DATAB
datafrs3[16] => r4_dataB.DATAB
datafrs3[17] => r4_dataB.DATAB
datafrs3[18] => r4_dataB.DATAB
datafrs3[19] => r4_dataB.DATAB
datafrs3[20] => r4_dataB.DATAB
datafrs3[21] => r4_dataB.DATAB
datafrs3[22] => r4_dataB.DATAB
datafrs3[23] => r4_dataB.DATAB
datafrs3[24] => r4_dataB.DATAB
datafrs3[25] => r4_dataB.DATAB
datafrs3[26] => r4_dataB.DATAB
datafrs3[27] => r4_dataB.DATAB
datafrs3[28] => r4_dataB.DATAB
datafrs3[29] => r4_dataB.DATAB
datafrs3[30] => r4_dataB.DATAB
datafrs3[31] => r4_dataB.DATAB
func3[0] => Mux0.IN3
func3[0] => Mux1.IN5
func3[0] => Mux2.IN5
func3[0] => Mux3.IN5
func3[0] => Mux4.IN5
func3[0] => Mux5.IN5
func3[0] => Mux6.IN5
func3[0] => Mux7.IN5
func3[0] => Mux8.IN5
func3[0] => Mux9.IN5
func3[0] => Mux10.IN5
func3[0] => Mux11.IN5
func3[0] => Mux12.IN5
func3[0] => Mux13.IN5
func3[0] => Mux14.IN5
func3[0] => Mux15.IN5
func3[0] => Mux16.IN5
func3[0] => Mux17.IN5
func3[0] => Mux18.IN5
func3[0] => Mux19.IN5
func3[0] => Mux20.IN5
func3[0] => Mux21.IN5
func3[0] => Mux22.IN5
func3[0] => Mux23.IN5
func3[0] => Mux24.IN5
func3[0] => Mux25.IN5
func3[0] => Mux26.IN5
func3[0] => Mux27.IN5
func3[0] => Mux28.IN5
func3[0] => Mux29.IN5
func3[0] => Mux30.IN5
func3[0] => Mux31.IN5
func3[0] => Mux32.IN2
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[0] => fpuResult.OUTPUTSELECT
func3[1] => Mux0.IN2
func3[1] => Mux1.IN4
func3[1] => Mux2.IN4
func3[1] => Mux3.IN4
func3[1] => Mux4.IN4
func3[1] => Mux5.IN4
func3[1] => Mux6.IN4
func3[1] => Mux7.IN4
func3[1] => Mux8.IN4
func3[1] => Mux9.IN4
func3[1] => Mux10.IN4
func3[1] => Mux11.IN4
func3[1] => Mux12.IN4
func3[1] => Mux13.IN4
func3[1] => Mux14.IN4
func3[1] => Mux15.IN4
func3[1] => Mux16.IN4
func3[1] => Mux17.IN4
func3[1] => Mux18.IN4
func3[1] => Mux19.IN4
func3[1] => Mux20.IN4
func3[1] => Mux21.IN4
func3[1] => Mux22.IN4
func3[1] => Mux23.IN4
func3[1] => Mux24.IN4
func3[1] => Mux25.IN4
func3[1] => Mux26.IN4
func3[1] => Mux27.IN4
func3[1] => Mux28.IN4
func3[1] => Mux29.IN4
func3[1] => Mux30.IN4
func3[1] => Mux31.IN4
func3[1] => Mux32.IN1
func3[2] => ~NO_FANOUT~
fpuOp[0] => Decoder0.IN3
fpuOp[0] => Decoder1.IN3
fpuOp[0] => Decoder2.IN3
fpuOp[0] => Mux33.IN11
fpuOp[0] => Mux34.IN8
fpuOp[0] => Mux35.IN8
fpuOp[0] => Mux36.IN8
fpuOp[0] => Mux37.IN8
fpuOp[0] => Mux38.IN8
fpuOp[0] => Mux39.IN8
fpuOp[0] => Mux40.IN8
fpuOp[0] => Mux41.IN8
fpuOp[0] => Mux42.IN8
fpuOp[0] => Mux43.IN8
fpuOp[0] => Mux44.IN8
fpuOp[0] => Mux45.IN8
fpuOp[0] => Mux46.IN8
fpuOp[0] => Mux47.IN8
fpuOp[0] => Mux48.IN8
fpuOp[0] => Mux49.IN8
fpuOp[0] => Mux50.IN8
fpuOp[0] => Mux51.IN8
fpuOp[0] => Mux52.IN8
fpuOp[0] => Mux53.IN8
fpuOp[0] => Mux54.IN8
fpuOp[0] => Mux55.IN8
fpuOp[0] => Mux56.IN8
fpuOp[0] => Mux57.IN8
fpuOp[0] => Mux58.IN8
fpuOp[0] => Mux59.IN8
fpuOp[0] => Mux60.IN8
fpuOp[0] => Mux61.IN8
fpuOp[0] => Mux62.IN8
fpuOp[0] => Mux63.IN8
fpuOp[0] => Mux64.IN8
fpuOp[1] => Decoder0.IN2
fpuOp[1] => Decoder1.IN2
fpuOp[1] => Decoder2.IN2
fpuOp[1] => Mux33.IN10
fpuOp[1] => Mux34.IN7
fpuOp[1] => Mux35.IN7
fpuOp[1] => Mux36.IN7
fpuOp[1] => Mux37.IN7
fpuOp[1] => Mux38.IN7
fpuOp[1] => Mux39.IN7
fpuOp[1] => Mux40.IN7
fpuOp[1] => Mux41.IN7
fpuOp[1] => Mux42.IN7
fpuOp[1] => Mux43.IN7
fpuOp[1] => Mux44.IN7
fpuOp[1] => Mux45.IN7
fpuOp[1] => Mux46.IN7
fpuOp[1] => Mux47.IN7
fpuOp[1] => Mux48.IN7
fpuOp[1] => Mux49.IN7
fpuOp[1] => Mux50.IN7
fpuOp[1] => Mux51.IN7
fpuOp[1] => Mux52.IN7
fpuOp[1] => Mux53.IN7
fpuOp[1] => Mux54.IN7
fpuOp[1] => Mux55.IN7
fpuOp[1] => Mux56.IN7
fpuOp[1] => Mux57.IN7
fpuOp[1] => Mux58.IN7
fpuOp[1] => Mux59.IN7
fpuOp[1] => Mux60.IN7
fpuOp[1] => Mux61.IN7
fpuOp[1] => Mux62.IN7
fpuOp[1] => Mux63.IN7
fpuOp[1] => Mux64.IN7
fpuOp[2] => Decoder0.IN1
fpuOp[2] => Decoder1.IN1
fpuOp[2] => Decoder2.IN1
fpuOp[2] => Mux33.IN9
fpuOp[2] => Mux34.IN6
fpuOp[2] => Mux35.IN6
fpuOp[2] => Mux36.IN6
fpuOp[2] => Mux37.IN6
fpuOp[2] => Mux38.IN6
fpuOp[2] => Mux39.IN6
fpuOp[2] => Mux40.IN6
fpuOp[2] => Mux41.IN6
fpuOp[2] => Mux42.IN6
fpuOp[2] => Mux43.IN6
fpuOp[2] => Mux44.IN6
fpuOp[2] => Mux45.IN6
fpuOp[2] => Mux46.IN6
fpuOp[2] => Mux47.IN6
fpuOp[2] => Mux48.IN6
fpuOp[2] => Mux49.IN6
fpuOp[2] => Mux50.IN6
fpuOp[2] => Mux51.IN6
fpuOp[2] => Mux52.IN6
fpuOp[2] => Mux53.IN6
fpuOp[2] => Mux54.IN6
fpuOp[2] => Mux55.IN6
fpuOp[2] => Mux56.IN6
fpuOp[2] => Mux57.IN6
fpuOp[2] => Mux58.IN6
fpuOp[2] => Mux59.IN6
fpuOp[2] => Mux60.IN6
fpuOp[2] => Mux61.IN6
fpuOp[2] => Mux62.IN6
fpuOp[2] => Mux63.IN6
fpuOp[2] => Mux64.IN6
fpuOp[3] => Decoder0.IN0
fpuOp[3] => Decoder1.IN0
fpuOp[3] => Decoder2.IN0
fpuOp[3] => Mux33.IN8
fpuOp[3] => Mux34.IN5
fpuOp[3] => Mux35.IN5
fpuOp[3] => Mux36.IN5
fpuOp[3] => Mux37.IN5
fpuOp[3] => Mux38.IN5
fpuOp[3] => Mux39.IN5
fpuOp[3] => Mux40.IN5
fpuOp[3] => Mux41.IN5
fpuOp[3] => Mux42.IN5
fpuOp[3] => Mux43.IN5
fpuOp[3] => Mux44.IN5
fpuOp[3] => Mux45.IN5
fpuOp[3] => Mux46.IN5
fpuOp[3] => Mux47.IN5
fpuOp[3] => Mux48.IN5
fpuOp[3] => Mux49.IN5
fpuOp[3] => Mux50.IN5
fpuOp[3] => Mux51.IN5
fpuOp[3] => Mux52.IN5
fpuOp[3] => Mux53.IN5
fpuOp[3] => Mux54.IN5
fpuOp[3] => Mux55.IN5
fpuOp[3] => Mux56.IN5
fpuOp[3] => Mux57.IN5
fpuOp[3] => Mux58.IN5
fpuOp[3] => Mux59.IN5
fpuOp[3] => Mux60.IN5
fpuOp[3] => Mux61.IN5
fpuOp[3] => Mux62.IN5
fpuOp[3] => Mux63.IN5
fpuOp[3] => Mux64.IN5
EX_Rs2_0 => fpuResult.OUTPUTSELECT
fpuResult[0] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[1] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[2] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[3] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[4] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[5] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[6] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[7] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[8] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[9] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[10] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[11] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[12] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[13] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[14] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[15] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[16] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[17] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[18] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[19] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[20] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[21] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[22] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[23] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[24] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[25] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[26] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[27] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[28] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[29] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[30] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
fpuResult[31] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst
aclr => aclr.IN1
add_sub => add_sub.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
nan <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.nan
overflow <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.overflow
result[0] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[1] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[2] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[3] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[4] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[5] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[6] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[7] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[8] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[9] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[10] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[11] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[12] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[13] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[14] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[15] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[16] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[17] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[18] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[19] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[20] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[21] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[22] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[23] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[24] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[25] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[26] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[27] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[28] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[29] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[30] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
result[31] <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.result
underflow <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.underflow
zero <= fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component
aclr => aclr.IN4
add_sub => infinite_output_sign_dffe1_wi.IN0
add_sub => add_sub_dffe1.DATAIN
clk_en => clk_en.IN4
clock => clock.IN4
dataa[0] => man_a_not_zero_w[1].IN0
dataa[0] => aligned_dataa_man_dffe15_wo[0].IN1
dataa[1] => aligned_dataa_man_dffe15_wo[1].IN1
dataa[1] => man_a_not_zero_w[1].IN1
dataa[2] => aligned_dataa_man_dffe15_wo[2].IN1
dataa[2] => man_a_not_zero_w[2].IN1
dataa[3] => aligned_dataa_man_dffe15_wo[3].IN1
dataa[3] => man_a_not_zero_w[3].IN1
dataa[4] => aligned_dataa_man_dffe15_wo[4].IN1
dataa[4] => man_a_not_zero_w[4].IN1
dataa[5] => aligned_dataa_man_dffe15_wo[5].IN1
dataa[5] => man_a_not_zero_w[5].IN1
dataa[6] => aligned_dataa_man_dffe15_wo[6].IN1
dataa[6] => man_a_not_zero_w[6].IN1
dataa[7] => aligned_dataa_man_dffe15_wo[7].IN1
dataa[7] => man_a_not_zero_w[7].IN1
dataa[8] => aligned_dataa_man_dffe15_wo[8].IN1
dataa[8] => man_a_not_zero_w[8].IN1
dataa[9] => aligned_dataa_man_dffe15_wo[9].IN1
dataa[9] => man_a_not_zero_w[9].IN1
dataa[10] => aligned_dataa_man_dffe15_wo[10].IN1
dataa[10] => man_a_not_zero_w[10].IN1
dataa[11] => aligned_dataa_man_dffe15_wo[11].IN1
dataa[11] => man_a_not_zero_w[11].IN1
dataa[12] => aligned_dataa_man_dffe15_wo[12].IN1
dataa[12] => man_a_not_zero_w[12].IN1
dataa[13] => aligned_dataa_man_dffe15_wo[13].IN1
dataa[13] => man_a_not_zero_w[13].IN1
dataa[14] => aligned_dataa_man_dffe15_wo[14].IN1
dataa[14] => man_a_not_zero_w[14].IN1
dataa[15] => aligned_dataa_man_dffe15_wo[15].IN1
dataa[15] => man_a_not_zero_w[15].IN1
dataa[16] => aligned_dataa_man_dffe15_wo[16].IN1
dataa[16] => man_a_not_zero_w[16].IN1
dataa[17] => aligned_dataa_man_dffe15_wo[17].IN1
dataa[17] => man_a_not_zero_w[17].IN1
dataa[18] => aligned_dataa_man_dffe15_wo[18].IN1
dataa[18] => man_a_not_zero_w[18].IN1
dataa[19] => aligned_dataa_man_dffe15_wo[19].IN1
dataa[19] => man_a_not_zero_w[19].IN1
dataa[20] => aligned_dataa_man_dffe15_wo[20].IN1
dataa[20] => man_a_not_zero_w[20].IN1
dataa[21] => aligned_dataa_man_dffe15_wo[21].IN1
dataa[21] => man_a_not_zero_w[21].IN1
dataa[22] => aligned_dataa_man_dffe15_wo[22].IN1
dataa[22] => man_a_not_zero_w[22].IN1
dataa[23] => aligned_dataa_exp_w.IN1
dataa[23] => exp_a_all_one_w[1].IN0
dataa[23] => exp_a_not_zero_w[1].IN0
dataa[24] => exp_a_all_one_w[1].IN1
dataa[24] => exp_a_not_zero_w[1].IN1
dataa[24] => aligned_dataa_exp_w.IN1
dataa[25] => exp_a_all_one_w[2].IN1
dataa[25] => exp_a_not_zero_w[2].IN1
dataa[25] => aligned_dataa_exp_w.IN1
dataa[26] => exp_a_all_one_w[3].IN1
dataa[26] => exp_a_not_zero_w[3].IN1
dataa[26] => aligned_dataa_exp_w.IN1
dataa[27] => exp_a_all_one_w[4].IN1
dataa[27] => exp_a_not_zero_w[4].IN1
dataa[27] => aligned_dataa_exp_w.IN1
dataa[28] => exp_a_all_one_w[5].IN1
dataa[28] => exp_a_not_zero_w[5].IN1
dataa[28] => aligned_dataa_exp_w.IN1
dataa[29] => exp_a_all_one_w[6].IN1
dataa[29] => exp_a_not_zero_w[6].IN1
dataa[29] => aligned_dataa_exp_w.IN1
dataa[30] => exp_a_all_one_w[7].IN1
dataa[30] => exp_a_not_zero_w[7].IN1
dataa[30] => aligned_dataa_exp_w.IN1
dataa[31] => infinite_output_sign_dffe1_wi.IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => man_b_not_zero_w[1].IN0
datab[0] => aligned_datab_man_dffe15_wo[0].IN1
datab[1] => aligned_datab_man_dffe15_wo[1].IN1
datab[1] => man_b_not_zero_w[1].IN1
datab[2] => aligned_datab_man_dffe15_wo[2].IN1
datab[2] => man_b_not_zero_w[2].IN1
datab[3] => aligned_datab_man_dffe15_wo[3].IN1
datab[3] => man_b_not_zero_w[3].IN1
datab[4] => aligned_datab_man_dffe15_wo[4].IN1
datab[4] => man_b_not_zero_w[4].IN1
datab[5] => aligned_datab_man_dffe15_wo[5].IN1
datab[5] => man_b_not_zero_w[5].IN1
datab[6] => aligned_datab_man_dffe15_wo[6].IN1
datab[6] => man_b_not_zero_w[6].IN1
datab[7] => aligned_datab_man_dffe15_wo[7].IN1
datab[7] => man_b_not_zero_w[7].IN1
datab[8] => aligned_datab_man_dffe15_wo[8].IN1
datab[8] => man_b_not_zero_w[8].IN1
datab[9] => aligned_datab_man_dffe15_wo[9].IN1
datab[9] => man_b_not_zero_w[9].IN1
datab[10] => aligned_datab_man_dffe15_wo[10].IN1
datab[10] => man_b_not_zero_w[10].IN1
datab[11] => aligned_datab_man_dffe15_wo[11].IN1
datab[11] => man_b_not_zero_w[11].IN1
datab[12] => aligned_datab_man_dffe15_wo[12].IN1
datab[12] => man_b_not_zero_w[12].IN1
datab[13] => aligned_datab_man_dffe15_wo[13].IN1
datab[13] => man_b_not_zero_w[13].IN1
datab[14] => aligned_datab_man_dffe15_wo[14].IN1
datab[14] => man_b_not_zero_w[14].IN1
datab[15] => aligned_datab_man_dffe15_wo[15].IN1
datab[15] => man_b_not_zero_w[15].IN1
datab[16] => aligned_datab_man_dffe15_wo[16].IN1
datab[16] => man_b_not_zero_w[16].IN1
datab[17] => aligned_datab_man_dffe15_wo[17].IN1
datab[17] => man_b_not_zero_w[17].IN1
datab[18] => aligned_datab_man_dffe15_wo[18].IN1
datab[18] => man_b_not_zero_w[18].IN1
datab[19] => aligned_datab_man_dffe15_wo[19].IN1
datab[19] => man_b_not_zero_w[19].IN1
datab[20] => aligned_datab_man_dffe15_wo[20].IN1
datab[20] => man_b_not_zero_w[20].IN1
datab[21] => aligned_datab_man_dffe15_wo[21].IN1
datab[21] => man_b_not_zero_w[21].IN1
datab[22] => aligned_datab_man_dffe15_wo[22].IN1
datab[22] => man_b_not_zero_w[22].IN1
datab[23] => aligned_datab_exp_w.IN1
datab[23] => exp_b_all_one_w[1].IN0
datab[23] => exp_b_not_zero_w[1].IN0
datab[24] => exp_b_all_one_w[1].IN1
datab[24] => exp_b_not_zero_w[1].IN1
datab[24] => aligned_datab_exp_w.IN1
datab[25] => exp_b_all_one_w[2].IN1
datab[25] => exp_b_not_zero_w[2].IN1
datab[25] => aligned_datab_exp_w.IN1
datab[26] => exp_b_all_one_w[3].IN1
datab[26] => exp_b_not_zero_w[3].IN1
datab[26] => aligned_datab_exp_w.IN1
datab[27] => exp_b_all_one_w[4].IN1
datab[27] => exp_b_not_zero_w[4].IN1
datab[27] => aligned_datab_exp_w.IN1
datab[28] => exp_b_all_one_w[5].IN1
datab[28] => exp_b_not_zero_w[5].IN1
datab[28] => aligned_datab_exp_w.IN1
datab[29] => exp_b_all_one_w[6].IN1
datab[29] => exp_b_not_zero_w[6].IN1
datab[29] => aligned_datab_exp_w.IN1
datab[30] => exp_b_all_one_w[7].IN1
datab[30] => exp_b_not_zero_w[7].IN1
datab[30] => aligned_datab_exp_w.IN1
datab[31] => infinite_output_sign_dffe1_wi.IN1
datab[31] => datab_sign_dffe1.DATAIN
nan <= nan_flag_dffe5.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow_flag_dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow_flag_dffe5.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero_flag_n_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_h0e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altbarrel_shift_6hb:rbarrel_shift
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
result[0] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= smux_w.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder17.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder16
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder14|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder17
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder12|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder15|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder20
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder20|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder20|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder10|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder13|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder20
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder20|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder20|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder22|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder20
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder20|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder20|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder19
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder31
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder26|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder31
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder31
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder27|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder31
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder32.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder32
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder32|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder32|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder32|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder28|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder31
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder32|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder32|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder32|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder29|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder31
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder34.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder34
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder34|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder30
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder34|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder31
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder36.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder36
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder25|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder33|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder35|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder37
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_ore:auto_generated.dataa[0]
dataa[1] => add_sub_ore:auto_generated.dataa[1]
dataa[2] => add_sub_ore:auto_generated.dataa[2]
dataa[3] => add_sub_ore:auto_generated.dataa[3]
dataa[4] => add_sub_ore:auto_generated.dataa[4]
dataa[5] => add_sub_ore:auto_generated.dataa[5]
dataa[6] => add_sub_ore:auto_generated.dataa[6]
dataa[7] => add_sub_ore:auto_generated.dataa[7]
dataa[8] => add_sub_ore:auto_generated.dataa[8]
datab[0] => add_sub_ore:auto_generated.datab[0]
datab[1] => add_sub_ore:auto_generated.datab[1]
datab[2] => add_sub_ore:auto_generated.datab[2]
datab[3] => add_sub_ore:auto_generated.datab[3]
datab[4] => add_sub_ore:auto_generated.datab[4]
datab[5] => add_sub_ore:auto_generated.datab[5]
datab[6] => add_sub_ore:auto_generated.datab[6]
datab[7] => add_sub_ore:auto_generated.datab[7]
datab[8] => add_sub_ore:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ore:auto_generated.result[0]
result[1] <= add_sub_ore:auto_generated.result[1]
result[2] <= add_sub_ore:auto_generated.result[2]
result[3] <= add_sub_ore:auto_generated.result[3]
result[4] <= add_sub_ore:auto_generated.result[4]
result[5] <= add_sub_ore:auto_generated.result[5]
result[6] <= add_sub_ore:auto_generated.result[6]
result[7] <= add_sub_ore:auto_generated.result[7]
result[8] <= add_sub_ore:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_ore:auto_generated.dataa[0]
dataa[1] => add_sub_ore:auto_generated.dataa[1]
dataa[2] => add_sub_ore:auto_generated.dataa[2]
dataa[3] => add_sub_ore:auto_generated.dataa[3]
dataa[4] => add_sub_ore:auto_generated.dataa[4]
dataa[5] => add_sub_ore:auto_generated.dataa[5]
dataa[6] => add_sub_ore:auto_generated.dataa[6]
dataa[7] => add_sub_ore:auto_generated.dataa[7]
dataa[8] => add_sub_ore:auto_generated.dataa[8]
datab[0] => add_sub_ore:auto_generated.datab[0]
datab[1] => add_sub_ore:auto_generated.datab[1]
datab[2] => add_sub_ore:auto_generated.datab[2]
datab[3] => add_sub_ore:auto_generated.datab[3]
datab[4] => add_sub_ore:auto_generated.datab[4]
datab[5] => add_sub_ore:auto_generated.datab[5]
datab[6] => add_sub_ore:auto_generated.datab[6]
datab[7] => add_sub_ore:auto_generated.datab[7]
datab[8] => add_sub_ore:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ore:auto_generated.result[0]
result[1] <= add_sub_ore:auto_generated.result[1]
result[2] <= add_sub_ore:auto_generated.result[2]
result[3] <= add_sub_ore:auto_generated.result[3]
result[4] <= add_sub_ore:auto_generated.result[4]
result[5] <= add_sub_ore:auto_generated.result[5]
result[6] <= add_sub_ore:auto_generated.result[6]
result[7] <= add_sub_ore:auto_generated.result[7]
result[8] <= add_sub_ore:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub2|add_sub_ore:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_lre:auto_generated.dataa[0]
dataa[1] => add_sub_lre:auto_generated.dataa[1]
dataa[2] => add_sub_lre:auto_generated.dataa[2]
dataa[3] => add_sub_lre:auto_generated.dataa[3]
dataa[4] => add_sub_lre:auto_generated.dataa[4]
dataa[5] => add_sub_lre:auto_generated.dataa[5]
datab[0] => add_sub_lre:auto_generated.datab[0]
datab[1] => add_sub_lre:auto_generated.datab[1]
datab[2] => add_sub_lre:auto_generated.datab[2]
datab[3] => add_sub_lre:auto_generated.datab[3]
datab[4] => add_sub_lre:auto_generated.datab[4]
datab[5] => add_sub_lre:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lre:auto_generated.result[0]
result[1] <= add_sub_lre:auto_generated.result[1]
result[2] <= add_sub_lre:auto_generated.result[2]
result[3] <= add_sub_lre:auto_generated.result[3]
result[4] <= add_sub_lre:auto_generated.result[4]
result[5] <= add_sub_lre:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub3|add_sub_lre:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_l6i:auto_generated.dataa[0]
dataa[1] => add_sub_l6i:auto_generated.dataa[1]
dataa[2] => add_sub_l6i:auto_generated.dataa[2]
dataa[3] => add_sub_l6i:auto_generated.dataa[3]
dataa[4] => add_sub_l6i:auto_generated.dataa[4]
dataa[5] => add_sub_l6i:auto_generated.dataa[5]
dataa[6] => add_sub_l6i:auto_generated.dataa[6]
dataa[7] => add_sub_l6i:auto_generated.dataa[7]
dataa[8] => add_sub_l6i:auto_generated.dataa[8]
dataa[9] => add_sub_l6i:auto_generated.dataa[9]
dataa[10] => add_sub_l6i:auto_generated.dataa[10]
dataa[11] => add_sub_l6i:auto_generated.dataa[11]
dataa[12] => add_sub_l6i:auto_generated.dataa[12]
dataa[13] => add_sub_l6i:auto_generated.dataa[13]
dataa[14] => add_sub_l6i:auto_generated.dataa[14]
dataa[15] => add_sub_l6i:auto_generated.dataa[15]
dataa[16] => add_sub_l6i:auto_generated.dataa[16]
dataa[17] => add_sub_l6i:auto_generated.dataa[17]
dataa[18] => add_sub_l6i:auto_generated.dataa[18]
dataa[19] => add_sub_l6i:auto_generated.dataa[19]
dataa[20] => add_sub_l6i:auto_generated.dataa[20]
dataa[21] => add_sub_l6i:auto_generated.dataa[21]
dataa[22] => add_sub_l6i:auto_generated.dataa[22]
dataa[23] => add_sub_l6i:auto_generated.dataa[23]
dataa[24] => add_sub_l6i:auto_generated.dataa[24]
dataa[25] => add_sub_l6i:auto_generated.dataa[25]
dataa[26] => add_sub_l6i:auto_generated.dataa[26]
dataa[27] => add_sub_l6i:auto_generated.dataa[27]
datab[0] => add_sub_l6i:auto_generated.datab[0]
datab[1] => add_sub_l6i:auto_generated.datab[1]
datab[2] => add_sub_l6i:auto_generated.datab[2]
datab[3] => add_sub_l6i:auto_generated.datab[3]
datab[4] => add_sub_l6i:auto_generated.datab[4]
datab[5] => add_sub_l6i:auto_generated.datab[5]
datab[6] => add_sub_l6i:auto_generated.datab[6]
datab[7] => add_sub_l6i:auto_generated.datab[7]
datab[8] => add_sub_l6i:auto_generated.datab[8]
datab[9] => add_sub_l6i:auto_generated.datab[9]
datab[10] => add_sub_l6i:auto_generated.datab[10]
datab[11] => add_sub_l6i:auto_generated.datab[11]
datab[12] => add_sub_l6i:auto_generated.datab[12]
datab[13] => add_sub_l6i:auto_generated.datab[13]
datab[14] => add_sub_l6i:auto_generated.datab[14]
datab[15] => add_sub_l6i:auto_generated.datab[15]
datab[16] => add_sub_l6i:auto_generated.datab[16]
datab[17] => add_sub_l6i:auto_generated.datab[17]
datab[18] => add_sub_l6i:auto_generated.datab[18]
datab[19] => add_sub_l6i:auto_generated.datab[19]
datab[20] => add_sub_l6i:auto_generated.datab[20]
datab[21] => add_sub_l6i:auto_generated.datab[21]
datab[22] => add_sub_l6i:auto_generated.datab[22]
datab[23] => add_sub_l6i:auto_generated.datab[23]
datab[24] => add_sub_l6i:auto_generated.datab[24]
datab[25] => add_sub_l6i:auto_generated.datab[25]
datab[26] => add_sub_l6i:auto_generated.datab[26]
datab[27] => add_sub_l6i:auto_generated.datab[27]
cin => add_sub_l6i:auto_generated.cin
add_sub => add_sub_l6i:auto_generated.add_sub
clock => add_sub_l6i:auto_generated.clock
aclr => add_sub_l6i:auto_generated.aclr
clken => add_sub_l6i:auto_generated.clken
result[0] <= add_sub_l6i:auto_generated.result[0]
result[1] <= add_sub_l6i:auto_generated.result[1]
result[2] <= add_sub_l6i:auto_generated.result[2]
result[3] <= add_sub_l6i:auto_generated.result[3]
result[4] <= add_sub_l6i:auto_generated.result[4]
result[5] <= add_sub_l6i:auto_generated.result[5]
result[6] <= add_sub_l6i:auto_generated.result[6]
result[7] <= add_sub_l6i:auto_generated.result[7]
result[8] <= add_sub_l6i:auto_generated.result[8]
result[9] <= add_sub_l6i:auto_generated.result[9]
result[10] <= add_sub_l6i:auto_generated.result[10]
result[11] <= add_sub_l6i:auto_generated.result[11]
result[12] <= add_sub_l6i:auto_generated.result[12]
result[13] <= add_sub_l6i:auto_generated.result[13]
result[14] <= add_sub_l6i:auto_generated.result[14]
result[15] <= add_sub_l6i:auto_generated.result[15]
result[16] <= add_sub_l6i:auto_generated.result[16]
result[17] <= add_sub_l6i:auto_generated.result[17]
result[18] <= add_sub_l6i:auto_generated.result[18]
result[19] <= add_sub_l6i:auto_generated.result[19]
result[20] <= add_sub_l6i:auto_generated.result[20]
result[21] <= add_sub_l6i:auto_generated.result[21]
result[22] <= add_sub_l6i:auto_generated.result[22]
result[23] <= add_sub_l6i:auto_generated.result[23]
result[24] <= add_sub_l6i:auto_generated.result[24]
result[25] <= add_sub_l6i:auto_generated.result[25]
result[26] <= add_sub_l6i:auto_generated.result[26]
result[27] <= add_sub_l6i:auto_generated.result[27]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub4|add_sub_l6i:auto_generated
aclr => lcell_ffa[27].IN0
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => lcell_ffa[27].ENA
clken => lcell_ffa[26].ENA
clken => lcell_ffa[25].ENA
clken => lcell_ffa[24].ENA
clken => lcell_ffa[23].ENA
clken => lcell_ffa[22].ENA
clken => lcell_ffa[21].ENA
clken => lcell_ffa[20].ENA
clken => lcell_ffa[19].ENA
clken => lcell_ffa[18].ENA
clken => lcell_ffa[17].ENA
clken => lcell_ffa[16].ENA
clken => lcell_ffa[15].ENA
clken => lcell_ffa[14].ENA
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[27].CLK
clock => lcell_ffa[26].CLK
clock => lcell_ffa[25].CLK
clock => lcell_ffa[24].CLK
clock => lcell_ffa[23].CLK
clock => lcell_ffa[22].CLK
clock => lcell_ffa[21].CLK
clock => lcell_ffa[20].CLK
clock => lcell_ffa[19].CLK
clock => lcell_ffa[18].CLK
clock => lcell_ffa[17].CLK
clock => lcell_ffa[16].CLK
clock => lcell_ffa[15].CLK
clock => lcell_ffa[14].CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
dataa[14] => add_sub_cella[14].DATAA
dataa[15] => add_sub_cella[15].DATAA
dataa[16] => add_sub_cella[16].DATAA
dataa[17] => add_sub_cella[17].DATAA
dataa[18] => add_sub_cella[18].DATAA
dataa[19] => add_sub_cella[19].DATAA
dataa[20] => add_sub_cella[20].DATAA
dataa[21] => add_sub_cella[21].DATAA
dataa[22] => add_sub_cella[22].DATAA
dataa[23] => add_sub_cella[23].DATAA
dataa[24] => add_sub_cella[24].DATAA
dataa[25] => add_sub_cella[25].DATAA
dataa[26] => add_sub_cella[26].DATAA
dataa[27] => add_sub_cella[27].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
datab[14] => add_sub_cella[14].IN0
datab[15] => add_sub_cella[15].IN0
datab[16] => add_sub_cella[16].IN0
datab[17] => add_sub_cella[17].IN0
datab[18] => add_sub_cella[18].IN0
datab[19] => add_sub_cella[19].IN0
datab[20] => add_sub_cella[20].IN0
datab[21] => add_sub_cella[21].IN0
datab[22] => add_sub_cella[22].IN0
datab[23] => add_sub_cella[23].IN0
datab[24] => add_sub_cella[24].IN0
datab[25] => add_sub_cella[25].IN0
datab[26] => add_sub_cella[26].IN0
datab[27] => add_sub_cella[27].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= lcell_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= lcell_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= lcell_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= lcell_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= lcell_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= lcell_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= lcell_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= lcell_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= lcell_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= lcell_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= lcell_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= lcell_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= lcell_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= lcell_ffa[27].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_l6i:auto_generated.dataa[0]
dataa[1] => add_sub_l6i:auto_generated.dataa[1]
dataa[2] => add_sub_l6i:auto_generated.dataa[2]
dataa[3] => add_sub_l6i:auto_generated.dataa[3]
dataa[4] => add_sub_l6i:auto_generated.dataa[4]
dataa[5] => add_sub_l6i:auto_generated.dataa[5]
dataa[6] => add_sub_l6i:auto_generated.dataa[6]
dataa[7] => add_sub_l6i:auto_generated.dataa[7]
dataa[8] => add_sub_l6i:auto_generated.dataa[8]
dataa[9] => add_sub_l6i:auto_generated.dataa[9]
dataa[10] => add_sub_l6i:auto_generated.dataa[10]
dataa[11] => add_sub_l6i:auto_generated.dataa[11]
dataa[12] => add_sub_l6i:auto_generated.dataa[12]
dataa[13] => add_sub_l6i:auto_generated.dataa[13]
dataa[14] => add_sub_l6i:auto_generated.dataa[14]
dataa[15] => add_sub_l6i:auto_generated.dataa[15]
dataa[16] => add_sub_l6i:auto_generated.dataa[16]
dataa[17] => add_sub_l6i:auto_generated.dataa[17]
dataa[18] => add_sub_l6i:auto_generated.dataa[18]
dataa[19] => add_sub_l6i:auto_generated.dataa[19]
dataa[20] => add_sub_l6i:auto_generated.dataa[20]
dataa[21] => add_sub_l6i:auto_generated.dataa[21]
dataa[22] => add_sub_l6i:auto_generated.dataa[22]
dataa[23] => add_sub_l6i:auto_generated.dataa[23]
dataa[24] => add_sub_l6i:auto_generated.dataa[24]
dataa[25] => add_sub_l6i:auto_generated.dataa[25]
dataa[26] => add_sub_l6i:auto_generated.dataa[26]
dataa[27] => add_sub_l6i:auto_generated.dataa[27]
datab[0] => add_sub_l6i:auto_generated.datab[0]
datab[1] => add_sub_l6i:auto_generated.datab[1]
datab[2] => add_sub_l6i:auto_generated.datab[2]
datab[3] => add_sub_l6i:auto_generated.datab[3]
datab[4] => add_sub_l6i:auto_generated.datab[4]
datab[5] => add_sub_l6i:auto_generated.datab[5]
datab[6] => add_sub_l6i:auto_generated.datab[6]
datab[7] => add_sub_l6i:auto_generated.datab[7]
datab[8] => add_sub_l6i:auto_generated.datab[8]
datab[9] => add_sub_l6i:auto_generated.datab[9]
datab[10] => add_sub_l6i:auto_generated.datab[10]
datab[11] => add_sub_l6i:auto_generated.datab[11]
datab[12] => add_sub_l6i:auto_generated.datab[12]
datab[13] => add_sub_l6i:auto_generated.datab[13]
datab[14] => add_sub_l6i:auto_generated.datab[14]
datab[15] => add_sub_l6i:auto_generated.datab[15]
datab[16] => add_sub_l6i:auto_generated.datab[16]
datab[17] => add_sub_l6i:auto_generated.datab[17]
datab[18] => add_sub_l6i:auto_generated.datab[18]
datab[19] => add_sub_l6i:auto_generated.datab[19]
datab[20] => add_sub_l6i:auto_generated.datab[20]
datab[21] => add_sub_l6i:auto_generated.datab[21]
datab[22] => add_sub_l6i:auto_generated.datab[22]
datab[23] => add_sub_l6i:auto_generated.datab[23]
datab[24] => add_sub_l6i:auto_generated.datab[24]
datab[25] => add_sub_l6i:auto_generated.datab[25]
datab[26] => add_sub_l6i:auto_generated.datab[26]
datab[27] => add_sub_l6i:auto_generated.datab[27]
cin => add_sub_l6i:auto_generated.cin
add_sub => add_sub_l6i:auto_generated.add_sub
clock => add_sub_l6i:auto_generated.clock
aclr => add_sub_l6i:auto_generated.aclr
clken => add_sub_l6i:auto_generated.clken
result[0] <= add_sub_l6i:auto_generated.result[0]
result[1] <= add_sub_l6i:auto_generated.result[1]
result[2] <= add_sub_l6i:auto_generated.result[2]
result[3] <= add_sub_l6i:auto_generated.result[3]
result[4] <= add_sub_l6i:auto_generated.result[4]
result[5] <= add_sub_l6i:auto_generated.result[5]
result[6] <= add_sub_l6i:auto_generated.result[6]
result[7] <= add_sub_l6i:auto_generated.result[7]
result[8] <= add_sub_l6i:auto_generated.result[8]
result[9] <= add_sub_l6i:auto_generated.result[9]
result[10] <= add_sub_l6i:auto_generated.result[10]
result[11] <= add_sub_l6i:auto_generated.result[11]
result[12] <= add_sub_l6i:auto_generated.result[12]
result[13] <= add_sub_l6i:auto_generated.result[13]
result[14] <= add_sub_l6i:auto_generated.result[14]
result[15] <= add_sub_l6i:auto_generated.result[15]
result[16] <= add_sub_l6i:auto_generated.result[16]
result[17] <= add_sub_l6i:auto_generated.result[17]
result[18] <= add_sub_l6i:auto_generated.result[18]
result[19] <= add_sub_l6i:auto_generated.result[19]
result[20] <= add_sub_l6i:auto_generated.result[20]
result[21] <= add_sub_l6i:auto_generated.result[21]
result[22] <= add_sub_l6i:auto_generated.result[22]
result[23] <= add_sub_l6i:auto_generated.result[23]
result[24] <= add_sub_l6i:auto_generated.result[24]
result[25] <= add_sub_l6i:auto_generated.result[25]
result[26] <= add_sub_l6i:auto_generated.result[26]
result[27] <= add_sub_l6i:auto_generated.result[27]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub5|add_sub_l6i:auto_generated
aclr => lcell_ffa[27].IN0
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => lcell_ffa[27].ENA
clken => lcell_ffa[26].ENA
clken => lcell_ffa[25].ENA
clken => lcell_ffa[24].ENA
clken => lcell_ffa[23].ENA
clken => lcell_ffa[22].ENA
clken => lcell_ffa[21].ENA
clken => lcell_ffa[20].ENA
clken => lcell_ffa[19].ENA
clken => lcell_ffa[18].ENA
clken => lcell_ffa[17].ENA
clken => lcell_ffa[16].ENA
clken => lcell_ffa[15].ENA
clken => lcell_ffa[14].ENA
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[27].CLK
clock => lcell_ffa[26].CLK
clock => lcell_ffa[25].CLK
clock => lcell_ffa[24].CLK
clock => lcell_ffa[23].CLK
clock => lcell_ffa[22].CLK
clock => lcell_ffa[21].CLK
clock => lcell_ffa[20].CLK
clock => lcell_ffa[19].CLK
clock => lcell_ffa[18].CLK
clock => lcell_ffa[17].CLK
clock => lcell_ffa[16].CLK
clock => lcell_ffa[15].CLK
clock => lcell_ffa[14].CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
dataa[14] => add_sub_cella[14].DATAA
dataa[15] => add_sub_cella[15].DATAA
dataa[16] => add_sub_cella[16].DATAA
dataa[17] => add_sub_cella[17].DATAA
dataa[18] => add_sub_cella[18].DATAA
dataa[19] => add_sub_cella[19].DATAA
dataa[20] => add_sub_cella[20].DATAA
dataa[21] => add_sub_cella[21].DATAA
dataa[22] => add_sub_cella[22].DATAA
dataa[23] => add_sub_cella[23].DATAA
dataa[24] => add_sub_cella[24].DATAA
dataa[25] => add_sub_cella[25].DATAA
dataa[26] => add_sub_cella[26].DATAA
dataa[27] => add_sub_cella[27].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
datab[14] => add_sub_cella[14].IN0
datab[15] => add_sub_cella[15].IN0
datab[16] => add_sub_cella[16].IN0
datab[17] => add_sub_cella[17].IN0
datab[18] => add_sub_cella[18].IN0
datab[19] => add_sub_cella[19].IN0
datab[20] => add_sub_cella[20].IN0
datab[21] => add_sub_cella[21].IN0
datab[22] => add_sub_cella[22].IN0
datab[23] => add_sub_cella[23].IN0
datab[24] => add_sub_cella[24].IN0
datab[25] => add_sub_cella[25].IN0
datab[26] => add_sub_cella[26].IN0
datab[27] => add_sub_cella[27].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= lcell_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= lcell_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= lcell_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= lcell_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= lcell_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= lcell_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= lcell_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= lcell_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= lcell_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= lcell_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= lcell_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= lcell_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= lcell_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= lcell_ffa[27].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_nqe:auto_generated.dataa[0]
dataa[1] => add_sub_nqe:auto_generated.dataa[1]
dataa[2] => add_sub_nqe:auto_generated.dataa[2]
dataa[3] => add_sub_nqe:auto_generated.dataa[3]
dataa[4] => add_sub_nqe:auto_generated.dataa[4]
dataa[5] => add_sub_nqe:auto_generated.dataa[5]
dataa[6] => add_sub_nqe:auto_generated.dataa[6]
dataa[7] => add_sub_nqe:auto_generated.dataa[7]
dataa[8] => add_sub_nqe:auto_generated.dataa[8]
datab[0] => add_sub_nqe:auto_generated.datab[0]
datab[1] => add_sub_nqe:auto_generated.datab[1]
datab[2] => add_sub_nqe:auto_generated.datab[2]
datab[3] => add_sub_nqe:auto_generated.datab[3]
datab[4] => add_sub_nqe:auto_generated.datab[4]
datab[5] => add_sub_nqe:auto_generated.datab[5]
datab[6] => add_sub_nqe:auto_generated.datab[6]
datab[7] => add_sub_nqe:auto_generated.datab[7]
datab[8] => add_sub_nqe:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqe:auto_generated.result[0]
result[1] <= add_sub_nqe:auto_generated.result[1]
result[2] <= add_sub_nqe:auto_generated.result[2]
result[3] <= add_sub_nqe:auto_generated.result[3]
result[4] <= add_sub_nqe:auto_generated.result[4]
result[5] <= add_sub_nqe:auto_generated.result[5]
result[6] <= add_sub_nqe:auto_generated.result[6]
result[7] <= add_sub_nqe:auto_generated.result[7]
result[8] <= add_sub_nqe:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_bsi:auto_generated.dataa[0]
dataa[1] => add_sub_bsi:auto_generated.dataa[1]
dataa[2] => add_sub_bsi:auto_generated.dataa[2]
dataa[3] => add_sub_bsi:auto_generated.dataa[3]
dataa[4] => add_sub_bsi:auto_generated.dataa[4]
dataa[5] => add_sub_bsi:auto_generated.dataa[5]
dataa[6] => add_sub_bsi:auto_generated.dataa[6]
dataa[7] => add_sub_bsi:auto_generated.dataa[7]
dataa[8] => add_sub_bsi:auto_generated.dataa[8]
datab[0] => add_sub_bsi:auto_generated.datab[0]
datab[1] => add_sub_bsi:auto_generated.datab[1]
datab[2] => add_sub_bsi:auto_generated.datab[2]
datab[3] => add_sub_bsi:auto_generated.datab[3]
datab[4] => add_sub_bsi:auto_generated.datab[4]
datab[5] => add_sub_bsi:auto_generated.datab[5]
datab[6] => add_sub_bsi:auto_generated.datab[6]
datab[7] => add_sub_bsi:auto_generated.datab[7]
datab[8] => add_sub_bsi:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_bsi:auto_generated.clock
aclr => add_sub_bsi:auto_generated.aclr
clken => add_sub_bsi:auto_generated.clken
result[0] <= add_sub_bsi:auto_generated.result[0]
result[1] <= add_sub_bsi:auto_generated.result[1]
result[2] <= add_sub_bsi:auto_generated.result[2]
result[3] <= add_sub_bsi:auto_generated.result[3]
result[4] <= add_sub_bsi:auto_generated.result[4]
result[5] <= add_sub_bsi:auto_generated.result[5]
result[6] <= add_sub_bsi:auto_generated.result[6]
result[7] <= add_sub_bsi:auto_generated.result[7]
result[8] <= add_sub_bsi:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub7|add_sub_bsi:auto_generated
aclr => lcell_ffa[8].IN0
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_6se:auto_generated.dataa[0]
dataa[1] => add_sub_6se:auto_generated.dataa[1]
dataa[2] => add_sub_6se:auto_generated.dataa[2]
dataa[3] => add_sub_6se:auto_generated.dataa[3]
dataa[4] => add_sub_6se:auto_generated.dataa[4]
dataa[5] => add_sub_6se:auto_generated.dataa[5]
dataa[6] => add_sub_6se:auto_generated.dataa[6]
dataa[7] => add_sub_6se:auto_generated.dataa[7]
dataa[8] => add_sub_6se:auto_generated.dataa[8]
dataa[9] => add_sub_6se:auto_generated.dataa[9]
dataa[10] => add_sub_6se:auto_generated.dataa[10]
dataa[11] => add_sub_6se:auto_generated.dataa[11]
dataa[12] => add_sub_6se:auto_generated.dataa[12]
dataa[13] => add_sub_6se:auto_generated.dataa[13]
dataa[14] => add_sub_6se:auto_generated.dataa[14]
dataa[15] => add_sub_6se:auto_generated.dataa[15]
dataa[16] => add_sub_6se:auto_generated.dataa[16]
dataa[17] => add_sub_6se:auto_generated.dataa[17]
dataa[18] => add_sub_6se:auto_generated.dataa[18]
dataa[19] => add_sub_6se:auto_generated.dataa[19]
dataa[20] => add_sub_6se:auto_generated.dataa[20]
dataa[21] => add_sub_6se:auto_generated.dataa[21]
dataa[22] => add_sub_6se:auto_generated.dataa[22]
dataa[23] => add_sub_6se:auto_generated.dataa[23]
dataa[24] => add_sub_6se:auto_generated.dataa[24]
dataa[25] => add_sub_6se:auto_generated.dataa[25]
datab[0] => add_sub_6se:auto_generated.datab[0]
datab[1] => add_sub_6se:auto_generated.datab[1]
datab[2] => add_sub_6se:auto_generated.datab[2]
datab[3] => add_sub_6se:auto_generated.datab[3]
datab[4] => add_sub_6se:auto_generated.datab[4]
datab[5] => add_sub_6se:auto_generated.datab[5]
datab[6] => add_sub_6se:auto_generated.datab[6]
datab[7] => add_sub_6se:auto_generated.datab[7]
datab[8] => add_sub_6se:auto_generated.datab[8]
datab[9] => add_sub_6se:auto_generated.datab[9]
datab[10] => add_sub_6se:auto_generated.datab[10]
datab[11] => add_sub_6se:auto_generated.datab[11]
datab[12] => add_sub_6se:auto_generated.datab[12]
datab[13] => add_sub_6se:auto_generated.datab[13]
datab[14] => add_sub_6se:auto_generated.datab[14]
datab[15] => add_sub_6se:auto_generated.datab[15]
datab[16] => add_sub_6se:auto_generated.datab[16]
datab[17] => add_sub_6se:auto_generated.datab[17]
datab[18] => add_sub_6se:auto_generated.datab[18]
datab[19] => add_sub_6se:auto_generated.datab[19]
datab[20] => add_sub_6se:auto_generated.datab[20]
datab[21] => add_sub_6se:auto_generated.datab[21]
datab[22] => add_sub_6se:auto_generated.datab[22]
datab[23] => add_sub_6se:auto_generated.datab[23]
datab[24] => add_sub_6se:auto_generated.datab[24]
datab[25] => add_sub_6se:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_6se:auto_generated.result[0]
result[1] <= add_sub_6se:auto_generated.result[1]
result[2] <= add_sub_6se:auto_generated.result[2]
result[3] <= add_sub_6se:auto_generated.result[3]
result[4] <= add_sub_6se:auto_generated.result[4]
result[5] <= add_sub_6se:auto_generated.result[5]
result[6] <= add_sub_6se:auto_generated.result[6]
result[7] <= add_sub_6se:auto_generated.result[7]
result[8] <= add_sub_6se:auto_generated.result[8]
result[9] <= add_sub_6se:auto_generated.result[9]
result[10] <= add_sub_6se:auto_generated.result[10]
result[11] <= add_sub_6se:auto_generated.result[11]
result[12] <= add_sub_6se:auto_generated.result[12]
result[13] <= add_sub_6se:auto_generated.result[13]
result[14] <= add_sub_6se:auto_generated.result[14]
result[15] <= add_sub_6se:auto_generated.result[15]
result[16] <= add_sub_6se:auto_generated.result[16]
result[17] <= add_sub_6se:auto_generated.result[17]
result[18] <= add_sub_6se:auto_generated.result[18]
result[19] <= add_sub_6se:auto_generated.result[19]
result[20] <= add_sub_6se:auto_generated.result[20]
result[21] <= add_sub_6se:auto_generated.result[21]
result[22] <= add_sub_6se:auto_generated.result[22]
result[23] <= add_sub_6se:auto_generated.result[23]
result[24] <= add_sub_6se:auto_generated.result[24]
result[25] <= add_sub_6se:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub8|add_sub_6se:auto_generated
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => op_1.IN51
datab[1] => op_1.IN49
datab[2] => op_1.IN47
datab[3] => op_1.IN45
datab[4] => op_1.IN43
datab[5] => op_1.IN41
datab[6] => op_1.IN39
datab[7] => op_1.IN37
datab[8] => op_1.IN35
datab[9] => op_1.IN33
datab[10] => op_1.IN31
datab[11] => op_1.IN29
datab[12] => op_1.IN27
datab[13] => op_1.IN25
datab[14] => op_1.IN23
datab[15] => op_1.IN21
datab[16] => op_1.IN19
datab[17] => op_1.IN17
datab[18] => op_1.IN15
datab[19] => op_1.IN13
datab[20] => op_1.IN11
datab[21] => op_1.IN9
datab[22] => op_1.IN7
datab[23] => op_1.IN5
datab[24] => op_1.IN3
datab[25] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9
dataa[0] => add_sub_nqe:auto_generated.dataa[0]
dataa[1] => add_sub_nqe:auto_generated.dataa[1]
dataa[2] => add_sub_nqe:auto_generated.dataa[2]
dataa[3] => add_sub_nqe:auto_generated.dataa[3]
dataa[4] => add_sub_nqe:auto_generated.dataa[4]
dataa[5] => add_sub_nqe:auto_generated.dataa[5]
dataa[6] => add_sub_nqe:auto_generated.dataa[6]
dataa[7] => add_sub_nqe:auto_generated.dataa[7]
dataa[8] => add_sub_nqe:auto_generated.dataa[8]
datab[0] => add_sub_nqe:auto_generated.datab[0]
datab[1] => add_sub_nqe:auto_generated.datab[1]
datab[2] => add_sub_nqe:auto_generated.datab[2]
datab[3] => add_sub_nqe:auto_generated.datab[3]
datab[4] => add_sub_nqe:auto_generated.datab[4]
datab[5] => add_sub_nqe:auto_generated.datab[5]
datab[6] => add_sub_nqe:auto_generated.datab[6]
datab[7] => add_sub_nqe:auto_generated.datab[7]
datab[8] => add_sub_nqe:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqe:auto_generated.result[0]
result[1] <= add_sub_nqe:auto_generated.result[1]
result[2] <= add_sub_nqe:auto_generated.result[2]
result[3] <= add_sub_nqe:auto_generated.result[3]
result[4] <= add_sub_nqe:auto_generated.result[4]
result[5] <= add_sub_nqe:auto_generated.result[5]
result[6] <= add_sub_nqe:auto_generated.result[6]
result[7] <= add_sub_nqe:auto_generated.result[7]
result[8] <= add_sub_nqe:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_add_sub:add_sub9|add_sub_nqe:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_aag:auto_generated.dataa[0]
dataa[1] => cmpr_aag:auto_generated.dataa[1]
dataa[2] => cmpr_aag:auto_generated.dataa[2]
dataa[3] => cmpr_aag:auto_generated.dataa[3]
dataa[4] => cmpr_aag:auto_generated.dataa[4]
dataa[5] => cmpr_aag:auto_generated.dataa[5]
datab[0] => cmpr_aag:auto_generated.datab[0]
datab[1] => cmpr_aag:auto_generated.datab[1]
datab[2] => cmpr_aag:auto_generated.datab[2]
datab[3] => cmpr_aag:auto_generated.datab[3]
datab[4] => cmpr_aag:auto_generated.datab[4]
datab[5] => cmpr_aag:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_aag:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_vtn:fpu_add_sub_altfp_add_sub_vtn_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
nan <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.nan
overflow <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.overflow
result[0] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[1] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[2] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[3] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[4] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[5] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[6] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[7] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[8] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[9] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[10] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[11] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[12] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[13] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[14] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[15] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[16] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[17] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[18] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[19] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[20] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[21] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[22] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[23] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[24] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[25] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[26] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[27] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[28] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[29] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[30] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
result[31] <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.result
underflow <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.underflow
zero <= fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component
aclr => aclr.IN2
clk_en => clk_en.IN2
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1
nan <= nan_ff.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow_ff.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4[0].DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow_ff.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero_ff.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_fjd:auto_generated.dataa[0]
dataa[1] => add_sub_fjd:auto_generated.dataa[1]
dataa[2] => add_sub_fjd:auto_generated.dataa[2]
dataa[3] => add_sub_fjd:auto_generated.dataa[3]
dataa[4] => add_sub_fjd:auto_generated.dataa[4]
dataa[5] => add_sub_fjd:auto_generated.dataa[5]
dataa[6] => add_sub_fjd:auto_generated.dataa[6]
dataa[7] => add_sub_fjd:auto_generated.dataa[7]
dataa[8] => add_sub_fjd:auto_generated.dataa[8]
datab[0] => add_sub_fjd:auto_generated.datab[0]
datab[1] => add_sub_fjd:auto_generated.datab[1]
datab[2] => add_sub_fjd:auto_generated.datab[2]
datab[3] => add_sub_fjd:auto_generated.datab[3]
datab[4] => add_sub_fjd:auto_generated.datab[4]
datab[5] => add_sub_fjd:auto_generated.datab[5]
datab[6] => add_sub_fjd:auto_generated.datab[6]
datab[7] => add_sub_fjd:auto_generated.datab[7]
datab[8] => add_sub_fjd:auto_generated.datab[8]
cin => add_sub_fjd:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_fjd:auto_generated.clock
aclr => add_sub_fjd:auto_generated.aclr
clken => add_sub_fjd:auto_generated.clken
result[0] <= add_sub_fjd:auto_generated.result[0]
result[1] <= add_sub_fjd:auto_generated.result[1]
result[2] <= add_sub_fjd:auto_generated.result[2]
result[3] <= add_sub_fjd:auto_generated.result[3]
result[4] <= add_sub_fjd:auto_generated.result[4]
result[5] <= add_sub_fjd:auto_generated.result[5]
result[6] <= add_sub_fjd:auto_generated.result[6]
result[7] <= add_sub_fjd:auto_generated.result[7]
result[8] <= add_sub_fjd:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated
aclr => pipeline_dffe[8].IN0
cin => op_1.IN18
cin => op_1.IN19
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_gna:auto_generated.dataa[0]
dataa[1] => add_sub_gna:auto_generated.dataa[1]
dataa[2] => add_sub_gna:auto_generated.dataa[2]
dataa[3] => add_sub_gna:auto_generated.dataa[3]
dataa[4] => add_sub_gna:auto_generated.dataa[4]
dataa[5] => add_sub_gna:auto_generated.dataa[5]
dataa[6] => add_sub_gna:auto_generated.dataa[6]
dataa[7] => add_sub_gna:auto_generated.dataa[7]
dataa[8] => add_sub_gna:auto_generated.dataa[8]
dataa[9] => add_sub_gna:auto_generated.dataa[9]
datab[0] => add_sub_gna:auto_generated.datab[0]
datab[1] => add_sub_gna:auto_generated.datab[1]
datab[2] => add_sub_gna:auto_generated.datab[2]
datab[3] => add_sub_gna:auto_generated.datab[3]
datab[4] => add_sub_gna:auto_generated.datab[4]
datab[5] => add_sub_gna:auto_generated.datab[5]
datab[6] => add_sub_gna:auto_generated.datab[6]
datab[7] => add_sub_gna:auto_generated.datab[7]
datab[8] => add_sub_gna:auto_generated.datab[8]
datab[9] => add_sub_gna:auto_generated.datab[9]
cin => add_sub_gna:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_gna:auto_generated.result[0]
result[1] <= add_sub_gna:auto_generated.result[1]
result[2] <= add_sub_gna:auto_generated.result[2]
result[3] <= add_sub_gna:auto_generated.result[3]
result[4] <= add_sub_gna:auto_generated.result[4]
result[5] <= add_sub_gna:auto_generated.result[5]
result[6] <= add_sub_gna:auto_generated.result[6]
result[7] <= add_sub_gna:auto_generated.result[7]
result[8] <= add_sub_gna:auto_generated.result[8]
result[9] <= add_sub_gna:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_adj_adder|add_sub_gna:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_egg:auto_generated.dataa[0]
dataa[1] => add_sub_egg:auto_generated.dataa[1]
dataa[2] => add_sub_egg:auto_generated.dataa[2]
dataa[3] => add_sub_egg:auto_generated.dataa[3]
dataa[4] => add_sub_egg:auto_generated.dataa[4]
dataa[5] => add_sub_egg:auto_generated.dataa[5]
dataa[6] => add_sub_egg:auto_generated.dataa[6]
dataa[7] => add_sub_egg:auto_generated.dataa[7]
dataa[8] => add_sub_egg:auto_generated.dataa[8]
dataa[9] => add_sub_egg:auto_generated.dataa[9]
datab[0] => add_sub_egg:auto_generated.datab[0]
datab[1] => add_sub_egg:auto_generated.datab[1]
datab[2] => add_sub_egg:auto_generated.datab[2]
datab[3] => add_sub_egg:auto_generated.datab[3]
datab[4] => add_sub_egg:auto_generated.datab[4]
datab[5] => add_sub_egg:auto_generated.datab[5]
datab[6] => add_sub_egg:auto_generated.datab[6]
datab[7] => add_sub_egg:auto_generated.datab[7]
datab[8] => add_sub_egg:auto_generated.datab[8]
datab[9] => add_sub_egg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_egg:auto_generated.result[0]
result[1] <= add_sub_egg:auto_generated.result[1]
result[2] <= add_sub_egg:auto_generated.result[2]
result[3] <= add_sub_egg:auto_generated.result[3]
result[4] <= add_sub_egg:auto_generated.result[4]
result[5] <= add_sub_egg:auto_generated.result[5]
result[6] <= add_sub_egg:auto_generated.result[6]
result[7] <= add_sub_egg:auto_generated.result[7]
result[8] <= add_sub_egg:auto_generated.result[8]
result[9] <= add_sub_egg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_7pb:auto_generated.dataa[0]
dataa[1] => add_sub_7pb:auto_generated.dataa[1]
dataa[2] => add_sub_7pb:auto_generated.dataa[2]
dataa[3] => add_sub_7pb:auto_generated.dataa[3]
dataa[4] => add_sub_7pb:auto_generated.dataa[4]
dataa[5] => add_sub_7pb:auto_generated.dataa[5]
dataa[6] => add_sub_7pb:auto_generated.dataa[6]
dataa[7] => add_sub_7pb:auto_generated.dataa[7]
dataa[8] => add_sub_7pb:auto_generated.dataa[8]
dataa[9] => add_sub_7pb:auto_generated.dataa[9]
dataa[10] => add_sub_7pb:auto_generated.dataa[10]
dataa[11] => add_sub_7pb:auto_generated.dataa[11]
dataa[12] => add_sub_7pb:auto_generated.dataa[12]
dataa[13] => add_sub_7pb:auto_generated.dataa[13]
dataa[14] => add_sub_7pb:auto_generated.dataa[14]
dataa[15] => add_sub_7pb:auto_generated.dataa[15]
dataa[16] => add_sub_7pb:auto_generated.dataa[16]
dataa[17] => add_sub_7pb:auto_generated.dataa[17]
dataa[18] => add_sub_7pb:auto_generated.dataa[18]
dataa[19] => add_sub_7pb:auto_generated.dataa[19]
dataa[20] => add_sub_7pb:auto_generated.dataa[20]
dataa[21] => add_sub_7pb:auto_generated.dataa[21]
dataa[22] => add_sub_7pb:auto_generated.dataa[22]
dataa[23] => add_sub_7pb:auto_generated.dataa[23]
dataa[24] => add_sub_7pb:auto_generated.dataa[24]
datab[0] => add_sub_7pb:auto_generated.datab[0]
datab[1] => add_sub_7pb:auto_generated.datab[1]
datab[2] => add_sub_7pb:auto_generated.datab[2]
datab[3] => add_sub_7pb:auto_generated.datab[3]
datab[4] => add_sub_7pb:auto_generated.datab[4]
datab[5] => add_sub_7pb:auto_generated.datab[5]
datab[6] => add_sub_7pb:auto_generated.datab[6]
datab[7] => add_sub_7pb:auto_generated.datab[7]
datab[8] => add_sub_7pb:auto_generated.datab[8]
datab[9] => add_sub_7pb:auto_generated.datab[9]
datab[10] => add_sub_7pb:auto_generated.datab[10]
datab[11] => add_sub_7pb:auto_generated.datab[11]
datab[12] => add_sub_7pb:auto_generated.datab[12]
datab[13] => add_sub_7pb:auto_generated.datab[13]
datab[14] => add_sub_7pb:auto_generated.datab[14]
datab[15] => add_sub_7pb:auto_generated.datab[15]
datab[16] => add_sub_7pb:auto_generated.datab[16]
datab[17] => add_sub_7pb:auto_generated.datab[17]
datab[18] => add_sub_7pb:auto_generated.datab[18]
datab[19] => add_sub_7pb:auto_generated.datab[19]
datab[20] => add_sub_7pb:auto_generated.datab[20]
datab[21] => add_sub_7pb:auto_generated.datab[21]
datab[22] => add_sub_7pb:auto_generated.datab[22]
datab[23] => add_sub_7pb:auto_generated.datab[23]
datab[24] => add_sub_7pb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7pb:auto_generated.result[0]
result[1] <= add_sub_7pb:auto_generated.result[1]
result[2] <= add_sub_7pb:auto_generated.result[2]
result[3] <= add_sub_7pb:auto_generated.result[3]
result[4] <= add_sub_7pb:auto_generated.result[4]
result[5] <= add_sub_7pb:auto_generated.result[5]
result[6] <= add_sub_7pb:auto_generated.result[6]
result[7] <= add_sub_7pb:auto_generated.result[7]
result[8] <= add_sub_7pb:auto_generated.result[8]
result[9] <= add_sub_7pb:auto_generated.result[9]
result[10] <= add_sub_7pb:auto_generated.result[10]
result[11] <= add_sub_7pb:auto_generated.result[11]
result[12] <= add_sub_7pb:auto_generated.result[12]
result[13] <= add_sub_7pb:auto_generated.result[13]
result[14] <= add_sub_7pb:auto_generated.result[14]
result[15] <= add_sub_7pb:auto_generated.result[15]
result[16] <= add_sub_7pb:auto_generated.result[16]
result[17] <= add_sub_7pb:auto_generated.result[17]
result[18] <= add_sub_7pb:auto_generated.result[18]
result[19] <= add_sub_7pb:auto_generated.result[19]
result[20] <= add_sub_7pb:auto_generated.result[20]
result[21] <= add_sub_7pb:auto_generated.result[21]
result[22] <= add_sub_7pb:auto_generated.result[22]
result[23] <= add_sub_7pb:auto_generated.result[23]
result[24] <= add_sub_7pb:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_add_sub:man_round_adder|add_sub_7pb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult
dataa[0] => mult_2ft:auto_generated.dataa[0]
dataa[1] => mult_2ft:auto_generated.dataa[1]
dataa[2] => mult_2ft:auto_generated.dataa[2]
dataa[3] => mult_2ft:auto_generated.dataa[3]
dataa[4] => mult_2ft:auto_generated.dataa[4]
dataa[5] => mult_2ft:auto_generated.dataa[5]
dataa[6] => mult_2ft:auto_generated.dataa[6]
dataa[7] => mult_2ft:auto_generated.dataa[7]
dataa[8] => mult_2ft:auto_generated.dataa[8]
dataa[9] => mult_2ft:auto_generated.dataa[9]
dataa[10] => mult_2ft:auto_generated.dataa[10]
dataa[11] => mult_2ft:auto_generated.dataa[11]
dataa[12] => mult_2ft:auto_generated.dataa[12]
dataa[13] => mult_2ft:auto_generated.dataa[13]
dataa[14] => mult_2ft:auto_generated.dataa[14]
dataa[15] => mult_2ft:auto_generated.dataa[15]
dataa[16] => mult_2ft:auto_generated.dataa[16]
dataa[17] => mult_2ft:auto_generated.dataa[17]
dataa[18] => mult_2ft:auto_generated.dataa[18]
dataa[19] => mult_2ft:auto_generated.dataa[19]
dataa[20] => mult_2ft:auto_generated.dataa[20]
dataa[21] => mult_2ft:auto_generated.dataa[21]
dataa[22] => mult_2ft:auto_generated.dataa[22]
dataa[23] => mult_2ft:auto_generated.dataa[23]
datab[0] => mult_2ft:auto_generated.datab[0]
datab[1] => mult_2ft:auto_generated.datab[1]
datab[2] => mult_2ft:auto_generated.datab[2]
datab[3] => mult_2ft:auto_generated.datab[3]
datab[4] => mult_2ft:auto_generated.datab[4]
datab[5] => mult_2ft:auto_generated.datab[5]
datab[6] => mult_2ft:auto_generated.datab[6]
datab[7] => mult_2ft:auto_generated.datab[7]
datab[8] => mult_2ft:auto_generated.datab[8]
datab[9] => mult_2ft:auto_generated.datab[9]
datab[10] => mult_2ft:auto_generated.datab[10]
datab[11] => mult_2ft:auto_generated.datab[11]
datab[12] => mult_2ft:auto_generated.datab[12]
datab[13] => mult_2ft:auto_generated.datab[13]
datab[14] => mult_2ft:auto_generated.datab[14]
datab[15] => mult_2ft:auto_generated.datab[15]
datab[16] => mult_2ft:auto_generated.datab[16]
datab[17] => mult_2ft:auto_generated.datab[17]
datab[18] => mult_2ft:auto_generated.datab[18]
datab[19] => mult_2ft:auto_generated.datab[19]
datab[20] => mult_2ft:auto_generated.datab[20]
datab[21] => mult_2ft:auto_generated.datab[21]
datab[22] => mult_2ft:auto_generated.datab[22]
datab[23] => mult_2ft:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_2ft:auto_generated.aclr
clock => mult_2ft:auto_generated.clock
clken => mult_2ft:auto_generated.clken
result[0] <= mult_2ft:auto_generated.result[0]
result[1] <= mult_2ft:auto_generated.result[1]
result[2] <= mult_2ft:auto_generated.result[2]
result[3] <= mult_2ft:auto_generated.result[3]
result[4] <= mult_2ft:auto_generated.result[4]
result[5] <= mult_2ft:auto_generated.result[5]
result[6] <= mult_2ft:auto_generated.result[6]
result[7] <= mult_2ft:auto_generated.result[7]
result[8] <= mult_2ft:auto_generated.result[8]
result[9] <= mult_2ft:auto_generated.result[9]
result[10] <= mult_2ft:auto_generated.result[10]
result[11] <= mult_2ft:auto_generated.result[11]
result[12] <= mult_2ft:auto_generated.result[12]
result[13] <= mult_2ft:auto_generated.result[13]
result[14] <= mult_2ft:auto_generated.result[14]
result[15] <= mult_2ft:auto_generated.result[15]
result[16] <= mult_2ft:auto_generated.result[16]
result[17] <= mult_2ft:auto_generated.result[17]
result[18] <= mult_2ft:auto_generated.result[18]
result[19] <= mult_2ft:auto_generated.result[19]
result[20] <= mult_2ft:auto_generated.result[20]
result[21] <= mult_2ft:auto_generated.result[21]
result[22] <= mult_2ft:auto_generated.result[22]
result[23] <= mult_2ft:auto_generated.result[23]
result[24] <= mult_2ft:auto_generated.result[24]
result[25] <= mult_2ft:auto_generated.result[25]
result[26] <= mult_2ft:auto_generated.result[26]
result[27] <= mult_2ft:auto_generated.result[27]
result[28] <= mult_2ft:auto_generated.result[28]
result[29] <= mult_2ft:auto_generated.result[29]
result[30] <= mult_2ft:auto_generated.result[30]
result[31] <= mult_2ft:auto_generated.result[31]
result[32] <= mult_2ft:auto_generated.result[32]
result[33] <= mult_2ft:auto_generated.result[33]
result[34] <= mult_2ft:auto_generated.result[34]
result[35] <= mult_2ft:auto_generated.result[35]
result[36] <= mult_2ft:auto_generated.result[36]
result[37] <= mult_2ft:auto_generated.result[37]
result[38] <= mult_2ft:auto_generated.result[38]
result[39] <= mult_2ft:auto_generated.result[39]
result[40] <= mult_2ft:auto_generated.result[40]
result[41] <= mult_2ft:auto_generated.result[41]
result[42] <= mult_2ft:auto_generated.result[42]
result[43] <= mult_2ft:auto_generated.result[43]
result[44] <= mult_2ft:auto_generated.result[44]
result[45] <= mult_2ft:auto_generated.result[45]
result[46] <= mult_2ft:auto_generated.result[46]
result[47] <= mult_2ft:auto_generated.result[47]


|top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_0gr:fpu_mult_altfp_mult_0gr_component|lpm_mult:man_product2_mult|mult_2ft:auto_generated
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe17.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe9.IN0
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe17.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe9.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
division_by_zero <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.division_by_zero
nan <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.nan
overflow <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.overflow
result[0] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[1] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[2] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[3] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[4] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[5] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[6] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[7] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[8] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[9] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[10] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[11] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[12] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[13] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[14] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[15] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[16] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[17] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[18] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[19] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[20] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[21] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[22] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[23] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[24] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[25] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[26] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[27] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[28] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[29] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[30] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
result[31] <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.result
underflow <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.underflow
zero <= fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
division_by_zero <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.division_by_zero
nan <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.nan
overflow <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.overflow
result[0] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[1] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[2] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[3] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[4] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[5] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[6] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[7] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[8] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[9] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[10] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[11] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[12] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[13] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[14] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[15] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[16] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[17] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[18] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[19] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[20] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[21] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[22] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[23] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[24] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[25] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[26] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[27] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[28] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[29] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[30] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
result[31] <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.result
underflow <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.underflow
zero <= fpu_div_altfp_div_pst_t2j:altfp_div_pst1.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1
aclr => aclr.IN7
clk_en => clk_en.IN8
clock => clock.IN8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => exp_sub_a_w[0].IN1
dataa[24] => exp_sub_a_w[1].IN1
dataa[25] => exp_sub_a_w[2].IN1
dataa[26] => exp_sub_a_w[3].IN1
dataa[27] => exp_sub_a_w[4].IN1
dataa[28] => exp_sub_a_w[5].IN1
dataa[29] => exp_sub_a_w[6].IN1
dataa[30] => exp_sub_a_w[7].IN1
dataa[31] => sign_pipe_dffe_0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN2
datab[15] => datab[15].IN2
datab[16] => datab[16].IN2
datab[17] => datab[17].IN2
datab[18] => datab[18].IN2
datab[19] => datab[19].IN2
datab[20] => datab[20].IN2
datab[21] => datab[21].IN2
datab[22] => datab[22].IN2
datab[23] => exp_sub_b_w[0].IN1
datab[24] => exp_sub_b_w[1].IN1
datab[25] => exp_sub_b_w[2].IN1
datab[26] => exp_sub_b_w[3].IN1
datab[27] => exp_sub_b_w[4].IN1
datab[28] => exp_sub_b_w[5].IN1
datab[29] => exp_sub_b_w[6].IN1
datab[30] => exp_sub_b_w[7].IN1
datab[31] => sign_pipe_dffe_0.IN1
division_by_zero <= divbyzero_pipe_dffe_5.DB_MAX_OUTPUT_PORT_TYPE
nan <= nan_pipe_dffe_5.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow_dffe_3.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= man_result_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_dffe_3[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_dffe_3[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_dffe_3[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_dffe_3[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_dffe_3[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_dffe_3[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_dffe_3[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_dffe_3[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_pipe_dffe_5.DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow_dffe_3.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero_dffe.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fvo:auto_generated.address_a[0]
address_a[1] => altsyncram_fvo:auto_generated.address_a[1]
address_a[2] => altsyncram_fvo:auto_generated.address_a[2]
address_a[3] => altsyncram_fvo:auto_generated.address_a[3]
address_a[4] => altsyncram_fvo:auto_generated.address_a[4]
address_a[5] => altsyncram_fvo:auto_generated.address_a[5]
address_a[6] => altsyncram_fvo:auto_generated.address_a[6]
address_a[7] => altsyncram_fvo:auto_generated.address_a[7]
address_a[8] => altsyncram_fvo:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fvo:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_fvo:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fvo:auto_generated.q_a[0]
q_a[1] <= altsyncram_fvo:auto_generated.q_a[1]
q_a[2] <= altsyncram_fvo:auto_generated.q_a[2]
q_a[3] <= altsyncram_fvo:auto_generated.q_a[3]
q_a[4] <= altsyncram_fvo:auto_generated.q_a[4]
q_a[5] <= altsyncram_fvo:auto_generated.q_a[5]
q_a[6] <= altsyncram_fvo:auto_generated.q_a[6]
q_a[7] <= altsyncram_fvo:auto_generated.q_a[7]
q_a[8] <= altsyncram_fvo:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fvo:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition
dataa[0] => add_sub_iki:auto_generated.dataa[0]
dataa[1] => add_sub_iki:auto_generated.dataa[1]
dataa[2] => add_sub_iki:auto_generated.dataa[2]
dataa[3] => add_sub_iki:auto_generated.dataa[3]
dataa[4] => add_sub_iki:auto_generated.dataa[4]
dataa[5] => add_sub_iki:auto_generated.dataa[5]
dataa[6] => add_sub_iki:auto_generated.dataa[6]
dataa[7] => add_sub_iki:auto_generated.dataa[7]
dataa[8] => add_sub_iki:auto_generated.dataa[8]
datab[0] => add_sub_iki:auto_generated.datab[0]
datab[1] => add_sub_iki:auto_generated.datab[1]
datab[2] => add_sub_iki:auto_generated.datab[2]
datab[3] => add_sub_iki:auto_generated.datab[3]
datab[4] => add_sub_iki:auto_generated.datab[4]
datab[5] => add_sub_iki:auto_generated.datab[5]
datab[6] => add_sub_iki:auto_generated.datab[6]
datab[7] => add_sub_iki:auto_generated.datab[7]
datab[8] => add_sub_iki:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_iki:auto_generated.clock
aclr => add_sub_iki:auto_generated.aclr
clken => add_sub_iki:auto_generated.clken
result[0] <= add_sub_iki:auto_generated.result[0]
result[1] <= add_sub_iki:auto_generated.result[1]
result[2] <= add_sub_iki:auto_generated.result[2]
result[3] <= add_sub_iki:auto_generated.result[3]
result[4] <= add_sub_iki:auto_generated.result[4]
result[5] <= add_sub_iki:auto_generated.result[5]
result[6] <= add_sub_iki:auto_generated.result[6]
result[7] <= add_sub_iki:auto_generated.result[7]
result[8] <= add_sub_iki:auto_generated.result[8]
cout <= <GND>
overflow <= add_sub_iki:auto_generated.overflow


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_iki:auto_generated
aclr => pipeline_dffe[8].IN0
aclr => overflow_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
dataa[8] => _.IN0
dataa[8] => _.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
datab[8] => _.IN1
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub
dataa[0] => add_sub_voh:auto_generated.dataa[0]
dataa[1] => add_sub_voh:auto_generated.dataa[1]
dataa[2] => add_sub_voh:auto_generated.dataa[2]
dataa[3] => add_sub_voh:auto_generated.dataa[3]
dataa[4] => add_sub_voh:auto_generated.dataa[4]
dataa[5] => add_sub_voh:auto_generated.dataa[5]
dataa[6] => add_sub_voh:auto_generated.dataa[6]
dataa[7] => add_sub_voh:auto_generated.dataa[7]
dataa[8] => add_sub_voh:auto_generated.dataa[8]
datab[0] => add_sub_voh:auto_generated.datab[0]
datab[1] => add_sub_voh:auto_generated.datab[1]
datab[2] => add_sub_voh:auto_generated.datab[2]
datab[3] => add_sub_voh:auto_generated.datab[3]
datab[4] => add_sub_voh:auto_generated.datab[4]
datab[5] => add_sub_voh:auto_generated.datab[5]
datab[6] => add_sub_voh:auto_generated.datab[6]
datab[7] => add_sub_voh:auto_generated.datab[7]
datab[8] => add_sub_voh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_voh:auto_generated.clock
aclr => add_sub_voh:auto_generated.aclr
clken => add_sub_voh:auto_generated.clken
result[0] <= add_sub_voh:auto_generated.result[0]
result[1] <= add_sub_voh:auto_generated.result[1]
result[2] <= add_sub_voh:auto_generated.result[2]
result[3] <= add_sub_voh:auto_generated.result[3]
result[4] <= add_sub_voh:auto_generated.result[4]
result[5] <= add_sub_voh:auto_generated.result[5]
result[6] <= add_sub_voh:auto_generated.result[6]
result[7] <= add_sub_voh:auto_generated.result[7]
result[8] <= add_sub_voh:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_voh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process
dataa[0] => add_sub_vdf:auto_generated.dataa[0]
dataa[1] => add_sub_vdf:auto_generated.dataa[1]
dataa[2] => add_sub_vdf:auto_generated.dataa[2]
dataa[3] => add_sub_vdf:auto_generated.dataa[3]
dataa[4] => add_sub_vdf:auto_generated.dataa[4]
dataa[5] => add_sub_vdf:auto_generated.dataa[5]
dataa[6] => add_sub_vdf:auto_generated.dataa[6]
dataa[7] => add_sub_vdf:auto_generated.dataa[7]
dataa[8] => add_sub_vdf:auto_generated.dataa[8]
dataa[9] => add_sub_vdf:auto_generated.dataa[9]
dataa[10] => add_sub_vdf:auto_generated.dataa[10]
dataa[11] => add_sub_vdf:auto_generated.dataa[11]
dataa[12] => add_sub_vdf:auto_generated.dataa[12]
dataa[13] => add_sub_vdf:auto_generated.dataa[13]
dataa[14] => add_sub_vdf:auto_generated.dataa[14]
dataa[15] => add_sub_vdf:auto_generated.dataa[15]
dataa[16] => add_sub_vdf:auto_generated.dataa[16]
dataa[17] => add_sub_vdf:auto_generated.dataa[17]
dataa[18] => add_sub_vdf:auto_generated.dataa[18]
dataa[19] => add_sub_vdf:auto_generated.dataa[19]
dataa[20] => add_sub_vdf:auto_generated.dataa[20]
dataa[21] => add_sub_vdf:auto_generated.dataa[21]
dataa[22] => add_sub_vdf:auto_generated.dataa[22]
dataa[23] => add_sub_vdf:auto_generated.dataa[23]
dataa[24] => add_sub_vdf:auto_generated.dataa[24]
dataa[25] => add_sub_vdf:auto_generated.dataa[25]
dataa[26] => add_sub_vdf:auto_generated.dataa[26]
dataa[27] => add_sub_vdf:auto_generated.dataa[27]
dataa[28] => add_sub_vdf:auto_generated.dataa[28]
dataa[29] => add_sub_vdf:auto_generated.dataa[29]
dataa[30] => add_sub_vdf:auto_generated.dataa[30]
datab[0] => add_sub_vdf:auto_generated.datab[0]
datab[1] => add_sub_vdf:auto_generated.datab[1]
datab[2] => add_sub_vdf:auto_generated.datab[2]
datab[3] => add_sub_vdf:auto_generated.datab[3]
datab[4] => add_sub_vdf:auto_generated.datab[4]
datab[5] => add_sub_vdf:auto_generated.datab[5]
datab[6] => add_sub_vdf:auto_generated.datab[6]
datab[7] => add_sub_vdf:auto_generated.datab[7]
datab[8] => add_sub_vdf:auto_generated.datab[8]
datab[9] => add_sub_vdf:auto_generated.datab[9]
datab[10] => add_sub_vdf:auto_generated.datab[10]
datab[11] => add_sub_vdf:auto_generated.datab[11]
datab[12] => add_sub_vdf:auto_generated.datab[12]
datab[13] => add_sub_vdf:auto_generated.datab[13]
datab[14] => add_sub_vdf:auto_generated.datab[14]
datab[15] => add_sub_vdf:auto_generated.datab[15]
datab[16] => add_sub_vdf:auto_generated.datab[16]
datab[17] => add_sub_vdf:auto_generated.datab[17]
datab[18] => add_sub_vdf:auto_generated.datab[18]
datab[19] => add_sub_vdf:auto_generated.datab[19]
datab[20] => add_sub_vdf:auto_generated.datab[20]
datab[21] => add_sub_vdf:auto_generated.datab[21]
datab[22] => add_sub_vdf:auto_generated.datab[22]
datab[23] => add_sub_vdf:auto_generated.datab[23]
datab[24] => add_sub_vdf:auto_generated.datab[24]
datab[25] => add_sub_vdf:auto_generated.datab[25]
datab[26] => add_sub_vdf:auto_generated.datab[26]
datab[27] => add_sub_vdf:auto_generated.datab[27]
datab[28] => add_sub_vdf:auto_generated.datab[28]
datab[29] => add_sub_vdf:auto_generated.datab[29]
datab[30] => add_sub_vdf:auto_generated.datab[30]
cin => add_sub_vdf:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vdf:auto_generated.result[0]
result[1] <= add_sub_vdf:auto_generated.result[1]
result[2] <= add_sub_vdf:auto_generated.result[2]
result[3] <= add_sub_vdf:auto_generated.result[3]
result[4] <= add_sub_vdf:auto_generated.result[4]
result[5] <= add_sub_vdf:auto_generated.result[5]
result[6] <= add_sub_vdf:auto_generated.result[6]
result[7] <= add_sub_vdf:auto_generated.result[7]
result[8] <= add_sub_vdf:auto_generated.result[8]
result[9] <= add_sub_vdf:auto_generated.result[9]
result[10] <= add_sub_vdf:auto_generated.result[10]
result[11] <= add_sub_vdf:auto_generated.result[11]
result[12] <= add_sub_vdf:auto_generated.result[12]
result[13] <= add_sub_vdf:auto_generated.result[13]
result[14] <= add_sub_vdf:auto_generated.result[14]
result[15] <= add_sub_vdf:auto_generated.result[15]
result[16] <= add_sub_vdf:auto_generated.result[16]
result[17] <= add_sub_vdf:auto_generated.result[17]
result[18] <= add_sub_vdf:auto_generated.result[18]
result[19] <= add_sub_vdf:auto_generated.result[19]
result[20] <= add_sub_vdf:auto_generated.result[20]
result[21] <= add_sub_vdf:auto_generated.result[21]
result[22] <= add_sub_vdf:auto_generated.result[22]
result[23] <= add_sub_vdf:auto_generated.result[23]
result[24] <= add_sub_vdf:auto_generated.result[24]
result[25] <= add_sub_vdf:auto_generated.result[25]
result[26] <= add_sub_vdf:auto_generated.result[26]
result[27] <= add_sub_vdf:auto_generated.result[27]
result[28] <= add_sub_vdf:auto_generated.result[28]
result[29] <= add_sub_vdf:auto_generated.result[29]
result[30] <= add_sub_vdf:auto_generated.result[30]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_vdf:auto_generated
cin => op_1.IN62
cin => op_1.IN63
dataa[0] => op_1.IN60
dataa[1] => op_1.IN58
dataa[2] => op_1.IN56
dataa[3] => op_1.IN54
dataa[4] => op_1.IN52
dataa[5] => op_1.IN50
dataa[6] => op_1.IN48
dataa[7] => op_1.IN46
dataa[8] => op_1.IN44
dataa[9] => op_1.IN42
dataa[10] => op_1.IN40
dataa[11] => op_1.IN38
dataa[12] => op_1.IN36
dataa[13] => op_1.IN34
dataa[14] => op_1.IN32
dataa[15] => op_1.IN30
dataa[16] => op_1.IN28
dataa[17] => op_1.IN26
dataa[18] => op_1.IN24
dataa[19] => op_1.IN22
dataa[20] => op_1.IN20
dataa[21] => op_1.IN18
dataa[22] => op_1.IN16
dataa[23] => op_1.IN14
dataa[24] => op_1.IN12
dataa[25] => op_1.IN10
dataa[26] => op_1.IN8
dataa[27] => op_1.IN6
dataa[28] => op_1.IN4
dataa[29] => op_1.IN2
dataa[30] => op_1.IN0
datab[0] => op_1.IN61
datab[1] => op_1.IN59
datab[2] => op_1.IN57
datab[3] => op_1.IN55
datab[4] => op_1.IN53
datab[5] => op_1.IN51
datab[6] => op_1.IN49
datab[7] => op_1.IN47
datab[8] => op_1.IN45
datab[9] => op_1.IN43
datab[10] => op_1.IN41
datab[11] => op_1.IN39
datab[12] => op_1.IN37
datab[13] => op_1.IN35
datab[14] => op_1.IN33
datab[15] => op_1.IN31
datab[16] => op_1.IN29
datab[17] => op_1.IN27
datab[18] => op_1.IN25
datab[19] => op_1.IN23
datab[20] => op_1.IN21
datab[21] => op_1.IN19
datab[22] => op_1.IN17
datab[23] => op_1.IN15
datab[24] => op_1.IN13
datab[25] => op_1.IN11
datab[26] => op_1.IN9
datab[27] => op_1.IN7
datab[28] => op_1.IN5
datab[29] => op_1.IN3
datab[30] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0
dataa[0] => add_sub_74f:auto_generated.dataa[0]
dataa[1] => add_sub_74f:auto_generated.dataa[1]
dataa[2] => add_sub_74f:auto_generated.dataa[2]
dataa[3] => add_sub_74f:auto_generated.dataa[3]
dataa[4] => add_sub_74f:auto_generated.dataa[4]
dataa[5] => add_sub_74f:auto_generated.dataa[5]
dataa[6] => add_sub_74f:auto_generated.dataa[6]
dataa[7] => add_sub_74f:auto_generated.dataa[7]
dataa[8] => add_sub_74f:auto_generated.dataa[8]
dataa[9] => add_sub_74f:auto_generated.dataa[9]
dataa[10] => add_sub_74f:auto_generated.dataa[10]
dataa[11] => add_sub_74f:auto_generated.dataa[11]
dataa[12] => add_sub_74f:auto_generated.dataa[12]
dataa[13] => add_sub_74f:auto_generated.dataa[13]
dataa[14] => add_sub_74f:auto_generated.dataa[14]
dataa[15] => add_sub_74f:auto_generated.dataa[15]
dataa[16] => add_sub_74f:auto_generated.dataa[16]
dataa[17] => add_sub_74f:auto_generated.dataa[17]
dataa[18] => add_sub_74f:auto_generated.dataa[18]
dataa[19] => add_sub_74f:auto_generated.dataa[19]
dataa[20] => add_sub_74f:auto_generated.dataa[20]
dataa[21] => add_sub_74f:auto_generated.dataa[21]
dataa[22] => add_sub_74f:auto_generated.dataa[22]
dataa[23] => add_sub_74f:auto_generated.dataa[23]
dataa[24] => add_sub_74f:auto_generated.dataa[24]
dataa[25] => add_sub_74f:auto_generated.dataa[25]
dataa[26] => add_sub_74f:auto_generated.dataa[26]
dataa[27] => add_sub_74f:auto_generated.dataa[27]
dataa[28] => add_sub_74f:auto_generated.dataa[28]
dataa[29] => add_sub_74f:auto_generated.dataa[29]
dataa[30] => add_sub_74f:auto_generated.dataa[30]
dataa[31] => add_sub_74f:auto_generated.dataa[31]
dataa[32] => add_sub_74f:auto_generated.dataa[32]
dataa[33] => add_sub_74f:auto_generated.dataa[33]
dataa[34] => add_sub_74f:auto_generated.dataa[34]
dataa[35] => add_sub_74f:auto_generated.dataa[35]
dataa[36] => add_sub_74f:auto_generated.dataa[36]
dataa[37] => add_sub_74f:auto_generated.dataa[37]
dataa[38] => add_sub_74f:auto_generated.dataa[38]
dataa[39] => add_sub_74f:auto_generated.dataa[39]
dataa[40] => add_sub_74f:auto_generated.dataa[40]
dataa[41] => add_sub_74f:auto_generated.dataa[41]
dataa[42] => add_sub_74f:auto_generated.dataa[42]
dataa[43] => add_sub_74f:auto_generated.dataa[43]
dataa[44] => add_sub_74f:auto_generated.dataa[44]
dataa[45] => add_sub_74f:auto_generated.dataa[45]
dataa[46] => add_sub_74f:auto_generated.dataa[46]
dataa[47] => add_sub_74f:auto_generated.dataa[47]
dataa[48] => add_sub_74f:auto_generated.dataa[48]
dataa[49] => add_sub_74f:auto_generated.dataa[49]
datab[0] => add_sub_74f:auto_generated.datab[0]
datab[1] => add_sub_74f:auto_generated.datab[1]
datab[2] => add_sub_74f:auto_generated.datab[2]
datab[3] => add_sub_74f:auto_generated.datab[3]
datab[4] => add_sub_74f:auto_generated.datab[4]
datab[5] => add_sub_74f:auto_generated.datab[5]
datab[6] => add_sub_74f:auto_generated.datab[6]
datab[7] => add_sub_74f:auto_generated.datab[7]
datab[8] => add_sub_74f:auto_generated.datab[8]
datab[9] => add_sub_74f:auto_generated.datab[9]
datab[10] => add_sub_74f:auto_generated.datab[10]
datab[11] => add_sub_74f:auto_generated.datab[11]
datab[12] => add_sub_74f:auto_generated.datab[12]
datab[13] => add_sub_74f:auto_generated.datab[13]
datab[14] => add_sub_74f:auto_generated.datab[14]
datab[15] => add_sub_74f:auto_generated.datab[15]
datab[16] => add_sub_74f:auto_generated.datab[16]
datab[17] => add_sub_74f:auto_generated.datab[17]
datab[18] => add_sub_74f:auto_generated.datab[18]
datab[19] => add_sub_74f:auto_generated.datab[19]
datab[20] => add_sub_74f:auto_generated.datab[20]
datab[21] => add_sub_74f:auto_generated.datab[21]
datab[22] => add_sub_74f:auto_generated.datab[22]
datab[23] => add_sub_74f:auto_generated.datab[23]
datab[24] => add_sub_74f:auto_generated.datab[24]
datab[25] => add_sub_74f:auto_generated.datab[25]
datab[26] => add_sub_74f:auto_generated.datab[26]
datab[27] => add_sub_74f:auto_generated.datab[27]
datab[28] => add_sub_74f:auto_generated.datab[28]
datab[29] => add_sub_74f:auto_generated.datab[29]
datab[30] => add_sub_74f:auto_generated.datab[30]
datab[31] => add_sub_74f:auto_generated.datab[31]
datab[32] => add_sub_74f:auto_generated.datab[32]
datab[33] => add_sub_74f:auto_generated.datab[33]
datab[34] => add_sub_74f:auto_generated.datab[34]
datab[35] => add_sub_74f:auto_generated.datab[35]
datab[36] => add_sub_74f:auto_generated.datab[36]
datab[37] => add_sub_74f:auto_generated.datab[37]
datab[38] => add_sub_74f:auto_generated.datab[38]
datab[39] => add_sub_74f:auto_generated.datab[39]
datab[40] => add_sub_74f:auto_generated.datab[40]
datab[41] => add_sub_74f:auto_generated.datab[41]
datab[42] => add_sub_74f:auto_generated.datab[42]
datab[43] => add_sub_74f:auto_generated.datab[43]
datab[44] => add_sub_74f:auto_generated.datab[44]
datab[45] => add_sub_74f:auto_generated.datab[45]
datab[46] => add_sub_74f:auto_generated.datab[46]
datab[47] => add_sub_74f:auto_generated.datab[47]
datab[48] => add_sub_74f:auto_generated.datab[48]
datab[49] => add_sub_74f:auto_generated.datab[49]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_74f:auto_generated.result[0]
result[1] <= add_sub_74f:auto_generated.result[1]
result[2] <= add_sub_74f:auto_generated.result[2]
result[3] <= add_sub_74f:auto_generated.result[3]
result[4] <= add_sub_74f:auto_generated.result[4]
result[5] <= add_sub_74f:auto_generated.result[5]
result[6] <= add_sub_74f:auto_generated.result[6]
result[7] <= add_sub_74f:auto_generated.result[7]
result[8] <= add_sub_74f:auto_generated.result[8]
result[9] <= add_sub_74f:auto_generated.result[9]
result[10] <= add_sub_74f:auto_generated.result[10]
result[11] <= add_sub_74f:auto_generated.result[11]
result[12] <= add_sub_74f:auto_generated.result[12]
result[13] <= add_sub_74f:auto_generated.result[13]
result[14] <= add_sub_74f:auto_generated.result[14]
result[15] <= add_sub_74f:auto_generated.result[15]
result[16] <= add_sub_74f:auto_generated.result[16]
result[17] <= add_sub_74f:auto_generated.result[17]
result[18] <= add_sub_74f:auto_generated.result[18]
result[19] <= add_sub_74f:auto_generated.result[19]
result[20] <= add_sub_74f:auto_generated.result[20]
result[21] <= add_sub_74f:auto_generated.result[21]
result[22] <= add_sub_74f:auto_generated.result[22]
result[23] <= add_sub_74f:auto_generated.result[23]
result[24] <= add_sub_74f:auto_generated.result[24]
result[25] <= add_sub_74f:auto_generated.result[25]
result[26] <= add_sub_74f:auto_generated.result[26]
result[27] <= add_sub_74f:auto_generated.result[27]
result[28] <= add_sub_74f:auto_generated.result[28]
result[29] <= add_sub_74f:auto_generated.result[29]
result[30] <= add_sub_74f:auto_generated.result[30]
result[31] <= add_sub_74f:auto_generated.result[31]
result[32] <= add_sub_74f:auto_generated.result[32]
result[33] <= add_sub_74f:auto_generated.result[33]
result[34] <= add_sub_74f:auto_generated.result[34]
result[35] <= add_sub_74f:auto_generated.result[35]
result[36] <= add_sub_74f:auto_generated.result[36]
result[37] <= add_sub_74f:auto_generated.result[37]
result[38] <= add_sub_74f:auto_generated.result[38]
result[39] <= add_sub_74f:auto_generated.result[39]
result[40] <= add_sub_74f:auto_generated.result[40]
result[41] <= add_sub_74f:auto_generated.result[41]
result[42] <= add_sub_74f:auto_generated.result[42]
result[43] <= add_sub_74f:auto_generated.result[43]
result[44] <= add_sub_74f:auto_generated.result[44]
result[45] <= add_sub_74f:auto_generated.result[45]
result[46] <= add_sub_74f:auto_generated.result[46]
result[47] <= add_sub_74f:auto_generated.result[47]
result[48] <= add_sub_74f:auto_generated.result[48]
result[49] <= add_sub_74f:auto_generated.result[49]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_74f:auto_generated
dataa[0] => op_1.IN99
dataa[1] => op_1.IN97
dataa[2] => op_1.IN95
dataa[3] => op_1.IN93
dataa[4] => op_1.IN91
dataa[5] => op_1.IN89
dataa[6] => op_1.IN87
dataa[7] => op_1.IN85
dataa[8] => op_1.IN83
dataa[9] => op_1.IN81
dataa[10] => op_1.IN79
dataa[11] => op_1.IN77
dataa[12] => op_1.IN75
dataa[13] => op_1.IN73
dataa[14] => op_1.IN71
dataa[15] => op_1.IN69
dataa[16] => op_1.IN67
dataa[17] => op_1.IN65
dataa[18] => op_1.IN63
dataa[19] => op_1.IN61
dataa[20] => op_1.IN59
dataa[21] => op_1.IN57
dataa[22] => op_1.IN55
dataa[23] => op_1.IN53
dataa[24] => op_1.IN51
dataa[25] => op_1.IN49
dataa[26] => op_1.IN47
dataa[27] => op_1.IN45
dataa[28] => op_1.IN43
dataa[29] => op_1.IN41
dataa[30] => op_1.IN39
dataa[31] => op_1.IN37
dataa[32] => op_1.IN35
dataa[33] => op_1.IN33
dataa[34] => op_1.IN31
dataa[35] => op_1.IN29
dataa[36] => op_1.IN27
dataa[37] => op_1.IN25
dataa[38] => op_1.IN23
dataa[39] => op_1.IN21
dataa[40] => op_1.IN19
dataa[41] => op_1.IN17
dataa[42] => op_1.IN15
dataa[43] => op_1.IN13
dataa[44] => op_1.IN11
dataa[45] => op_1.IN9
dataa[46] => op_1.IN7
dataa[47] => op_1.IN5
dataa[48] => op_1.IN3
dataa[49] => op_1.IN1
datab[0] => op_1.IN100
datab[1] => op_1.IN98
datab[2] => op_1.IN96
datab[3] => op_1.IN94
datab[4] => op_1.IN92
datab[5] => op_1.IN90
datab[6] => op_1.IN88
datab[7] => op_1.IN86
datab[8] => op_1.IN84
datab[9] => op_1.IN82
datab[10] => op_1.IN80
datab[11] => op_1.IN78
datab[12] => op_1.IN76
datab[13] => op_1.IN74
datab[14] => op_1.IN72
datab[15] => op_1.IN70
datab[16] => op_1.IN68
datab[17] => op_1.IN66
datab[18] => op_1.IN64
datab[19] => op_1.IN62
datab[20] => op_1.IN60
datab[21] => op_1.IN58
datab[22] => op_1.IN56
datab[23] => op_1.IN54
datab[24] => op_1.IN52
datab[25] => op_1.IN50
datab[26] => op_1.IN48
datab[27] => op_1.IN46
datab[28] => op_1.IN44
datab[29] => op_1.IN42
datab[30] => op_1.IN40
datab[31] => op_1.IN38
datab[32] => op_1.IN36
datab[33] => op_1.IN34
datab[34] => op_1.IN32
datab[35] => op_1.IN30
datab[36] => op_1.IN28
datab[37] => op_1.IN26
datab[38] => op_1.IN24
datab[39] => op_1.IN22
datab[40] => op_1.IN20
datab[41] => op_1.IN18
datab[42] => op_1.IN16
datab[43] => op_1.IN14
datab[44] => op_1.IN12
datab[45] => op_1.IN10
datab[46] => op_1.IN8
datab[47] => op_1.IN6
datab[48] => op_1.IN4
datab[49] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2
dataa[0] => cmpr_1jg:auto_generated.dataa[0]
dataa[1] => cmpr_1jg:auto_generated.dataa[1]
dataa[2] => cmpr_1jg:auto_generated.dataa[2]
dataa[3] => cmpr_1jg:auto_generated.dataa[3]
dataa[4] => cmpr_1jg:auto_generated.dataa[4]
dataa[5] => cmpr_1jg:auto_generated.dataa[5]
dataa[6] => cmpr_1jg:auto_generated.dataa[6]
dataa[7] => cmpr_1jg:auto_generated.dataa[7]
dataa[8] => cmpr_1jg:auto_generated.dataa[8]
dataa[9] => cmpr_1jg:auto_generated.dataa[9]
dataa[10] => cmpr_1jg:auto_generated.dataa[10]
dataa[11] => cmpr_1jg:auto_generated.dataa[11]
dataa[12] => cmpr_1jg:auto_generated.dataa[12]
dataa[13] => cmpr_1jg:auto_generated.dataa[13]
dataa[14] => cmpr_1jg:auto_generated.dataa[14]
dataa[15] => cmpr_1jg:auto_generated.dataa[15]
dataa[16] => cmpr_1jg:auto_generated.dataa[16]
dataa[17] => cmpr_1jg:auto_generated.dataa[17]
dataa[18] => cmpr_1jg:auto_generated.dataa[18]
dataa[19] => cmpr_1jg:auto_generated.dataa[19]
dataa[20] => cmpr_1jg:auto_generated.dataa[20]
dataa[21] => cmpr_1jg:auto_generated.dataa[21]
dataa[22] => cmpr_1jg:auto_generated.dataa[22]
datab[0] => cmpr_1jg:auto_generated.datab[0]
datab[1] => cmpr_1jg:auto_generated.datab[1]
datab[2] => cmpr_1jg:auto_generated.datab[2]
datab[3] => cmpr_1jg:auto_generated.datab[3]
datab[4] => cmpr_1jg:auto_generated.datab[4]
datab[5] => cmpr_1jg:auto_generated.datab[5]
datab[6] => cmpr_1jg:auto_generated.datab[6]
datab[7] => cmpr_1jg:auto_generated.datab[7]
datab[8] => cmpr_1jg:auto_generated.datab[8]
datab[9] => cmpr_1jg:auto_generated.datab[9]
datab[10] => cmpr_1jg:auto_generated.datab[10]
datab[11] => cmpr_1jg:auto_generated.datab[11]
datab[12] => cmpr_1jg:auto_generated.datab[12]
datab[13] => cmpr_1jg:auto_generated.datab[13]
datab[14] => cmpr_1jg:auto_generated.datab[14]
datab[15] => cmpr_1jg:auto_generated.datab[15]
datab[16] => cmpr_1jg:auto_generated.datab[16]
datab[17] => cmpr_1jg:auto_generated.datab[17]
datab[18] => cmpr_1jg:auto_generated.datab[18]
datab[19] => cmpr_1jg:auto_generated.datab[19]
datab[20] => cmpr_1jg:auto_generated.datab[20]
datab[21] => cmpr_1jg:auto_generated.datab[21]
datab[22] => cmpr_1jg:auto_generated.datab[22]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_1jg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_compare:cmpr2|cmpr_1jg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
dataa[22] => op_1.IN1
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
datab[22] => op_1.IN2


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod
dataa[0] => mult_g8s:auto_generated.dataa[0]
dataa[1] => mult_g8s:auto_generated.dataa[1]
dataa[2] => mult_g8s:auto_generated.dataa[2]
dataa[3] => mult_g8s:auto_generated.dataa[3]
dataa[4] => mult_g8s:auto_generated.dataa[4]
dataa[5] => mult_g8s:auto_generated.dataa[5]
dataa[6] => mult_g8s:auto_generated.dataa[6]
dataa[7] => mult_g8s:auto_generated.dataa[7]
dataa[8] => mult_g8s:auto_generated.dataa[8]
dataa[9] => mult_g8s:auto_generated.dataa[9]
dataa[10] => mult_g8s:auto_generated.dataa[10]
dataa[11] => mult_g8s:auto_generated.dataa[11]
dataa[12] => mult_g8s:auto_generated.dataa[12]
dataa[13] => mult_g8s:auto_generated.dataa[13]
dataa[14] => mult_g8s:auto_generated.dataa[14]
dataa[15] => mult_g8s:auto_generated.dataa[15]
dataa[16] => mult_g8s:auto_generated.dataa[16]
dataa[17] => mult_g8s:auto_generated.dataa[17]
dataa[18] => mult_g8s:auto_generated.dataa[18]
dataa[19] => mult_g8s:auto_generated.dataa[19]
dataa[20] => mult_g8s:auto_generated.dataa[20]
dataa[21] => mult_g8s:auto_generated.dataa[21]
dataa[22] => mult_g8s:auto_generated.dataa[22]
dataa[23] => mult_g8s:auto_generated.dataa[23]
dataa[24] => mult_g8s:auto_generated.dataa[24]
datab[0] => mult_g8s:auto_generated.datab[0]
datab[1] => mult_g8s:auto_generated.datab[1]
datab[2] => mult_g8s:auto_generated.datab[2]
datab[3] => mult_g8s:auto_generated.datab[3]
datab[4] => mult_g8s:auto_generated.datab[4]
datab[5] => mult_g8s:auto_generated.datab[5]
datab[6] => mult_g8s:auto_generated.datab[6]
datab[7] => mult_g8s:auto_generated.datab[7]
datab[8] => mult_g8s:auto_generated.datab[8]
datab[9] => mult_g8s:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_g8s:auto_generated.aclr
clock => mult_g8s:auto_generated.clock
clken => mult_g8s:auto_generated.clken
result[0] <= mult_g8s:auto_generated.result[0]
result[1] <= mult_g8s:auto_generated.result[1]
result[2] <= mult_g8s:auto_generated.result[2]
result[3] <= mult_g8s:auto_generated.result[3]
result[4] <= mult_g8s:auto_generated.result[4]
result[5] <= mult_g8s:auto_generated.result[5]
result[6] <= mult_g8s:auto_generated.result[6]
result[7] <= mult_g8s:auto_generated.result[7]
result[8] <= mult_g8s:auto_generated.result[8]
result[9] <= mult_g8s:auto_generated.result[9]
result[10] <= mult_g8s:auto_generated.result[10]
result[11] <= mult_g8s:auto_generated.result[11]
result[12] <= mult_g8s:auto_generated.result[12]
result[13] <= mult_g8s:auto_generated.result[13]
result[14] <= mult_g8s:auto_generated.result[14]
result[15] <= mult_g8s:auto_generated.result[15]
result[16] <= mult_g8s:auto_generated.result[16]
result[17] <= mult_g8s:auto_generated.result[17]
result[18] <= mult_g8s:auto_generated.result[18]
result[19] <= mult_g8s:auto_generated.result[19]
result[20] <= mult_g8s:auto_generated.result[20]
result[21] <= mult_g8s:auto_generated.result[21]
result[22] <= mult_g8s:auto_generated.result[22]
result[23] <= mult_g8s:auto_generated.result[23]
result[24] <= mult_g8s:auto_generated.result[24]
result[25] <= mult_g8s:auto_generated.result[25]
result[26] <= mult_g8s:auto_generated.result[26]
result[27] <= mult_g8s:auto_generated.result[27]
result[28] <= mult_g8s:auto_generated.result[28]
result[29] <= mult_g8s:auto_generated.result[29]
result[30] <= mult_g8s:auto_generated.result[30]
result[31] <= mult_g8s:auto_generated.result[31]
result[32] <= mult_g8s:auto_generated.result[32]
result[33] <= mult_g8s:auto_generated.result[33]
result[34] <= mult_g8s:auto_generated.result[34]


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:a1_prod|mult_g8s:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod
dataa[0] => mult_e8s:auto_generated.dataa[0]
dataa[1] => mult_e8s:auto_generated.dataa[1]
dataa[2] => mult_e8s:auto_generated.dataa[2]
dataa[3] => mult_e8s:auto_generated.dataa[3]
dataa[4] => mult_e8s:auto_generated.dataa[4]
dataa[5] => mult_e8s:auto_generated.dataa[5]
dataa[6] => mult_e8s:auto_generated.dataa[6]
dataa[7] => mult_e8s:auto_generated.dataa[7]
dataa[8] => mult_e8s:auto_generated.dataa[8]
dataa[9] => mult_e8s:auto_generated.dataa[9]
dataa[10] => mult_e8s:auto_generated.dataa[10]
dataa[11] => mult_e8s:auto_generated.dataa[11]
dataa[12] => mult_e8s:auto_generated.dataa[12]
dataa[13] => mult_e8s:auto_generated.dataa[13]
dataa[14] => mult_e8s:auto_generated.dataa[14]
dataa[15] => mult_e8s:auto_generated.dataa[15]
dataa[16] => mult_e8s:auto_generated.dataa[16]
dataa[17] => mult_e8s:auto_generated.dataa[17]
dataa[18] => mult_e8s:auto_generated.dataa[18]
dataa[19] => mult_e8s:auto_generated.dataa[19]
dataa[20] => mult_e8s:auto_generated.dataa[20]
dataa[21] => mult_e8s:auto_generated.dataa[21]
dataa[22] => mult_e8s:auto_generated.dataa[22]
dataa[23] => mult_e8s:auto_generated.dataa[23]
datab[0] => mult_e8s:auto_generated.datab[0]
datab[1] => mult_e8s:auto_generated.datab[1]
datab[2] => mult_e8s:auto_generated.datab[2]
datab[3] => mult_e8s:auto_generated.datab[3]
datab[4] => mult_e8s:auto_generated.datab[4]
datab[5] => mult_e8s:auto_generated.datab[5]
datab[6] => mult_e8s:auto_generated.datab[6]
datab[7] => mult_e8s:auto_generated.datab[7]
datab[8] => mult_e8s:auto_generated.datab[8]
datab[9] => mult_e8s:auto_generated.datab[9]
sum[0] => ~NO_FANOUT~
aclr => mult_e8s:auto_generated.aclr
clock => mult_e8s:auto_generated.clock
clken => mult_e8s:auto_generated.clken
result[0] <= mult_e8s:auto_generated.result[0]
result[1] <= mult_e8s:auto_generated.result[1]
result[2] <= mult_e8s:auto_generated.result[2]
result[3] <= mult_e8s:auto_generated.result[3]
result[4] <= mult_e8s:auto_generated.result[4]
result[5] <= mult_e8s:auto_generated.result[5]
result[6] <= mult_e8s:auto_generated.result[6]
result[7] <= mult_e8s:auto_generated.result[7]
result[8] <= mult_e8s:auto_generated.result[8]
result[9] <= mult_e8s:auto_generated.result[9]
result[10] <= mult_e8s:auto_generated.result[10]
result[11] <= mult_e8s:auto_generated.result[11]
result[12] <= mult_e8s:auto_generated.result[12]
result[13] <= mult_e8s:auto_generated.result[13]
result[14] <= mult_e8s:auto_generated.result[14]
result[15] <= mult_e8s:auto_generated.result[15]
result[16] <= mult_e8s:auto_generated.result[16]
result[17] <= mult_e8s:auto_generated.result[17]
result[18] <= mult_e8s:auto_generated.result[18]
result[19] <= mult_e8s:auto_generated.result[19]
result[20] <= mult_e8s:auto_generated.result[20]
result[21] <= mult_e8s:auto_generated.result[21]
result[22] <= mult_e8s:auto_generated.result[22]
result[23] <= mult_e8s:auto_generated.result[23]
result[24] <= mult_e8s:auto_generated.result[24]
result[25] <= mult_e8s:auto_generated.result[25]
result[26] <= mult_e8s:auto_generated.result[26]
result[27] <= mult_e8s:auto_generated.result[27]
result[28] <= mult_e8s:auto_generated.result[28]
result[29] <= mult_e8s:auto_generated.result[29]
result[30] <= mult_e8s:auto_generated.result[30]
result[31] <= mult_e8s:auto_generated.result[31]
result[32] <= mult_e8s:auto_generated.result[32]
result[33] <= mult_e8s:auto_generated.result[33]


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:b1_prod|mult_e8s:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0
dataa[0] => mult_n8s:auto_generated.dataa[0]
dataa[1] => mult_n8s:auto_generated.dataa[1]
dataa[2] => mult_n8s:auto_generated.dataa[2]
dataa[3] => mult_n8s:auto_generated.dataa[3]
dataa[4] => mult_n8s:auto_generated.dataa[4]
dataa[5] => mult_n8s:auto_generated.dataa[5]
dataa[6] => mult_n8s:auto_generated.dataa[6]
dataa[7] => mult_n8s:auto_generated.dataa[7]
dataa[8] => mult_n8s:auto_generated.dataa[8]
dataa[9] => mult_n8s:auto_generated.dataa[9]
dataa[10] => mult_n8s:auto_generated.dataa[10]
dataa[11] => mult_n8s:auto_generated.dataa[11]
dataa[12] => mult_n8s:auto_generated.dataa[12]
dataa[13] => mult_n8s:auto_generated.dataa[13]
dataa[14] => mult_n8s:auto_generated.dataa[14]
dataa[15] => mult_n8s:auto_generated.dataa[15]
dataa[16] => mult_n8s:auto_generated.dataa[16]
datab[0] => mult_n8s:auto_generated.datab[0]
datab[1] => mult_n8s:auto_generated.datab[1]
datab[2] => mult_n8s:auto_generated.datab[2]
datab[3] => mult_n8s:auto_generated.datab[3]
datab[4] => mult_n8s:auto_generated.datab[4]
datab[5] => mult_n8s:auto_generated.datab[5]
datab[6] => mult_n8s:auto_generated.datab[6]
datab[7] => mult_n8s:auto_generated.datab[7]
datab[8] => mult_n8s:auto_generated.datab[8]
datab[9] => mult_n8s:auto_generated.datab[9]
datab[10] => mult_n8s:auto_generated.datab[10]
datab[11] => mult_n8s:auto_generated.datab[11]
datab[12] => mult_n8s:auto_generated.datab[12]
datab[13] => mult_n8s:auto_generated.datab[13]
datab[14] => mult_n8s:auto_generated.datab[14]
datab[15] => mult_n8s:auto_generated.datab[15]
datab[16] => mult_n8s:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_n8s:auto_generated.aclr
clock => mult_n8s:auto_generated.clock
clken => mult_n8s:auto_generated.clken
result[0] <= mult_n8s:auto_generated.result[0]
result[1] <= mult_n8s:auto_generated.result[1]
result[2] <= mult_n8s:auto_generated.result[2]
result[3] <= mult_n8s:auto_generated.result[3]
result[4] <= mult_n8s:auto_generated.result[4]
result[5] <= mult_n8s:auto_generated.result[5]
result[6] <= mult_n8s:auto_generated.result[6]
result[7] <= mult_n8s:auto_generated.result[7]
result[8] <= mult_n8s:auto_generated.result[8]
result[9] <= mult_n8s:auto_generated.result[9]
result[10] <= mult_n8s:auto_generated.result[10]
result[11] <= mult_n8s:auto_generated.result[11]
result[12] <= mult_n8s:auto_generated.result[12]
result[13] <= mult_n8s:auto_generated.result[13]
result[14] <= mult_n8s:auto_generated.result[14]
result[15] <= mult_n8s:auto_generated.result[15]
result[16] <= mult_n8s:auto_generated.result[16]
result[17] <= mult_n8s:auto_generated.result[17]
result[18] <= mult_n8s:auto_generated.result[18]
result[19] <= mult_n8s:auto_generated.result[19]
result[20] <= mult_n8s:auto_generated.result[20]
result[21] <= mult_n8s:auto_generated.result[21]
result[22] <= mult_n8s:auto_generated.result[22]
result[23] <= mult_n8s:auto_generated.result[23]
result[24] <= mult_n8s:auto_generated.result[24]
result[25] <= mult_n8s:auto_generated.result[25]
result[26] <= mult_n8s:auto_generated.result[26]
result[27] <= mult_n8s:auto_generated.result[27]
result[28] <= mult_n8s:auto_generated.result[28]
result[29] <= mult_n8s:auto_generated.result[29]
result[30] <= mult_n8s:auto_generated.result[30]
result[31] <= mult_n8s:auto_generated.result[31]
result[32] <= mult_n8s:auto_generated.result[32]
result[33] <= mult_n8s:auto_generated.result[33]


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_0|mult_n8s:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1
dataa[0] => mult_n8s:auto_generated.dataa[0]
dataa[1] => mult_n8s:auto_generated.dataa[1]
dataa[2] => mult_n8s:auto_generated.dataa[2]
dataa[3] => mult_n8s:auto_generated.dataa[3]
dataa[4] => mult_n8s:auto_generated.dataa[4]
dataa[5] => mult_n8s:auto_generated.dataa[5]
dataa[6] => mult_n8s:auto_generated.dataa[6]
dataa[7] => mult_n8s:auto_generated.dataa[7]
dataa[8] => mult_n8s:auto_generated.dataa[8]
dataa[9] => mult_n8s:auto_generated.dataa[9]
dataa[10] => mult_n8s:auto_generated.dataa[10]
dataa[11] => mult_n8s:auto_generated.dataa[11]
dataa[12] => mult_n8s:auto_generated.dataa[12]
dataa[13] => mult_n8s:auto_generated.dataa[13]
dataa[14] => mult_n8s:auto_generated.dataa[14]
dataa[15] => mult_n8s:auto_generated.dataa[15]
dataa[16] => mult_n8s:auto_generated.dataa[16]
datab[0] => mult_n8s:auto_generated.datab[0]
datab[1] => mult_n8s:auto_generated.datab[1]
datab[2] => mult_n8s:auto_generated.datab[2]
datab[3] => mult_n8s:auto_generated.datab[3]
datab[4] => mult_n8s:auto_generated.datab[4]
datab[5] => mult_n8s:auto_generated.datab[5]
datab[6] => mult_n8s:auto_generated.datab[6]
datab[7] => mult_n8s:auto_generated.datab[7]
datab[8] => mult_n8s:auto_generated.datab[8]
datab[9] => mult_n8s:auto_generated.datab[9]
datab[10] => mult_n8s:auto_generated.datab[10]
datab[11] => mult_n8s:auto_generated.datab[11]
datab[12] => mult_n8s:auto_generated.datab[12]
datab[13] => mult_n8s:auto_generated.datab[13]
datab[14] => mult_n8s:auto_generated.datab[14]
datab[15] => mult_n8s:auto_generated.datab[15]
datab[16] => mult_n8s:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_n8s:auto_generated.aclr
clock => mult_n8s:auto_generated.clock
clken => mult_n8s:auto_generated.clken
result[0] <= mult_n8s:auto_generated.result[0]
result[1] <= mult_n8s:auto_generated.result[1]
result[2] <= mult_n8s:auto_generated.result[2]
result[3] <= mult_n8s:auto_generated.result[3]
result[4] <= mult_n8s:auto_generated.result[4]
result[5] <= mult_n8s:auto_generated.result[5]
result[6] <= mult_n8s:auto_generated.result[6]
result[7] <= mult_n8s:auto_generated.result[7]
result[8] <= mult_n8s:auto_generated.result[8]
result[9] <= mult_n8s:auto_generated.result[9]
result[10] <= mult_n8s:auto_generated.result[10]
result[11] <= mult_n8s:auto_generated.result[11]
result[12] <= mult_n8s:auto_generated.result[12]
result[13] <= mult_n8s:auto_generated.result[13]
result[14] <= mult_n8s:auto_generated.result[14]
result[15] <= mult_n8s:auto_generated.result[15]
result[16] <= mult_n8s:auto_generated.result[16]
result[17] <= mult_n8s:auto_generated.result[17]
result[18] <= mult_n8s:auto_generated.result[18]
result[19] <= mult_n8s:auto_generated.result[19]
result[20] <= mult_n8s:auto_generated.result[20]
result[21] <= mult_n8s:auto_generated.result[21]
result[22] <= mult_n8s:auto_generated.result[22]
result[23] <= mult_n8s:auto_generated.result[23]
result[24] <= mult_n8s:auto_generated.result[24]
result[25] <= mult_n8s:auto_generated.result[25]
result[26] <= mult_n8s:auto_generated.result[26]
result[27] <= mult_n8s:auto_generated.result[27]
result[28] <= mult_n8s:auto_generated.result[28]
result[29] <= mult_n8s:auto_generated.result[29]
result[30] <= mult_n8s:auto_generated.result[30]
result[31] <= mult_n8s:auto_generated.result[31]
result[32] <= mult_n8s:auto_generated.result[32]
result[33] <= mult_n8s:auto_generated.result[33]


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:q_partial_1|mult_n8s:auto_generated
aclr => mac_out2.ACLR
clken => mac_out2.ENA
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0
dataa[0] => mult_l8s:auto_generated.dataa[0]
dataa[1] => mult_l8s:auto_generated.dataa[1]
dataa[2] => mult_l8s:auto_generated.dataa[2]
dataa[3] => mult_l8s:auto_generated.dataa[3]
dataa[4] => mult_l8s:auto_generated.dataa[4]
dataa[5] => mult_l8s:auto_generated.dataa[5]
dataa[6] => mult_l8s:auto_generated.dataa[6]
dataa[7] => mult_l8s:auto_generated.dataa[7]
dataa[8] => mult_l8s:auto_generated.dataa[8]
dataa[9] => mult_l8s:auto_generated.dataa[9]
dataa[10] => mult_l8s:auto_generated.dataa[10]
dataa[11] => mult_l8s:auto_generated.dataa[11]
dataa[12] => mult_l8s:auto_generated.dataa[12]
dataa[13] => mult_l8s:auto_generated.dataa[13]
dataa[14] => mult_l8s:auto_generated.dataa[14]
dataa[15] => mult_l8s:auto_generated.dataa[15]
dataa[16] => mult_l8s:auto_generated.dataa[16]
dataa[17] => mult_l8s:auto_generated.dataa[17]
dataa[18] => mult_l8s:auto_generated.dataa[18]
dataa[19] => mult_l8s:auto_generated.dataa[19]
dataa[20] => mult_l8s:auto_generated.dataa[20]
dataa[21] => mult_l8s:auto_generated.dataa[21]
dataa[22] => mult_l8s:auto_generated.dataa[22]
dataa[23] => mult_l8s:auto_generated.dataa[23]
dataa[24] => mult_l8s:auto_generated.dataa[24]
dataa[25] => mult_l8s:auto_generated.dataa[25]
dataa[26] => mult_l8s:auto_generated.dataa[26]
dataa[27] => mult_l8s:auto_generated.dataa[27]
dataa[28] => mult_l8s:auto_generated.dataa[28]
dataa[29] => mult_l8s:auto_generated.dataa[29]
dataa[30] => mult_l8s:auto_generated.dataa[30]
dataa[31] => mult_l8s:auto_generated.dataa[31]
dataa[32] => mult_l8s:auto_generated.dataa[32]
dataa[33] => mult_l8s:auto_generated.dataa[33]
datab[0] => mult_l8s:auto_generated.datab[0]
datab[1] => mult_l8s:auto_generated.datab[1]
datab[2] => mult_l8s:auto_generated.datab[2]
datab[3] => mult_l8s:auto_generated.datab[3]
datab[4] => mult_l8s:auto_generated.datab[4]
datab[5] => mult_l8s:auto_generated.datab[5]
datab[6] => mult_l8s:auto_generated.datab[6]
datab[7] => mult_l8s:auto_generated.datab[7]
datab[8] => mult_l8s:auto_generated.datab[8]
datab[9] => mult_l8s:auto_generated.datab[9]
datab[10] => mult_l8s:auto_generated.datab[10]
datab[11] => mult_l8s:auto_generated.datab[11]
datab[12] => mult_l8s:auto_generated.datab[12]
datab[13] => mult_l8s:auto_generated.datab[13]
datab[14] => mult_l8s:auto_generated.datab[14]
datab[15] => mult_l8s:auto_generated.datab[15]
datab[16] => mult_l8s:auto_generated.datab[16]
sum[0] => ~NO_FANOUT~
aclr => mult_l8s:auto_generated.aclr
clock => mult_l8s:auto_generated.clock
clken => mult_l8s:auto_generated.clken
result[0] <= mult_l8s:auto_generated.result[0]
result[1] <= mult_l8s:auto_generated.result[1]
result[2] <= mult_l8s:auto_generated.result[2]
result[3] <= mult_l8s:auto_generated.result[3]
result[4] <= mult_l8s:auto_generated.result[4]
result[5] <= mult_l8s:auto_generated.result[5]
result[6] <= mult_l8s:auto_generated.result[6]
result[7] <= mult_l8s:auto_generated.result[7]
result[8] <= mult_l8s:auto_generated.result[8]
result[9] <= mult_l8s:auto_generated.result[9]
result[10] <= mult_l8s:auto_generated.result[10]
result[11] <= mult_l8s:auto_generated.result[11]
result[12] <= mult_l8s:auto_generated.result[12]
result[13] <= mult_l8s:auto_generated.result[13]
result[14] <= mult_l8s:auto_generated.result[14]
result[15] <= mult_l8s:auto_generated.result[15]
result[16] <= mult_l8s:auto_generated.result[16]
result[17] <= mult_l8s:auto_generated.result[17]
result[18] <= mult_l8s:auto_generated.result[18]
result[19] <= mult_l8s:auto_generated.result[19]
result[20] <= mult_l8s:auto_generated.result[20]
result[21] <= mult_l8s:auto_generated.result[21]
result[22] <= mult_l8s:auto_generated.result[22]
result[23] <= mult_l8s:auto_generated.result[23]
result[24] <= mult_l8s:auto_generated.result[24]
result[25] <= mult_l8s:auto_generated.result[25]
result[26] <= mult_l8s:auto_generated.result[26]
result[27] <= mult_l8s:auto_generated.result[27]
result[28] <= mult_l8s:auto_generated.result[28]
result[29] <= mult_l8s:auto_generated.result[29]
result[30] <= mult_l8s:auto_generated.result[30]
result[31] <= mult_l8s:auto_generated.result[31]
result[32] <= mult_l8s:auto_generated.result[32]
result[33] <= mult_l8s:auto_generated.result[33]
result[34] <= mult_l8s:auto_generated.result[34]
result[35] <= mult_l8s:auto_generated.result[35]
result[36] <= mult_l8s:auto_generated.result[36]
result[37] <= mult_l8s:auto_generated.result[37]
result[38] <= mult_l8s:auto_generated.result[38]
result[39] <= mult_l8s:auto_generated.result[39]
result[40] <= mult_l8s:auto_generated.result[40]
result[41] <= mult_l8s:auto_generated.result[41]
result[42] <= mult_l8s:auto_generated.result[42]
result[43] <= mult_l8s:auto_generated.result[43]
result[44] <= mult_l8s:auto_generated.result[44]
result[45] <= mult_l8s:auto_generated.result[45]
result[46] <= mult_l8s:auto_generated.result[46]
result[47] <= mult_l8s:auto_generated.result[47]
result[48] <= mult_l8s:auto_generated.result[48]
result[49] <= mult_l8s:auto_generated.result[49]
result[50] <= mult_l8s:auto_generated.result[50]


|top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_bnm:fpu_div_altfp_div_bnm_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
clken => mac_out2.ENA
clken => mac_out4.ENA
clock => mac_out2.CLK
clock => mac_out4.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult3.DATAA
dataa[19] => mac_mult3.DATAA1
dataa[20] => mac_mult3.DATAA2
dataa[21] => mac_mult3.DATAA3
dataa[22] => mac_mult3.DATAA4
dataa[23] => mac_mult3.DATAA5
dataa[24] => mac_mult3.DATAA6
dataa[25] => mac_mult3.DATAA7
dataa[26] => mac_mult3.DATAA8
dataa[27] => mac_mult3.DATAA9
dataa[28] => mac_mult3.DATAA10
dataa[29] => mac_mult3.DATAA11
dataa[30] => mac_mult3.DATAA12
dataa[31] => mac_mult3.DATAA13
dataa[32] => mac_mult3.DATAA14
dataa[33] => mac_mult3.DATAA15
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult3.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult3.DATAB16
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft8a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft8a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft8a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft8a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft8a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
aeb <= fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component.aeb
alb <= fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component.alb
aleb <= fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component.aleb


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component
aclr => out_aleb_w_dffe3.ACLR
aclr => out_alb_w_dffe3.ACLR
aclr => out_aeb_w_dffe3.ACLR
aeb <= out_aeb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
alb <= out_alb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
aleb <= out_aleb_w_dffe3.DB_MAX_OUTPUT_PORT_TYPE
clk_en => out_aleb_w_dffe3.ENA
clk_en => out_aeb_w_dffe3.ENA
clk_en => out_alb_w_dffe3.ENA
clock => out_aleb_w_dffe3.CLK
clock => out_alb_w_dffe3.CLK
clock => out_aeb_w_dffe3.CLK
dataa[0] => aligned_dataa_w[0].IN1
dataa[1] => aligned_dataa_w[1].IN1
dataa[2] => aligned_dataa_w[2].IN1
dataa[3] => aligned_dataa_w[3].IN1
dataa[4] => aligned_dataa_w[4].IN1
dataa[5] => aligned_dataa_w[5].IN1
dataa[6] => aligned_dataa_w[6].IN1
dataa[7] => aligned_dataa_w[7].IN1
dataa[8] => aligned_dataa_w[8].IN1
dataa[9] => aligned_dataa_w[9].IN1
dataa[10] => aligned_dataa_w[10].IN1
dataa[11] => aligned_dataa_w[11].IN1
dataa[12] => aligned_dataa_w[12].IN1
dataa[13] => aligned_dataa_w[13].IN1
dataa[14] => aligned_dataa_w[14].IN1
dataa[15] => aligned_dataa_w[15].IN1
dataa[16] => aligned_dataa_w[16].IN1
dataa[17] => aligned_dataa_w[17].IN1
dataa[18] => aligned_dataa_w[18].IN1
dataa[19] => aligned_dataa_w[19].IN1
dataa[20] => aligned_dataa_w[20].IN1
dataa[21] => aligned_dataa_w[21].IN1
dataa[22] => aligned_dataa_w[22].IN1
dataa[23] => exp_a_not_zero_w[0].IN1
dataa[24] => aligned_dataa_w[24].IN1
dataa[25] => aligned_dataa_w[25].IN1
dataa[26] => aligned_dataa_w[26].IN1
dataa[27] => aligned_dataa_w[27].IN1
dataa[28] => aligned_dataa_w[28].IN1
dataa[29] => aligned_dataa_w[29].IN1
dataa[30] => aligned_dataa_w[30].IN1
dataa[31] => aligned_dataa_sign_adjusted_dffe2_wi.IN1
datab[0] => aligned_datab_w[0].IN1
datab[1] => aligned_datab_w[1].IN1
datab[2] => aligned_datab_w[2].IN1
datab[3] => aligned_datab_w[3].IN1
datab[4] => aligned_datab_w[4].IN1
datab[5] => aligned_datab_w[5].IN1
datab[6] => aligned_datab_w[6].IN1
datab[7] => aligned_datab_w[7].IN1
datab[8] => aligned_datab_w[8].IN1
datab[9] => aligned_datab_w[9].IN1
datab[10] => aligned_datab_w[10].IN1
datab[11] => aligned_datab_w[11].IN1
datab[12] => aligned_datab_w[12].IN1
datab[13] => aligned_datab_w[13].IN1
datab[14] => aligned_datab_w[14].IN1
datab[15] => aligned_datab_w[15].IN1
datab[16] => aligned_datab_w[16].IN1
datab[17] => aligned_datab_w[17].IN1
datab[18] => aligned_datab_w[18].IN1
datab[19] => aligned_datab_w[19].IN1
datab[20] => aligned_datab_w[20].IN1
datab[21] => aligned_datab_w[21].IN1
datab[22] => aligned_datab_w[22].IN1
datab[23] => exp_b_not_zero_w[0].IN1
datab[24] => aligned_datab_w[24].IN1
datab[25] => aligned_datab_w[25].IN1
datab[26] => aligned_datab_w[26].IN1
datab[27] => aligned_datab_w[27].IN1
datab[28] => aligned_datab_w[28].IN1
datab[29] => aligned_datab_w[29].IN1
datab[30] => aligned_datab_w[30].IN1
datab[31] => aligned_datab_sign_adjusted_dffe2_wi.IN1


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1
dataa[0] => cmpr_nrg:auto_generated.dataa[0]
dataa[1] => cmpr_nrg:auto_generated.dataa[1]
dataa[2] => cmpr_nrg:auto_generated.dataa[2]
dataa[3] => cmpr_nrg:auto_generated.dataa[3]
dataa[4] => cmpr_nrg:auto_generated.dataa[4]
dataa[5] => cmpr_nrg:auto_generated.dataa[5]
dataa[6] => cmpr_nrg:auto_generated.dataa[6]
dataa[7] => cmpr_nrg:auto_generated.dataa[7]
datab[0] => cmpr_nrg:auto_generated.datab[0]
datab[1] => cmpr_nrg:auto_generated.datab[1]
datab[2] => cmpr_nrg:auto_generated.datab[2]
datab[3] => cmpr_nrg:auto_generated.datab[3]
datab[4] => cmpr_nrg:auto_generated.datab[4]
datab[5] => cmpr_nrg:auto_generated.datab[5]
datab[6] => cmpr_nrg:auto_generated.datab[6]
datab[7] => cmpr_nrg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_nrg:auto_generated.aeb
agb <= cmpr_nrg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2
dataa[0] => cmpr_nrg:auto_generated.dataa[0]
dataa[1] => cmpr_nrg:auto_generated.dataa[1]
dataa[2] => cmpr_nrg:auto_generated.dataa[2]
dataa[3] => cmpr_nrg:auto_generated.dataa[3]
dataa[4] => cmpr_nrg:auto_generated.dataa[4]
dataa[5] => cmpr_nrg:auto_generated.dataa[5]
dataa[6] => cmpr_nrg:auto_generated.dataa[6]
dataa[7] => cmpr_nrg:auto_generated.dataa[7]
datab[0] => cmpr_nrg:auto_generated.datab[0]
datab[1] => cmpr_nrg:auto_generated.datab[1]
datab[2] => cmpr_nrg:auto_generated.datab[2]
datab[3] => cmpr_nrg:auto_generated.datab[3]
datab[4] => cmpr_nrg:auto_generated.datab[4]
datab[5] => cmpr_nrg:auto_generated.datab[5]
datab[6] => cmpr_nrg:auto_generated.datab[6]
datab[7] => cmpr_nrg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_nrg:auto_generated.aeb
agb <= cmpr_nrg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr2|cmpr_nrg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3
dataa[0] => cmpr_nrg:auto_generated.dataa[0]
dataa[1] => cmpr_nrg:auto_generated.dataa[1]
dataa[2] => cmpr_nrg:auto_generated.dataa[2]
dataa[3] => cmpr_nrg:auto_generated.dataa[3]
dataa[4] => cmpr_nrg:auto_generated.dataa[4]
dataa[5] => cmpr_nrg:auto_generated.dataa[5]
dataa[6] => cmpr_nrg:auto_generated.dataa[6]
dataa[7] => cmpr_nrg:auto_generated.dataa[7]
datab[0] => cmpr_nrg:auto_generated.datab[0]
datab[1] => cmpr_nrg:auto_generated.datab[1]
datab[2] => cmpr_nrg:auto_generated.datab[2]
datab[3] => cmpr_nrg:auto_generated.datab[3]
datab[4] => cmpr_nrg:auto_generated.datab[4]
datab[5] => cmpr_nrg:auto_generated.datab[5]
datab[6] => cmpr_nrg:auto_generated.datab[6]
datab[7] => cmpr_nrg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_nrg:auto_generated.aeb
agb <= cmpr_nrg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr3|cmpr_nrg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4
dataa[0] => cmpr_mrg:auto_generated.dataa[0]
dataa[1] => cmpr_mrg:auto_generated.dataa[1]
dataa[2] => cmpr_mrg:auto_generated.dataa[2]
dataa[3] => cmpr_mrg:auto_generated.dataa[3]
dataa[4] => cmpr_mrg:auto_generated.dataa[4]
dataa[5] => cmpr_mrg:auto_generated.dataa[5]
dataa[6] => cmpr_mrg:auto_generated.dataa[6]
datab[0] => cmpr_mrg:auto_generated.datab[0]
datab[1] => cmpr_mrg:auto_generated.datab[1]
datab[2] => cmpr_mrg:auto_generated.datab[2]
datab[3] => cmpr_mrg:auto_generated.datab[3]
datab[4] => cmpr_mrg:auto_generated.datab[4]
datab[5] => cmpr_mrg:auto_generated.datab[5]
datab[6] => cmpr_mrg:auto_generated.datab[6]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mrg:auto_generated.aeb
agb <= cmpr_mrg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_0uc:fpu_compare_altfp_compare_0uc_component|lpm_compare:cmpr4|cmpr_mrg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN14
dataa[1] => _.IN0
dataa[1] => op_1.IN12
dataa[2] => _.IN0
dataa[2] => op_1.IN10
dataa[3] => _.IN0
dataa[3] => op_1.IN8
dataa[4] => _.IN0
dataa[4] => op_1.IN6
dataa[5] => _.IN0
dataa[5] => op_1.IN4
dataa[6] => _.IN0
dataa[6] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN13
datab[1] => _.IN1
datab[1] => op_1.IN11
datab[2] => _.IN1
datab[2] => op_1.IN9
datab[3] => _.IN1
datab[3] => op_1.IN7
datab[4] => _.IN1
datab[4] => op_1.IN5
datab[5] => _.IN1
datab[5] => op_1.IN3
datab[6] => _.IN1
datab[6] => op_1.IN1


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
nan <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.nan
overflow <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.overflow
result[0] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[1] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[2] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[3] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[4] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[5] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[6] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[7] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[8] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[9] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[10] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[11] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[12] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[13] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[14] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[15] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[16] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[17] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[18] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[19] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[20] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[21] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[22] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[23] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[24] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[25] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[26] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[27] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[28] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[29] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[30] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
result[31] <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.result
zero <= fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
data[0] => man_in_ff[0].DATAIN
data[1] => man_in_ff[1].DATAIN
data[2] => man_in_ff[2].DATAIN
data[3] => man_in_ff[3].DATAIN
data[4] => man_in_ff[4].DATAIN
data[5] => man_in_ff[5].DATAIN
data[6] => man_in_ff[6].DATAIN
data[7] => man_in_ff[7].DATAIN
data[8] => man_in_ff[8].DATAIN
data[9] => man_in_ff[9].DATAIN
data[10] => man_in_ff[10].DATAIN
data[11] => man_in_ff[11].DATAIN
data[12] => man_in_ff[12].DATAIN
data[13] => man_in_ff[13].DATAIN
data[14] => man_in_ff[14].DATAIN
data[15] => man_in_ff[15].DATAIN
data[16] => man_in_ff[16].DATAIN
data[17] => man_in_ff[17].DATAIN
data[18] => man_in_ff[18].DATAIN
data[19] => man_in_ff[19].DATAIN
data[20] => man_in_ff[20].DATAIN
data[21] => man_in_ff[21].DATAIN
data[22] => man_in_ff[22].DATAIN
data[23] => exp_in_ff.DATAB
data[24] => exp_in_ff.DATAB
data[25] => exp_in_ff.DATAB
data[26] => exp_in_ff.DATAB
data[27] => exp_in_ff.DATAB
data[28] => exp_in_ff.DATAB
data[29] => exp_in_ff.DATAB
data[30] => exp_in_ff.DATAB
data[31] => sign_node_ff0[0].DATAIN
nan <= nan_man_ff13[0].DB_MAX_OUTPUT_PORT_TYPE
overflow <= infinity_ff13[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff15[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero_ff.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2
aclr => rad_ff9c[0].ACLR
aclr => rad_ff9c[1].ACLR
aclr => rad_ff9c[2].ACLR
aclr => rad_ff9c[3].ACLR
aclr => rad_ff9c[4].ACLR
aclr => rad_ff9c[5].ACLR
aclr => rad_ff9c[6].ACLR
aclr => rad_ff9c[7].ACLR
aclr => rad_ff9c[8].ACLR
aclr => rad_ff9c[9].ACLR
aclr => rad_ff9c[10].ACLR
aclr => rad_ff9c[11].ACLR
aclr => rad_ff9c[12].ACLR
aclr => rad_ff9c[13].ACLR
aclr => rad_ff9c[14].ACLR
aclr => rad_ff9c[15].ACLR
aclr => rad_ff9c[16].ACLR
aclr => rad_ff7c[0].ACLR
aclr => rad_ff7c[1].ACLR
aclr => rad_ff7c[2].ACLR
aclr => rad_ff7c[3].ACLR
aclr => rad_ff7c[4].ACLR
aclr => rad_ff7c[5].ACLR
aclr => rad_ff7c[6].ACLR
aclr => rad_ff7c[7].ACLR
aclr => rad_ff7c[8].ACLR
aclr => rad_ff7c[9].ACLR
aclr => rad_ff7c[10].ACLR
aclr => rad_ff7c[11].ACLR
aclr => rad_ff7c[12].ACLR
aclr => rad_ff7c[13].ACLR
aclr => rad_ff7c[14].ACLR
aclr => rad_ff7c[15].ACLR
aclr => rad_ff7c[16].ACLR
aclr => rad_ff7c[17].ACLR
aclr => rad_ff7c[18].ACLR
aclr => rad_ff5c[0].ACLR
aclr => rad_ff5c[1].ACLR
aclr => rad_ff5c[2].ACLR
aclr => rad_ff5c[3].ACLR
aclr => rad_ff5c[4].ACLR
aclr => rad_ff5c[5].ACLR
aclr => rad_ff5c[6].ACLR
aclr => rad_ff5c[7].ACLR
aclr => rad_ff5c[8].ACLR
aclr => rad_ff5c[9].ACLR
aclr => rad_ff5c[10].ACLR
aclr => rad_ff5c[11].ACLR
aclr => rad_ff5c[12].ACLR
aclr => rad_ff5c[13].ACLR
aclr => rad_ff5c[14].ACLR
aclr => rad_ff5c[15].ACLR
aclr => rad_ff5c[16].ACLR
aclr => rad_ff5c[17].ACLR
aclr => rad_ff5c[18].ACLR
aclr => rad_ff5c[19].ACLR
aclr => rad_ff5c[20].ACLR
aclr => rad_ff3c[0].ACLR
aclr => rad_ff3c[1].ACLR
aclr => rad_ff3c[2].ACLR
aclr => rad_ff3c[3].ACLR
aclr => rad_ff3c[4].ACLR
aclr => rad_ff3c[5].ACLR
aclr => rad_ff3c[6].ACLR
aclr => rad_ff3c[7].ACLR
aclr => rad_ff3c[8].ACLR
aclr => rad_ff3c[9].ACLR
aclr => rad_ff3c[10].ACLR
aclr => rad_ff3c[11].ACLR
aclr => rad_ff3c[12].ACLR
aclr => rad_ff3c[13].ACLR
aclr => rad_ff3c[14].ACLR
aclr => rad_ff3c[15].ACLR
aclr => rad_ff3c[16].ACLR
aclr => rad_ff3c[17].ACLR
aclr => rad_ff3c[18].ACLR
aclr => rad_ff3c[19].ACLR
aclr => rad_ff3c[20].ACLR
aclr => rad_ff3c[21].ACLR
aclr => rad_ff3c[22].ACLR
aclr => rad_ff23c[0].ACLR
aclr => rad_ff23c[1].ACLR
aclr => rad_ff23c[2].ACLR
aclr => rad_ff23c[3].ACLR
aclr => rad_ff23c[4].ACLR
aclr => rad_ff23c[5].ACLR
aclr => rad_ff23c[6].ACLR
aclr => rad_ff23c[7].ACLR
aclr => rad_ff23c[8].ACLR
aclr => rad_ff23c[9].ACLR
aclr => rad_ff23c[10].ACLR
aclr => rad_ff23c[11].ACLR
aclr => rad_ff23c[12].ACLR
aclr => rad_ff23c[13].ACLR
aclr => rad_ff23c[14].ACLR
aclr => rad_ff23c[15].ACLR
aclr => rad_ff23c[16].ACLR
aclr => rad_ff23c[17].ACLR
aclr => rad_ff23c[18].ACLR
aclr => rad_ff23c[19].ACLR
aclr => rad_ff23c[20].ACLR
aclr => rad_ff23c[21].ACLR
aclr => rad_ff23c[22].ACLR
aclr => rad_ff21c[0].ACLR
aclr => rad_ff21c[1].ACLR
aclr => rad_ff21c[2].ACLR
aclr => rad_ff21c[3].ACLR
aclr => rad_ff21c[4].ACLR
aclr => rad_ff21c[5].ACLR
aclr => rad_ff21c[6].ACLR
aclr => rad_ff21c[7].ACLR
aclr => rad_ff21c[8].ACLR
aclr => rad_ff21c[9].ACLR
aclr => rad_ff21c[10].ACLR
aclr => rad_ff21c[11].ACLR
aclr => rad_ff21c[12].ACLR
aclr => rad_ff21c[13].ACLR
aclr => rad_ff21c[14].ACLR
aclr => rad_ff21c[15].ACLR
aclr => rad_ff21c[16].ACLR
aclr => rad_ff21c[17].ACLR
aclr => rad_ff21c[18].ACLR
aclr => rad_ff21c[19].ACLR
aclr => rad_ff21c[20].ACLR
aclr => rad_ff1c[0].ACLR
aclr => rad_ff1c[1].ACLR
aclr => rad_ff1c[2].ACLR
aclr => rad_ff1c[3].ACLR
aclr => rad_ff1c[4].ACLR
aclr => rad_ff1c[5].ACLR
aclr => rad_ff1c[6].ACLR
aclr => rad_ff1c[7].ACLR
aclr => rad_ff1c[8].ACLR
aclr => rad_ff1c[9].ACLR
aclr => rad_ff1c[10].ACLR
aclr => rad_ff1c[11].ACLR
aclr => rad_ff1c[12].ACLR
aclr => rad_ff1c[13].ACLR
aclr => rad_ff1c[14].ACLR
aclr => rad_ff1c[15].ACLR
aclr => rad_ff1c[16].ACLR
aclr => rad_ff1c[17].ACLR
aclr => rad_ff1c[18].ACLR
aclr => rad_ff1c[19].ACLR
aclr => rad_ff1c[20].ACLR
aclr => rad_ff1c[21].ACLR
aclr => rad_ff1c[22].ACLR
aclr => rad_ff1c[23].ACLR
aclr => rad_ff1c[24].ACLR
aclr => rad_ff19c[0].ACLR
aclr => rad_ff19c[1].ACLR
aclr => rad_ff19c[2].ACLR
aclr => rad_ff19c[3].ACLR
aclr => rad_ff19c[4].ACLR
aclr => rad_ff19c[5].ACLR
aclr => rad_ff19c[6].ACLR
aclr => rad_ff19c[7].ACLR
aclr => rad_ff19c[8].ACLR
aclr => rad_ff19c[9].ACLR
aclr => rad_ff19c[10].ACLR
aclr => rad_ff19c[11].ACLR
aclr => rad_ff19c[12].ACLR
aclr => rad_ff19c[13].ACLR
aclr => rad_ff19c[14].ACLR
aclr => rad_ff19c[15].ACLR
aclr => rad_ff19c[16].ACLR
aclr => rad_ff19c[17].ACLR
aclr => rad_ff19c[18].ACLR
aclr => rad_ff17c[0].ACLR
aclr => rad_ff17c[1].ACLR
aclr => rad_ff17c[2].ACLR
aclr => rad_ff17c[3].ACLR
aclr => rad_ff17c[4].ACLR
aclr => rad_ff17c[5].ACLR
aclr => rad_ff17c[6].ACLR
aclr => rad_ff17c[7].ACLR
aclr => rad_ff17c[8].ACLR
aclr => rad_ff17c[9].ACLR
aclr => rad_ff17c[10].ACLR
aclr => rad_ff17c[11].ACLR
aclr => rad_ff17c[12].ACLR
aclr => rad_ff17c[13].ACLR
aclr => rad_ff17c[14].ACLR
aclr => rad_ff17c[15].ACLR
aclr => rad_ff17c[16].ACLR
aclr => rad_ff15c[0].ACLR
aclr => rad_ff15c[1].ACLR
aclr => rad_ff15c[2].ACLR
aclr => rad_ff15c[3].ACLR
aclr => rad_ff15c[4].ACLR
aclr => rad_ff15c[5].ACLR
aclr => rad_ff15c[6].ACLR
aclr => rad_ff15c[7].ACLR
aclr => rad_ff15c[8].ACLR
aclr => rad_ff15c[9].ACLR
aclr => rad_ff15c[10].ACLR
aclr => rad_ff15c[11].ACLR
aclr => rad_ff15c[12].ACLR
aclr => rad_ff15c[13].ACLR
aclr => rad_ff15c[14].ACLR
aclr => rad_ff13c[0].ACLR
aclr => rad_ff13c[1].ACLR
aclr => rad_ff13c[2].ACLR
aclr => rad_ff13c[3].ACLR
aclr => rad_ff13c[4].ACLR
aclr => rad_ff13c[5].ACLR
aclr => rad_ff13c[6].ACLR
aclr => rad_ff13c[7].ACLR
aclr => rad_ff13c[8].ACLR
aclr => rad_ff13c[9].ACLR
aclr => rad_ff13c[10].ACLR
aclr => rad_ff13c[11].ACLR
aclr => rad_ff13c[12].ACLR
aclr => rad_ff11c[0].ACLR
aclr => rad_ff11c[1].ACLR
aclr => rad_ff11c[2].ACLR
aclr => rad_ff11c[3].ACLR
aclr => rad_ff11c[4].ACLR
aclr => rad_ff11c[5].ACLR
aclr => rad_ff11c[6].ACLR
aclr => rad_ff11c[7].ACLR
aclr => rad_ff11c[8].ACLR
aclr => rad_ff11c[9].ACLR
aclr => rad_ff11c[10].ACLR
aclr => rad_ff11c[11].ACLR
aclr => rad_ff11c[12].ACLR
aclr => rad_ff11c[13].ACLR
aclr => rad_ff11c[14].ACLR
aclr => q_ff9c[0].ACLR
aclr => q_ff9c[1].ACLR
aclr => q_ff9c[2].ACLR
aclr => q_ff9c[3].ACLR
aclr => q_ff9c[4].ACLR
aclr => q_ff9c[5].ACLR
aclr => q_ff9c[6].ACLR
aclr => q_ff9c[7].ACLR
aclr => q_ff9c[8].ACLR
aclr => q_ff9c[9].ACLR
aclr => q_ff9c[10].ACLR
aclr => q_ff9c[11].ACLR
aclr => q_ff7c[0].ACLR
aclr => q_ff7c[1].ACLR
aclr => q_ff7c[2].ACLR
aclr => q_ff7c[3].ACLR
aclr => q_ff7c[4].ACLR
aclr => q_ff7c[5].ACLR
aclr => q_ff7c[6].ACLR
aclr => q_ff7c[7].ACLR
aclr => q_ff7c[8].ACLR
aclr => q_ff7c[9].ACLR
aclr => q_ff5c[0].ACLR
aclr => q_ff5c[1].ACLR
aclr => q_ff5c[2].ACLR
aclr => q_ff5c[3].ACLR
aclr => q_ff5c[4].ACLR
aclr => q_ff5c[5].ACLR
aclr => q_ff5c[6].ACLR
aclr => q_ff5c[7].ACLR
aclr => q_ff3c[0].ACLR
aclr => q_ff3c[1].ACLR
aclr => q_ff3c[2].ACLR
aclr => q_ff3c[3].ACLR
aclr => q_ff3c[4].ACLR
aclr => q_ff3c[5].ACLR
aclr => q_ff23c[0].ACLR
aclr => q_ff23c[1].ACLR
aclr => q_ff23c[2].ACLR
aclr => q_ff23c[3].ACLR
aclr => q_ff23c[4].ACLR
aclr => q_ff23c[5].ACLR
aclr => q_ff23c[6].ACLR
aclr => q_ff23c[7].ACLR
aclr => q_ff23c[8].ACLR
aclr => q_ff23c[9].ACLR
aclr => q_ff23c[10].ACLR
aclr => q_ff23c[11].ACLR
aclr => q_ff23c[12].ACLR
aclr => q_ff21c[0].ACLR
aclr => q_ff21c[1].ACLR
aclr => q_ff21c[2].ACLR
aclr => q_ff21c[3].ACLR
aclr => q_ff21c[4].ACLR
aclr => q_ff21c[5].ACLR
aclr => q_ff21c[6].ACLR
aclr => q_ff21c[7].ACLR
aclr => q_ff21c[8].ACLR
aclr => q_ff21c[9].ACLR
aclr => q_ff21c[10].ACLR
aclr => q_ff21c[11].ACLR
aclr => q_ff21c[12].ACLR
aclr => q_ff21c[13].ACLR
aclr => q_ff21c[14].ACLR
aclr => q_ff21c[15].ACLR
aclr => q_ff21c[16].ACLR
aclr => q_ff21c[17].ACLR
aclr => q_ff21c[18].ACLR
aclr => q_ff21c[19].ACLR
aclr => q_ff21c[20].ACLR
aclr => q_ff21c[21].ACLR
aclr => q_ff21c[22].ACLR
aclr => q_ff21c[23].ACLR
aclr => q_ff1c[0].ACLR
aclr => q_ff1c[1].ACLR
aclr => q_ff1c[2].ACLR
aclr => q_ff1c[3].ACLR
aclr => q_ff19c[0].ACLR
aclr => q_ff19c[1].ACLR
aclr => q_ff19c[2].ACLR
aclr => q_ff19c[3].ACLR
aclr => q_ff19c[4].ACLR
aclr => q_ff19c[5].ACLR
aclr => q_ff19c[6].ACLR
aclr => q_ff19c[7].ACLR
aclr => q_ff19c[8].ACLR
aclr => q_ff19c[9].ACLR
aclr => q_ff19c[10].ACLR
aclr => q_ff19c[11].ACLR
aclr => q_ff19c[12].ACLR
aclr => q_ff19c[13].ACLR
aclr => q_ff19c[14].ACLR
aclr => q_ff19c[15].ACLR
aclr => q_ff19c[16].ACLR
aclr => q_ff19c[17].ACLR
aclr => q_ff19c[18].ACLR
aclr => q_ff19c[19].ACLR
aclr => q_ff19c[20].ACLR
aclr => q_ff19c[21].ACLR
aclr => q_ff17c[0].ACLR
aclr => q_ff17c[1].ACLR
aclr => q_ff17c[2].ACLR
aclr => q_ff17c[3].ACLR
aclr => q_ff17c[4].ACLR
aclr => q_ff17c[5].ACLR
aclr => q_ff17c[6].ACLR
aclr => q_ff17c[7].ACLR
aclr => q_ff17c[8].ACLR
aclr => q_ff17c[9].ACLR
aclr => q_ff17c[10].ACLR
aclr => q_ff17c[11].ACLR
aclr => q_ff17c[12].ACLR
aclr => q_ff17c[13].ACLR
aclr => q_ff17c[14].ACLR
aclr => q_ff17c[15].ACLR
aclr => q_ff17c[16].ACLR
aclr => q_ff17c[17].ACLR
aclr => q_ff17c[18].ACLR
aclr => q_ff17c[19].ACLR
aclr => q_ff15c[0].ACLR
aclr => q_ff15c[1].ACLR
aclr => q_ff15c[2].ACLR
aclr => q_ff15c[3].ACLR
aclr => q_ff15c[4].ACLR
aclr => q_ff15c[5].ACLR
aclr => q_ff15c[6].ACLR
aclr => q_ff15c[7].ACLR
aclr => q_ff15c[8].ACLR
aclr => q_ff15c[9].ACLR
aclr => q_ff15c[10].ACLR
aclr => q_ff15c[11].ACLR
aclr => q_ff15c[12].ACLR
aclr => q_ff15c[13].ACLR
aclr => q_ff15c[14].ACLR
aclr => q_ff15c[15].ACLR
aclr => q_ff15c[16].ACLR
aclr => q_ff15c[17].ACLR
aclr => q_ff13c[0].ACLR
aclr => q_ff13c[1].ACLR
aclr => q_ff13c[2].ACLR
aclr => q_ff13c[3].ACLR
aclr => q_ff13c[4].ACLR
aclr => q_ff13c[5].ACLR
aclr => q_ff13c[6].ACLR
aclr => q_ff13c[7].ACLR
aclr => q_ff13c[8].ACLR
aclr => q_ff13c[9].ACLR
aclr => q_ff13c[10].ACLR
aclr => q_ff13c[11].ACLR
aclr => q_ff13c[12].ACLR
aclr => q_ff13c[13].ACLR
aclr => q_ff13c[14].ACLR
aclr => q_ff13c[15].ACLR
aclr => q_ff11c[0].ACLR
aclr => q_ff11c[1].ACLR
aclr => q_ff11c[2].ACLR
aclr => q_ff11c[3].ACLR
aclr => q_ff11c[4].ACLR
aclr => q_ff11c[5].ACLR
aclr => q_ff11c[6].ACLR
aclr => q_ff11c[7].ACLR
aclr => q_ff11c[8].ACLR
aclr => q_ff11c[9].ACLR
aclr => q_ff11c[10].ACLR
aclr => q_ff11c[11].ACLR
aclr => q_ff11c[12].ACLR
aclr => q_ff11c[13].ACLR
aclr => q_ff0c[0].ACLR
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff11c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff13c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff15c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff17c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff19c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff1c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff21c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff23c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff3c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff5c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff7c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => rad_ff9c.OUTPUTSELECT
clken => q_ff0c[0].ENA
clken => q_ff11c[13].ENA
clken => q_ff11c[12].ENA
clken => q_ff11c[11].ENA
clken => q_ff11c[10].ENA
clken => q_ff11c[9].ENA
clken => q_ff11c[8].ENA
clken => q_ff11c[7].ENA
clken => q_ff11c[6].ENA
clken => q_ff11c[5].ENA
clken => q_ff11c[4].ENA
clken => q_ff11c[3].ENA
clken => q_ff11c[2].ENA
clken => q_ff11c[1].ENA
clken => q_ff11c[0].ENA
clken => q_ff13c[15].ENA
clken => q_ff13c[14].ENA
clken => q_ff13c[13].ENA
clken => q_ff13c[12].ENA
clken => q_ff13c[11].ENA
clken => q_ff13c[10].ENA
clken => q_ff13c[9].ENA
clken => q_ff13c[8].ENA
clken => q_ff13c[7].ENA
clken => q_ff13c[6].ENA
clken => q_ff13c[5].ENA
clken => q_ff13c[4].ENA
clken => q_ff13c[3].ENA
clken => q_ff13c[2].ENA
clken => q_ff13c[1].ENA
clken => q_ff13c[0].ENA
clken => q_ff15c[17].ENA
clken => q_ff15c[16].ENA
clken => q_ff15c[15].ENA
clken => q_ff15c[14].ENA
clken => q_ff15c[13].ENA
clken => q_ff15c[12].ENA
clken => q_ff15c[11].ENA
clken => q_ff15c[10].ENA
clken => q_ff15c[9].ENA
clken => q_ff15c[8].ENA
clken => q_ff15c[7].ENA
clken => q_ff15c[6].ENA
clken => q_ff15c[5].ENA
clken => q_ff15c[4].ENA
clken => q_ff15c[3].ENA
clken => q_ff15c[2].ENA
clken => q_ff15c[1].ENA
clken => q_ff15c[0].ENA
clken => q_ff17c[19].ENA
clken => q_ff17c[18].ENA
clken => q_ff17c[17].ENA
clken => q_ff17c[16].ENA
clken => q_ff17c[15].ENA
clken => q_ff17c[14].ENA
clken => q_ff17c[13].ENA
clken => q_ff17c[12].ENA
clken => q_ff17c[11].ENA
clken => q_ff17c[10].ENA
clken => q_ff17c[9].ENA
clken => q_ff17c[8].ENA
clken => q_ff17c[7].ENA
clken => q_ff17c[6].ENA
clken => q_ff17c[5].ENA
clken => q_ff17c[4].ENA
clken => q_ff17c[3].ENA
clken => q_ff17c[2].ENA
clken => q_ff17c[1].ENA
clken => q_ff17c[0].ENA
clken => q_ff19c[21].ENA
clken => q_ff19c[20].ENA
clken => q_ff19c[19].ENA
clken => q_ff19c[18].ENA
clken => q_ff19c[17].ENA
clken => q_ff19c[16].ENA
clken => q_ff19c[15].ENA
clken => q_ff19c[14].ENA
clken => q_ff19c[13].ENA
clken => q_ff19c[12].ENA
clken => q_ff19c[11].ENA
clken => q_ff19c[10].ENA
clken => q_ff19c[9].ENA
clken => q_ff19c[8].ENA
clken => q_ff19c[7].ENA
clken => q_ff19c[6].ENA
clken => q_ff19c[5].ENA
clken => q_ff19c[4].ENA
clken => q_ff19c[3].ENA
clken => q_ff19c[2].ENA
clken => q_ff19c[1].ENA
clken => q_ff19c[0].ENA
clken => q_ff1c[3].ENA
clken => q_ff1c[2].ENA
clken => q_ff1c[1].ENA
clken => q_ff1c[0].ENA
clken => q_ff21c[23].ENA
clken => q_ff21c[22].ENA
clken => q_ff21c[21].ENA
clken => q_ff21c[20].ENA
clken => q_ff21c[19].ENA
clken => q_ff21c[18].ENA
clken => q_ff21c[17].ENA
clken => q_ff21c[16].ENA
clken => q_ff21c[15].ENA
clken => q_ff21c[14].ENA
clken => q_ff21c[13].ENA
clken => q_ff21c[12].ENA
clken => q_ff21c[11].ENA
clken => q_ff21c[10].ENA
clken => q_ff21c[9].ENA
clken => q_ff21c[8].ENA
clken => q_ff21c[7].ENA
clken => q_ff21c[6].ENA
clken => q_ff21c[5].ENA
clken => q_ff21c[4].ENA
clken => q_ff21c[3].ENA
clken => q_ff21c[2].ENA
clken => q_ff21c[1].ENA
clken => q_ff21c[0].ENA
clken => q_ff23c[12].ENA
clken => q_ff23c[11].ENA
clken => q_ff23c[10].ENA
clken => q_ff23c[9].ENA
clken => q_ff23c[8].ENA
clken => q_ff23c[7].ENA
clken => q_ff23c[6].ENA
clken => q_ff23c[5].ENA
clken => q_ff23c[4].ENA
clken => q_ff23c[3].ENA
clken => q_ff23c[2].ENA
clken => q_ff23c[1].ENA
clken => q_ff23c[0].ENA
clken => q_ff3c[5].ENA
clken => q_ff3c[4].ENA
clken => q_ff3c[3].ENA
clken => q_ff3c[2].ENA
clken => q_ff3c[1].ENA
clken => q_ff3c[0].ENA
clken => q_ff5c[7].ENA
clken => q_ff5c[6].ENA
clken => q_ff5c[5].ENA
clken => q_ff5c[4].ENA
clken => q_ff5c[3].ENA
clken => q_ff5c[2].ENA
clken => q_ff5c[1].ENA
clken => q_ff5c[0].ENA
clken => q_ff7c[9].ENA
clken => q_ff7c[8].ENA
clken => q_ff7c[7].ENA
clken => q_ff7c[6].ENA
clken => q_ff7c[5].ENA
clken => q_ff7c[4].ENA
clken => q_ff7c[3].ENA
clken => q_ff7c[2].ENA
clken => q_ff7c[1].ENA
clken => q_ff7c[0].ENA
clken => q_ff9c[11].ENA
clken => q_ff9c[10].ENA
clken => q_ff9c[9].ENA
clken => q_ff9c[8].ENA
clken => q_ff9c[7].ENA
clken => q_ff9c[6].ENA
clken => q_ff9c[5].ENA
clken => q_ff9c[4].ENA
clken => q_ff9c[3].ENA
clken => q_ff9c[2].ENA
clken => q_ff9c[1].ENA
clken => q_ff9c[0].ENA
clken => rad_ff1c[16].ENA
clken => rad_ff1c[15].ENA
clken => rad_ff1c[14].ENA
clken => rad_ff1c[13].ENA
clken => rad_ff1c[12].ENA
clken => rad_ff1c[11].ENA
clken => rad_ff1c[10].ENA
clken => rad_ff1c[9].ENA
clken => rad_ff1c[8].ENA
clken => rad_ff1c[7].ENA
clken => rad_ff1c[6].ENA
clken => rad_ff1c[5].ENA
clken => rad_ff1c[4].ENA
clken => rad_ff1c[3].ENA
clken => rad_ff1c[2].ENA
clken => rad_ff1c[1].ENA
clken => rad_ff1c[0].ENA
clken => rad_ff3c[12].ENA
clken => rad_ff3c[11].ENA
clken => rad_ff3c[10].ENA
clken => rad_ff3c[9].ENA
clken => rad_ff3c[8].ENA
clken => rad_ff3c[7].ENA
clken => rad_ff3c[6].ENA
clken => rad_ff3c[5].ENA
clken => rad_ff3c[4].ENA
clken => rad_ff3c[3].ENA
clken => rad_ff3c[2].ENA
clken => rad_ff3c[1].ENA
clken => rad_ff3c[0].ENA
clken => rad_ff5c[8].ENA
clken => rad_ff5c[7].ENA
clken => rad_ff5c[6].ENA
clken => rad_ff5c[5].ENA
clken => rad_ff5c[4].ENA
clken => rad_ff5c[3].ENA
clken => rad_ff5c[2].ENA
clken => rad_ff5c[1].ENA
clken => rad_ff5c[0].ENA
clken => rad_ff7c[4].ENA
clken => rad_ff7c[3].ENA
clken => rad_ff7c[2].ENA
clken => rad_ff7c[1].ENA
clken => rad_ff7c[0].ENA
clken => rad_ff9c[0].ENA
clock => rad_ff9c[0].CLK
clock => rad_ff9c[1].CLK
clock => rad_ff9c[2].CLK
clock => rad_ff9c[3].CLK
clock => rad_ff9c[4].CLK
clock => rad_ff9c[5].CLK
clock => rad_ff9c[6].CLK
clock => rad_ff9c[7].CLK
clock => rad_ff9c[8].CLK
clock => rad_ff9c[9].CLK
clock => rad_ff9c[10].CLK
clock => rad_ff9c[11].CLK
clock => rad_ff9c[12].CLK
clock => rad_ff9c[13].CLK
clock => rad_ff9c[14].CLK
clock => rad_ff9c[15].CLK
clock => rad_ff9c[16].CLK
clock => rad_ff7c[0].CLK
clock => rad_ff7c[1].CLK
clock => rad_ff7c[2].CLK
clock => rad_ff7c[3].CLK
clock => rad_ff7c[4].CLK
clock => rad_ff7c[5].CLK
clock => rad_ff7c[6].CLK
clock => rad_ff7c[7].CLK
clock => rad_ff7c[8].CLK
clock => rad_ff7c[9].CLK
clock => rad_ff7c[10].CLK
clock => rad_ff7c[11].CLK
clock => rad_ff7c[12].CLK
clock => rad_ff7c[13].CLK
clock => rad_ff7c[14].CLK
clock => rad_ff7c[15].CLK
clock => rad_ff7c[16].CLK
clock => rad_ff7c[17].CLK
clock => rad_ff7c[18].CLK
clock => rad_ff5c[0].CLK
clock => rad_ff5c[1].CLK
clock => rad_ff5c[2].CLK
clock => rad_ff5c[3].CLK
clock => rad_ff5c[4].CLK
clock => rad_ff5c[5].CLK
clock => rad_ff5c[6].CLK
clock => rad_ff5c[7].CLK
clock => rad_ff5c[8].CLK
clock => rad_ff5c[9].CLK
clock => rad_ff5c[10].CLK
clock => rad_ff5c[11].CLK
clock => rad_ff5c[12].CLK
clock => rad_ff5c[13].CLK
clock => rad_ff5c[14].CLK
clock => rad_ff5c[15].CLK
clock => rad_ff5c[16].CLK
clock => rad_ff5c[17].CLK
clock => rad_ff5c[18].CLK
clock => rad_ff5c[19].CLK
clock => rad_ff5c[20].CLK
clock => rad_ff3c[0].CLK
clock => rad_ff3c[1].CLK
clock => rad_ff3c[2].CLK
clock => rad_ff3c[3].CLK
clock => rad_ff3c[4].CLK
clock => rad_ff3c[5].CLK
clock => rad_ff3c[6].CLK
clock => rad_ff3c[7].CLK
clock => rad_ff3c[8].CLK
clock => rad_ff3c[9].CLK
clock => rad_ff3c[10].CLK
clock => rad_ff3c[11].CLK
clock => rad_ff3c[12].CLK
clock => rad_ff3c[13].CLK
clock => rad_ff3c[14].CLK
clock => rad_ff3c[15].CLK
clock => rad_ff3c[16].CLK
clock => rad_ff3c[17].CLK
clock => rad_ff3c[18].CLK
clock => rad_ff3c[19].CLK
clock => rad_ff3c[20].CLK
clock => rad_ff3c[21].CLK
clock => rad_ff3c[22].CLK
clock => rad_ff23c[0].CLK
clock => rad_ff23c[1].CLK
clock => rad_ff23c[2].CLK
clock => rad_ff23c[3].CLK
clock => rad_ff23c[4].CLK
clock => rad_ff23c[5].CLK
clock => rad_ff23c[6].CLK
clock => rad_ff23c[7].CLK
clock => rad_ff23c[8].CLK
clock => rad_ff23c[9].CLK
clock => rad_ff23c[10].CLK
clock => rad_ff23c[11].CLK
clock => rad_ff23c[12].CLK
clock => rad_ff23c[13].CLK
clock => rad_ff23c[14].CLK
clock => rad_ff23c[15].CLK
clock => rad_ff23c[16].CLK
clock => rad_ff23c[17].CLK
clock => rad_ff23c[18].CLK
clock => rad_ff23c[19].CLK
clock => rad_ff23c[20].CLK
clock => rad_ff23c[21].CLK
clock => rad_ff23c[22].CLK
clock => rad_ff21c[0].CLK
clock => rad_ff21c[1].CLK
clock => rad_ff21c[2].CLK
clock => rad_ff21c[3].CLK
clock => rad_ff21c[4].CLK
clock => rad_ff21c[5].CLK
clock => rad_ff21c[6].CLK
clock => rad_ff21c[7].CLK
clock => rad_ff21c[8].CLK
clock => rad_ff21c[9].CLK
clock => rad_ff21c[10].CLK
clock => rad_ff21c[11].CLK
clock => rad_ff21c[12].CLK
clock => rad_ff21c[13].CLK
clock => rad_ff21c[14].CLK
clock => rad_ff21c[15].CLK
clock => rad_ff21c[16].CLK
clock => rad_ff21c[17].CLK
clock => rad_ff21c[18].CLK
clock => rad_ff21c[19].CLK
clock => rad_ff21c[20].CLK
clock => rad_ff1c[0].CLK
clock => rad_ff1c[1].CLK
clock => rad_ff1c[2].CLK
clock => rad_ff1c[3].CLK
clock => rad_ff1c[4].CLK
clock => rad_ff1c[5].CLK
clock => rad_ff1c[6].CLK
clock => rad_ff1c[7].CLK
clock => rad_ff1c[8].CLK
clock => rad_ff1c[9].CLK
clock => rad_ff1c[10].CLK
clock => rad_ff1c[11].CLK
clock => rad_ff1c[12].CLK
clock => rad_ff1c[13].CLK
clock => rad_ff1c[14].CLK
clock => rad_ff1c[15].CLK
clock => rad_ff1c[16].CLK
clock => rad_ff1c[17].CLK
clock => rad_ff1c[18].CLK
clock => rad_ff1c[19].CLK
clock => rad_ff1c[20].CLK
clock => rad_ff1c[21].CLK
clock => rad_ff1c[22].CLK
clock => rad_ff1c[23].CLK
clock => rad_ff1c[24].CLK
clock => rad_ff19c[0].CLK
clock => rad_ff19c[1].CLK
clock => rad_ff19c[2].CLK
clock => rad_ff19c[3].CLK
clock => rad_ff19c[4].CLK
clock => rad_ff19c[5].CLK
clock => rad_ff19c[6].CLK
clock => rad_ff19c[7].CLK
clock => rad_ff19c[8].CLK
clock => rad_ff19c[9].CLK
clock => rad_ff19c[10].CLK
clock => rad_ff19c[11].CLK
clock => rad_ff19c[12].CLK
clock => rad_ff19c[13].CLK
clock => rad_ff19c[14].CLK
clock => rad_ff19c[15].CLK
clock => rad_ff19c[16].CLK
clock => rad_ff19c[17].CLK
clock => rad_ff19c[18].CLK
clock => rad_ff17c[0].CLK
clock => rad_ff17c[1].CLK
clock => rad_ff17c[2].CLK
clock => rad_ff17c[3].CLK
clock => rad_ff17c[4].CLK
clock => rad_ff17c[5].CLK
clock => rad_ff17c[6].CLK
clock => rad_ff17c[7].CLK
clock => rad_ff17c[8].CLK
clock => rad_ff17c[9].CLK
clock => rad_ff17c[10].CLK
clock => rad_ff17c[11].CLK
clock => rad_ff17c[12].CLK
clock => rad_ff17c[13].CLK
clock => rad_ff17c[14].CLK
clock => rad_ff17c[15].CLK
clock => rad_ff17c[16].CLK
clock => rad_ff15c[0].CLK
clock => rad_ff15c[1].CLK
clock => rad_ff15c[2].CLK
clock => rad_ff15c[3].CLK
clock => rad_ff15c[4].CLK
clock => rad_ff15c[5].CLK
clock => rad_ff15c[6].CLK
clock => rad_ff15c[7].CLK
clock => rad_ff15c[8].CLK
clock => rad_ff15c[9].CLK
clock => rad_ff15c[10].CLK
clock => rad_ff15c[11].CLK
clock => rad_ff15c[12].CLK
clock => rad_ff15c[13].CLK
clock => rad_ff15c[14].CLK
clock => rad_ff13c[0].CLK
clock => rad_ff13c[1].CLK
clock => rad_ff13c[2].CLK
clock => rad_ff13c[3].CLK
clock => rad_ff13c[4].CLK
clock => rad_ff13c[5].CLK
clock => rad_ff13c[6].CLK
clock => rad_ff13c[7].CLK
clock => rad_ff13c[8].CLK
clock => rad_ff13c[9].CLK
clock => rad_ff13c[10].CLK
clock => rad_ff13c[11].CLK
clock => rad_ff13c[12].CLK
clock => rad_ff11c[0].CLK
clock => rad_ff11c[1].CLK
clock => rad_ff11c[2].CLK
clock => rad_ff11c[3].CLK
clock => rad_ff11c[4].CLK
clock => rad_ff11c[5].CLK
clock => rad_ff11c[6].CLK
clock => rad_ff11c[7].CLK
clock => rad_ff11c[8].CLK
clock => rad_ff11c[9].CLK
clock => rad_ff11c[10].CLK
clock => rad_ff11c[11].CLK
clock => rad_ff11c[12].CLK
clock => rad_ff11c[13].CLK
clock => rad_ff11c[14].CLK
clock => q_ff9c[0].CLK
clock => q_ff9c[1].CLK
clock => q_ff9c[2].CLK
clock => q_ff9c[3].CLK
clock => q_ff9c[4].CLK
clock => q_ff9c[5].CLK
clock => q_ff9c[6].CLK
clock => q_ff9c[7].CLK
clock => q_ff9c[8].CLK
clock => q_ff9c[9].CLK
clock => q_ff9c[10].CLK
clock => q_ff9c[11].CLK
clock => q_ff7c[0].CLK
clock => q_ff7c[1].CLK
clock => q_ff7c[2].CLK
clock => q_ff7c[3].CLK
clock => q_ff7c[4].CLK
clock => q_ff7c[5].CLK
clock => q_ff7c[6].CLK
clock => q_ff7c[7].CLK
clock => q_ff7c[8].CLK
clock => q_ff7c[9].CLK
clock => q_ff5c[0].CLK
clock => q_ff5c[1].CLK
clock => q_ff5c[2].CLK
clock => q_ff5c[3].CLK
clock => q_ff5c[4].CLK
clock => q_ff5c[5].CLK
clock => q_ff5c[6].CLK
clock => q_ff5c[7].CLK
clock => q_ff3c[0].CLK
clock => q_ff3c[1].CLK
clock => q_ff3c[2].CLK
clock => q_ff3c[3].CLK
clock => q_ff3c[4].CLK
clock => q_ff3c[5].CLK
clock => q_ff23c[0].CLK
clock => q_ff23c[1].CLK
clock => q_ff23c[2].CLK
clock => q_ff23c[3].CLK
clock => q_ff23c[4].CLK
clock => q_ff23c[5].CLK
clock => q_ff23c[6].CLK
clock => q_ff23c[7].CLK
clock => q_ff23c[8].CLK
clock => q_ff23c[9].CLK
clock => q_ff23c[10].CLK
clock => q_ff23c[11].CLK
clock => q_ff23c[12].CLK
clock => q_ff21c[0].CLK
clock => q_ff21c[1].CLK
clock => q_ff21c[2].CLK
clock => q_ff21c[3].CLK
clock => q_ff21c[4].CLK
clock => q_ff21c[5].CLK
clock => q_ff21c[6].CLK
clock => q_ff21c[7].CLK
clock => q_ff21c[8].CLK
clock => q_ff21c[9].CLK
clock => q_ff21c[10].CLK
clock => q_ff21c[11].CLK
clock => q_ff21c[12].CLK
clock => q_ff21c[13].CLK
clock => q_ff21c[14].CLK
clock => q_ff21c[15].CLK
clock => q_ff21c[16].CLK
clock => q_ff21c[17].CLK
clock => q_ff21c[18].CLK
clock => q_ff21c[19].CLK
clock => q_ff21c[20].CLK
clock => q_ff21c[21].CLK
clock => q_ff21c[22].CLK
clock => q_ff21c[23].CLK
clock => q_ff1c[0].CLK
clock => q_ff1c[1].CLK
clock => q_ff1c[2].CLK
clock => q_ff1c[3].CLK
clock => q_ff19c[0].CLK
clock => q_ff19c[1].CLK
clock => q_ff19c[2].CLK
clock => q_ff19c[3].CLK
clock => q_ff19c[4].CLK
clock => q_ff19c[5].CLK
clock => q_ff19c[6].CLK
clock => q_ff19c[7].CLK
clock => q_ff19c[8].CLK
clock => q_ff19c[9].CLK
clock => q_ff19c[10].CLK
clock => q_ff19c[11].CLK
clock => q_ff19c[12].CLK
clock => q_ff19c[13].CLK
clock => q_ff19c[14].CLK
clock => q_ff19c[15].CLK
clock => q_ff19c[16].CLK
clock => q_ff19c[17].CLK
clock => q_ff19c[18].CLK
clock => q_ff19c[19].CLK
clock => q_ff19c[20].CLK
clock => q_ff19c[21].CLK
clock => q_ff17c[0].CLK
clock => q_ff17c[1].CLK
clock => q_ff17c[2].CLK
clock => q_ff17c[3].CLK
clock => q_ff17c[4].CLK
clock => q_ff17c[5].CLK
clock => q_ff17c[6].CLK
clock => q_ff17c[7].CLK
clock => q_ff17c[8].CLK
clock => q_ff17c[9].CLK
clock => q_ff17c[10].CLK
clock => q_ff17c[11].CLK
clock => q_ff17c[12].CLK
clock => q_ff17c[13].CLK
clock => q_ff17c[14].CLK
clock => q_ff17c[15].CLK
clock => q_ff17c[16].CLK
clock => q_ff17c[17].CLK
clock => q_ff17c[18].CLK
clock => q_ff17c[19].CLK
clock => q_ff15c[0].CLK
clock => q_ff15c[1].CLK
clock => q_ff15c[2].CLK
clock => q_ff15c[3].CLK
clock => q_ff15c[4].CLK
clock => q_ff15c[5].CLK
clock => q_ff15c[6].CLK
clock => q_ff15c[7].CLK
clock => q_ff15c[8].CLK
clock => q_ff15c[9].CLK
clock => q_ff15c[10].CLK
clock => q_ff15c[11].CLK
clock => q_ff15c[12].CLK
clock => q_ff15c[13].CLK
clock => q_ff15c[14].CLK
clock => q_ff15c[15].CLK
clock => q_ff15c[16].CLK
clock => q_ff15c[17].CLK
clock => q_ff13c[0].CLK
clock => q_ff13c[1].CLK
clock => q_ff13c[2].CLK
clock => q_ff13c[3].CLK
clock => q_ff13c[4].CLK
clock => q_ff13c[5].CLK
clock => q_ff13c[6].CLK
clock => q_ff13c[7].CLK
clock => q_ff13c[8].CLK
clock => q_ff13c[9].CLK
clock => q_ff13c[10].CLK
clock => q_ff13c[11].CLK
clock => q_ff13c[12].CLK
clock => q_ff13c[13].CLK
clock => q_ff13c[14].CLK
clock => q_ff13c[15].CLK
clock => q_ff11c[0].CLK
clock => q_ff11c[1].CLK
clock => q_ff11c[2].CLK
clock => q_ff11c[3].CLK
clock => q_ff11c[4].CLK
clock => q_ff11c[5].CLK
clock => q_ff11c[6].CLK
clock => q_ff11c[7].CLK
clock => q_ff11c[8].CLK
clock => q_ff11c[9].CLK
clock => q_ff11c[10].CLK
clock => q_ff11c[11].CLK
clock => q_ff11c[12].CLK
clock => q_ff11c[13].CLK
clock => q_ff0c[0].CLK
rad[0] => ~NO_FANOUT~
rad[1] => rad_ff1c[0].DATAIN
rad[2] => rad_ff1c[1].DATAIN
rad[3] => rad_ff1c[2].DATAIN
rad[4] => rad_ff1c[3].DATAIN
rad[5] => rad_ff1c[4].DATAIN
rad[6] => rad_ff1c[5].DATAIN
rad[7] => rad_ff1c[6].DATAIN
rad[8] => rad_ff1c[7].DATAIN
rad[9] => rad_ff1c[8].DATAIN
rad[10] => rad_ff1c[9].DATAIN
rad[11] => rad_ff1c[10].DATAIN
rad[12] => rad_ff1c[11].DATAIN
rad[13] => rad_ff1c[12].DATAIN
rad[14] => rad_ff1c[13].DATAIN
rad[15] => rad_ff1c[14].DATAIN
rad[16] => rad_ff1c[15].DATAIN
rad[17] => rad_ff1c[16].DATAIN
rad[18] => rad_ff1c.DATAB
rad[19] => rad_ff1c.DATAB
rad[20] => rad_ff1c.DATAB
rad[21] => rad_ff1c.DATAB
rad[22] => slevel_w1c[23].IN1
rad[23] => slevel_w1c[24].IN1
rad[24] => slevel_w0c[24].IN1
rad[25] => slevel_w0c[25].IN1
root_result[0] <= q_ff0c[0].DB_MAX_OUTPUT_PORT_TYPE
root_result[1] <= q_ff1c[2].DB_MAX_OUTPUT_PORT_TYPE
root_result[2] <= q_ff1c[3].DB_MAX_OUTPUT_PORT_TYPE
root_result[3] <= q_ff3c[4].DB_MAX_OUTPUT_PORT_TYPE
root_result[4] <= q_ff3c[5].DB_MAX_OUTPUT_PORT_TYPE
root_result[5] <= q_ff5c[6].DB_MAX_OUTPUT_PORT_TYPE
root_result[6] <= q_ff5c[7].DB_MAX_OUTPUT_PORT_TYPE
root_result[7] <= q_ff7c[8].DB_MAX_OUTPUT_PORT_TYPE
root_result[8] <= q_ff7c[9].DB_MAX_OUTPUT_PORT_TYPE
root_result[9] <= q_ff9c[10].DB_MAX_OUTPUT_PORT_TYPE
root_result[10] <= q_ff9c[11].DB_MAX_OUTPUT_PORT_TYPE
root_result[11] <= q_ff11c[12].DB_MAX_OUTPUT_PORT_TYPE
root_result[12] <= q_ff11c[13].DB_MAX_OUTPUT_PORT_TYPE
root_result[13] <= q_ff13c[14].DB_MAX_OUTPUT_PORT_TYPE
root_result[14] <= q_ff13c[15].DB_MAX_OUTPUT_PORT_TYPE
root_result[15] <= q_ff15c[16].DB_MAX_OUTPUT_PORT_TYPE
root_result[16] <= q_ff15c[17].DB_MAX_OUTPUT_PORT_TYPE
root_result[17] <= q_ff17c[18].DB_MAX_OUTPUT_PORT_TYPE
root_result[18] <= q_ff17c[19].DB_MAX_OUTPUT_PORT_TYPE
root_result[19] <= q_ff19c[20].DB_MAX_OUTPUT_PORT_TYPE
root_result[20] <= q_ff19c[21].DB_MAX_OUTPUT_PORT_TYPE
root_result[21] <= q_ff21c[22].DB_MAX_OUTPUT_PORT_TYPE
root_result[22] <= q_ff21c[23].DB_MAX_OUTPUT_PORT_TYPE
root_result[23] <= q_ff23c[12].DB_MAX_OUTPUT_PORT_TYPE
root_result[24] <= <VCC>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10
dataa[0] => add_sub_chd:auto_generated.dataa[0]
dataa[1] => add_sub_chd:auto_generated.dataa[1]
dataa[2] => add_sub_chd:auto_generated.dataa[2]
dataa[3] => add_sub_chd:auto_generated.dataa[3]
dataa[4] => add_sub_chd:auto_generated.dataa[4]
dataa[5] => add_sub_chd:auto_generated.dataa[5]
dataa[6] => add_sub_chd:auto_generated.dataa[6]
dataa[7] => add_sub_chd:auto_generated.dataa[7]
dataa[8] => add_sub_chd:auto_generated.dataa[8]
datab[0] => add_sub_chd:auto_generated.datab[0]
datab[1] => add_sub_chd:auto_generated.datab[1]
datab[2] => add_sub_chd:auto_generated.datab[2]
datab[3] => add_sub_chd:auto_generated.datab[3]
datab[4] => add_sub_chd:auto_generated.datab[4]
datab[5] => add_sub_chd:auto_generated.datab[5]
datab[6] => add_sub_chd:auto_generated.datab[6]
datab[7] => add_sub_chd:auto_generated.datab[7]
datab[8] => add_sub_chd:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_chd:auto_generated.result[0]
result[1] <= add_sub_chd:auto_generated.result[1]
result[2] <= add_sub_chd:auto_generated.result[2]
result[3] <= add_sub_chd:auto_generated.result[3]
result[4] <= add_sub_chd:auto_generated.result[4]
result[5] <= add_sub_chd:auto_generated.result[5]
result[6] <= add_sub_chd:auto_generated.result[6]
result[7] <= add_sub_chd:auto_generated.result[7]
result[8] <= add_sub_chd:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_chd:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11
dataa[0] => add_sub_kid:auto_generated.dataa[0]
dataa[1] => add_sub_kid:auto_generated.dataa[1]
dataa[2] => add_sub_kid:auto_generated.dataa[2]
dataa[3] => add_sub_kid:auto_generated.dataa[3]
dataa[4] => add_sub_kid:auto_generated.dataa[4]
dataa[5] => add_sub_kid:auto_generated.dataa[5]
dataa[6] => add_sub_kid:auto_generated.dataa[6]
dataa[7] => add_sub_kid:auto_generated.dataa[7]
dataa[8] => add_sub_kid:auto_generated.dataa[8]
dataa[9] => add_sub_kid:auto_generated.dataa[9]
datab[0] => add_sub_kid:auto_generated.datab[0]
datab[1] => add_sub_kid:auto_generated.datab[1]
datab[2] => add_sub_kid:auto_generated.datab[2]
datab[3] => add_sub_kid:auto_generated.datab[3]
datab[4] => add_sub_kid:auto_generated.datab[4]
datab[5] => add_sub_kid:auto_generated.datab[5]
datab[6] => add_sub_kid:auto_generated.datab[6]
datab[7] => add_sub_kid:auto_generated.datab[7]
datab[8] => add_sub_kid:auto_generated.datab[8]
datab[9] => add_sub_kid:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kid:auto_generated.result[0]
result[1] <= add_sub_kid:auto_generated.result[1]
result[2] <= add_sub_kid:auto_generated.result[2]
result[3] <= add_sub_kid:auto_generated.result[3]
result[4] <= add_sub_kid:auto_generated.result[4]
result[5] <= add_sub_kid:auto_generated.result[5]
result[6] <= add_sub_kid:auto_generated.result[6]
result[7] <= add_sub_kid:auto_generated.result[7]
result[8] <= add_sub_kid:auto_generated.result[8]
result[9] <= add_sub_kid:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_kid:auto_generated
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12
dataa[0] => add_sub_lid:auto_generated.dataa[0]
dataa[1] => add_sub_lid:auto_generated.dataa[1]
dataa[2] => add_sub_lid:auto_generated.dataa[2]
dataa[3] => add_sub_lid:auto_generated.dataa[3]
dataa[4] => add_sub_lid:auto_generated.dataa[4]
dataa[5] => add_sub_lid:auto_generated.dataa[5]
dataa[6] => add_sub_lid:auto_generated.dataa[6]
dataa[7] => add_sub_lid:auto_generated.dataa[7]
dataa[8] => add_sub_lid:auto_generated.dataa[8]
dataa[9] => add_sub_lid:auto_generated.dataa[9]
dataa[10] => add_sub_lid:auto_generated.dataa[10]
datab[0] => add_sub_lid:auto_generated.datab[0]
datab[1] => add_sub_lid:auto_generated.datab[1]
datab[2] => add_sub_lid:auto_generated.datab[2]
datab[3] => add_sub_lid:auto_generated.datab[3]
datab[4] => add_sub_lid:auto_generated.datab[4]
datab[5] => add_sub_lid:auto_generated.datab[5]
datab[6] => add_sub_lid:auto_generated.datab[6]
datab[7] => add_sub_lid:auto_generated.datab[7]
datab[8] => add_sub_lid:auto_generated.datab[8]
datab[9] => add_sub_lid:auto_generated.datab[9]
datab[10] => add_sub_lid:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lid:auto_generated.result[0]
result[1] <= add_sub_lid:auto_generated.result[1]
result[2] <= add_sub_lid:auto_generated.result[2]
result[3] <= add_sub_lid:auto_generated.result[3]
result[4] <= add_sub_lid:auto_generated.result[4]
result[5] <= add_sub_lid:auto_generated.result[5]
result[6] <= add_sub_lid:auto_generated.result[6]
result[7] <= add_sub_lid:auto_generated.result[7]
result[8] <= add_sub_lid:auto_generated.result[8]
result[9] <= add_sub_lid:auto_generated.result[9]
result[10] <= add_sub_lid:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_lid:auto_generated
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13
dataa[0] => add_sub_mid:auto_generated.dataa[0]
dataa[1] => add_sub_mid:auto_generated.dataa[1]
dataa[2] => add_sub_mid:auto_generated.dataa[2]
dataa[3] => add_sub_mid:auto_generated.dataa[3]
dataa[4] => add_sub_mid:auto_generated.dataa[4]
dataa[5] => add_sub_mid:auto_generated.dataa[5]
dataa[6] => add_sub_mid:auto_generated.dataa[6]
dataa[7] => add_sub_mid:auto_generated.dataa[7]
dataa[8] => add_sub_mid:auto_generated.dataa[8]
dataa[9] => add_sub_mid:auto_generated.dataa[9]
dataa[10] => add_sub_mid:auto_generated.dataa[10]
dataa[11] => add_sub_mid:auto_generated.dataa[11]
datab[0] => add_sub_mid:auto_generated.datab[0]
datab[1] => add_sub_mid:auto_generated.datab[1]
datab[2] => add_sub_mid:auto_generated.datab[2]
datab[3] => add_sub_mid:auto_generated.datab[3]
datab[4] => add_sub_mid:auto_generated.datab[4]
datab[5] => add_sub_mid:auto_generated.datab[5]
datab[6] => add_sub_mid:auto_generated.datab[6]
datab[7] => add_sub_mid:auto_generated.datab[7]
datab[8] => add_sub_mid:auto_generated.datab[8]
datab[9] => add_sub_mid:auto_generated.datab[9]
datab[10] => add_sub_mid:auto_generated.datab[10]
datab[11] => add_sub_mid:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_mid:auto_generated.result[0]
result[1] <= add_sub_mid:auto_generated.result[1]
result[2] <= add_sub_mid:auto_generated.result[2]
result[3] <= add_sub_mid:auto_generated.result[3]
result[4] <= add_sub_mid:auto_generated.result[4]
result[5] <= add_sub_mid:auto_generated.result[5]
result[6] <= add_sub_mid:auto_generated.result[6]
result[7] <= add_sub_mid:auto_generated.result[7]
result[8] <= add_sub_mid:auto_generated.result[8]
result[9] <= add_sub_mid:auto_generated.result[9]
result[10] <= add_sub_mid:auto_generated.result[10]
result[11] <= add_sub_mid:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_mid:auto_generated
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14
dataa[0] => add_sub_nid:auto_generated.dataa[0]
dataa[1] => add_sub_nid:auto_generated.dataa[1]
dataa[2] => add_sub_nid:auto_generated.dataa[2]
dataa[3] => add_sub_nid:auto_generated.dataa[3]
dataa[4] => add_sub_nid:auto_generated.dataa[4]
dataa[5] => add_sub_nid:auto_generated.dataa[5]
dataa[6] => add_sub_nid:auto_generated.dataa[6]
dataa[7] => add_sub_nid:auto_generated.dataa[7]
dataa[8] => add_sub_nid:auto_generated.dataa[8]
dataa[9] => add_sub_nid:auto_generated.dataa[9]
dataa[10] => add_sub_nid:auto_generated.dataa[10]
dataa[11] => add_sub_nid:auto_generated.dataa[11]
dataa[12] => add_sub_nid:auto_generated.dataa[12]
datab[0] => add_sub_nid:auto_generated.datab[0]
datab[1] => add_sub_nid:auto_generated.datab[1]
datab[2] => add_sub_nid:auto_generated.datab[2]
datab[3] => add_sub_nid:auto_generated.datab[3]
datab[4] => add_sub_nid:auto_generated.datab[4]
datab[5] => add_sub_nid:auto_generated.datab[5]
datab[6] => add_sub_nid:auto_generated.datab[6]
datab[7] => add_sub_nid:auto_generated.datab[7]
datab[8] => add_sub_nid:auto_generated.datab[8]
datab[9] => add_sub_nid:auto_generated.datab[9]
datab[10] => add_sub_nid:auto_generated.datab[10]
datab[11] => add_sub_nid:auto_generated.datab[11]
datab[12] => add_sub_nid:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nid:auto_generated.result[0]
result[1] <= add_sub_nid:auto_generated.result[1]
result[2] <= add_sub_nid:auto_generated.result[2]
result[3] <= add_sub_nid:auto_generated.result[3]
result[4] <= add_sub_nid:auto_generated.result[4]
result[5] <= add_sub_nid:auto_generated.result[5]
result[6] <= add_sub_nid:auto_generated.result[6]
result[7] <= add_sub_nid:auto_generated.result[7]
result[8] <= add_sub_nid:auto_generated.result[8]
result[9] <= add_sub_nid:auto_generated.result[9]
result[10] <= add_sub_nid:auto_generated.result[10]
result[11] <= add_sub_nid:auto_generated.result[11]
result[12] <= add_sub_nid:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_nid:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15
dataa[0] => add_sub_oid:auto_generated.dataa[0]
dataa[1] => add_sub_oid:auto_generated.dataa[1]
dataa[2] => add_sub_oid:auto_generated.dataa[2]
dataa[3] => add_sub_oid:auto_generated.dataa[3]
dataa[4] => add_sub_oid:auto_generated.dataa[4]
dataa[5] => add_sub_oid:auto_generated.dataa[5]
dataa[6] => add_sub_oid:auto_generated.dataa[6]
dataa[7] => add_sub_oid:auto_generated.dataa[7]
dataa[8] => add_sub_oid:auto_generated.dataa[8]
dataa[9] => add_sub_oid:auto_generated.dataa[9]
dataa[10] => add_sub_oid:auto_generated.dataa[10]
dataa[11] => add_sub_oid:auto_generated.dataa[11]
dataa[12] => add_sub_oid:auto_generated.dataa[12]
dataa[13] => add_sub_oid:auto_generated.dataa[13]
datab[0] => add_sub_oid:auto_generated.datab[0]
datab[1] => add_sub_oid:auto_generated.datab[1]
datab[2] => add_sub_oid:auto_generated.datab[2]
datab[3] => add_sub_oid:auto_generated.datab[3]
datab[4] => add_sub_oid:auto_generated.datab[4]
datab[5] => add_sub_oid:auto_generated.datab[5]
datab[6] => add_sub_oid:auto_generated.datab[6]
datab[7] => add_sub_oid:auto_generated.datab[7]
datab[8] => add_sub_oid:auto_generated.datab[8]
datab[9] => add_sub_oid:auto_generated.datab[9]
datab[10] => add_sub_oid:auto_generated.datab[10]
datab[11] => add_sub_oid:auto_generated.datab[11]
datab[12] => add_sub_oid:auto_generated.datab[12]
datab[13] => add_sub_oid:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oid:auto_generated.result[0]
result[1] <= add_sub_oid:auto_generated.result[1]
result[2] <= add_sub_oid:auto_generated.result[2]
result[3] <= add_sub_oid:auto_generated.result[3]
result[4] <= add_sub_oid:auto_generated.result[4]
result[5] <= add_sub_oid:auto_generated.result[5]
result[6] <= add_sub_oid:auto_generated.result[6]
result[7] <= add_sub_oid:auto_generated.result[7]
result[8] <= add_sub_oid:auto_generated.result[8]
result[9] <= add_sub_oid:auto_generated.result[9]
result[10] <= add_sub_oid:auto_generated.result[10]
result[11] <= add_sub_oid:auto_generated.result[11]
result[12] <= add_sub_oid:auto_generated.result[12]
result[13] <= add_sub_oid:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_oid:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16
dataa[0] => add_sub_oid:auto_generated.dataa[0]
dataa[1] => add_sub_oid:auto_generated.dataa[1]
dataa[2] => add_sub_oid:auto_generated.dataa[2]
dataa[3] => add_sub_oid:auto_generated.dataa[3]
dataa[4] => add_sub_oid:auto_generated.dataa[4]
dataa[5] => add_sub_oid:auto_generated.dataa[5]
dataa[6] => add_sub_oid:auto_generated.dataa[6]
dataa[7] => add_sub_oid:auto_generated.dataa[7]
dataa[8] => add_sub_oid:auto_generated.dataa[8]
dataa[9] => add_sub_oid:auto_generated.dataa[9]
dataa[10] => add_sub_oid:auto_generated.dataa[10]
dataa[11] => add_sub_oid:auto_generated.dataa[11]
dataa[12] => add_sub_oid:auto_generated.dataa[12]
dataa[13] => add_sub_oid:auto_generated.dataa[13]
datab[0] => add_sub_oid:auto_generated.datab[0]
datab[1] => add_sub_oid:auto_generated.datab[1]
datab[2] => add_sub_oid:auto_generated.datab[2]
datab[3] => add_sub_oid:auto_generated.datab[3]
datab[4] => add_sub_oid:auto_generated.datab[4]
datab[5] => add_sub_oid:auto_generated.datab[5]
datab[6] => add_sub_oid:auto_generated.datab[6]
datab[7] => add_sub_oid:auto_generated.datab[7]
datab[8] => add_sub_oid:auto_generated.datab[8]
datab[9] => add_sub_oid:auto_generated.datab[9]
datab[10] => add_sub_oid:auto_generated.datab[10]
datab[11] => add_sub_oid:auto_generated.datab[11]
datab[12] => add_sub_oid:auto_generated.datab[12]
datab[13] => add_sub_oid:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oid:auto_generated.result[0]
result[1] <= add_sub_oid:auto_generated.result[1]
result[2] <= add_sub_oid:auto_generated.result[2]
result[3] <= add_sub_oid:auto_generated.result[3]
result[4] <= add_sub_oid:auto_generated.result[4]
result[5] <= add_sub_oid:auto_generated.result[5]
result[6] <= add_sub_oid:auto_generated.result[6]
result[7] <= add_sub_oid:auto_generated.result[7]
result[8] <= add_sub_oid:auto_generated.result[8]
result[9] <= add_sub_oid:auto_generated.result[9]
result[10] <= add_sub_oid:auto_generated.result[10]
result[11] <= add_sub_oid:auto_generated.result[11]
result[12] <= add_sub_oid:auto_generated.result[12]
result[13] <= add_sub_oid:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_oid:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17
dataa[0] => add_sub_nid:auto_generated.dataa[0]
dataa[1] => add_sub_nid:auto_generated.dataa[1]
dataa[2] => add_sub_nid:auto_generated.dataa[2]
dataa[3] => add_sub_nid:auto_generated.dataa[3]
dataa[4] => add_sub_nid:auto_generated.dataa[4]
dataa[5] => add_sub_nid:auto_generated.dataa[5]
dataa[6] => add_sub_nid:auto_generated.dataa[6]
dataa[7] => add_sub_nid:auto_generated.dataa[7]
dataa[8] => add_sub_nid:auto_generated.dataa[8]
dataa[9] => add_sub_nid:auto_generated.dataa[9]
dataa[10] => add_sub_nid:auto_generated.dataa[10]
dataa[11] => add_sub_nid:auto_generated.dataa[11]
dataa[12] => add_sub_nid:auto_generated.dataa[12]
datab[0] => add_sub_nid:auto_generated.datab[0]
datab[1] => add_sub_nid:auto_generated.datab[1]
datab[2] => add_sub_nid:auto_generated.datab[2]
datab[3] => add_sub_nid:auto_generated.datab[3]
datab[4] => add_sub_nid:auto_generated.datab[4]
datab[5] => add_sub_nid:auto_generated.datab[5]
datab[6] => add_sub_nid:auto_generated.datab[6]
datab[7] => add_sub_nid:auto_generated.datab[7]
datab[8] => add_sub_nid:auto_generated.datab[8]
datab[9] => add_sub_nid:auto_generated.datab[9]
datab[10] => add_sub_nid:auto_generated.datab[10]
datab[11] => add_sub_nid:auto_generated.datab[11]
datab[12] => add_sub_nid:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nid:auto_generated.result[0]
result[1] <= add_sub_nid:auto_generated.result[1]
result[2] <= add_sub_nid:auto_generated.result[2]
result[3] <= add_sub_nid:auto_generated.result[3]
result[4] <= add_sub_nid:auto_generated.result[4]
result[5] <= add_sub_nid:auto_generated.result[5]
result[6] <= add_sub_nid:auto_generated.result[6]
result[7] <= add_sub_nid:auto_generated.result[7]
result[8] <= add_sub_nid:auto_generated.result[8]
result[9] <= add_sub_nid:auto_generated.result[9]
result[10] <= add_sub_nid:auto_generated.result[10]
result[11] <= add_sub_nid:auto_generated.result[11]
result[12] <= add_sub_nid:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub17|add_sub_nid:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18
dataa[0] => add_sub_oid:auto_generated.dataa[0]
dataa[1] => add_sub_oid:auto_generated.dataa[1]
dataa[2] => add_sub_oid:auto_generated.dataa[2]
dataa[3] => add_sub_oid:auto_generated.dataa[3]
dataa[4] => add_sub_oid:auto_generated.dataa[4]
dataa[5] => add_sub_oid:auto_generated.dataa[5]
dataa[6] => add_sub_oid:auto_generated.dataa[6]
dataa[7] => add_sub_oid:auto_generated.dataa[7]
dataa[8] => add_sub_oid:auto_generated.dataa[8]
dataa[9] => add_sub_oid:auto_generated.dataa[9]
dataa[10] => add_sub_oid:auto_generated.dataa[10]
dataa[11] => add_sub_oid:auto_generated.dataa[11]
dataa[12] => add_sub_oid:auto_generated.dataa[12]
dataa[13] => add_sub_oid:auto_generated.dataa[13]
datab[0] => add_sub_oid:auto_generated.datab[0]
datab[1] => add_sub_oid:auto_generated.datab[1]
datab[2] => add_sub_oid:auto_generated.datab[2]
datab[3] => add_sub_oid:auto_generated.datab[3]
datab[4] => add_sub_oid:auto_generated.datab[4]
datab[5] => add_sub_oid:auto_generated.datab[5]
datab[6] => add_sub_oid:auto_generated.datab[6]
datab[7] => add_sub_oid:auto_generated.datab[7]
datab[8] => add_sub_oid:auto_generated.datab[8]
datab[9] => add_sub_oid:auto_generated.datab[9]
datab[10] => add_sub_oid:auto_generated.datab[10]
datab[11] => add_sub_oid:auto_generated.datab[11]
datab[12] => add_sub_oid:auto_generated.datab[12]
datab[13] => add_sub_oid:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oid:auto_generated.result[0]
result[1] <= add_sub_oid:auto_generated.result[1]
result[2] <= add_sub_oid:auto_generated.result[2]
result[3] <= add_sub_oid:auto_generated.result[3]
result[4] <= add_sub_oid:auto_generated.result[4]
result[5] <= add_sub_oid:auto_generated.result[5]
result[6] <= add_sub_oid:auto_generated.result[6]
result[7] <= add_sub_oid:auto_generated.result[7]
result[8] <= add_sub_oid:auto_generated.result[8]
result[9] <= add_sub_oid:auto_generated.result[9]
result[10] <= add_sub_oid:auto_generated.result[10]
result[11] <= add_sub_oid:auto_generated.result[11]
result[12] <= add_sub_oid:auto_generated.result[12]
result[13] <= add_sub_oid:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_oid:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19
dataa[0] => add_sub_pid:auto_generated.dataa[0]
dataa[1] => add_sub_pid:auto_generated.dataa[1]
dataa[2] => add_sub_pid:auto_generated.dataa[2]
dataa[3] => add_sub_pid:auto_generated.dataa[3]
dataa[4] => add_sub_pid:auto_generated.dataa[4]
dataa[5] => add_sub_pid:auto_generated.dataa[5]
dataa[6] => add_sub_pid:auto_generated.dataa[6]
dataa[7] => add_sub_pid:auto_generated.dataa[7]
dataa[8] => add_sub_pid:auto_generated.dataa[8]
dataa[9] => add_sub_pid:auto_generated.dataa[9]
dataa[10] => add_sub_pid:auto_generated.dataa[10]
dataa[11] => add_sub_pid:auto_generated.dataa[11]
dataa[12] => add_sub_pid:auto_generated.dataa[12]
dataa[13] => add_sub_pid:auto_generated.dataa[13]
dataa[14] => add_sub_pid:auto_generated.dataa[14]
datab[0] => add_sub_pid:auto_generated.datab[0]
datab[1] => add_sub_pid:auto_generated.datab[1]
datab[2] => add_sub_pid:auto_generated.datab[2]
datab[3] => add_sub_pid:auto_generated.datab[3]
datab[4] => add_sub_pid:auto_generated.datab[4]
datab[5] => add_sub_pid:auto_generated.datab[5]
datab[6] => add_sub_pid:auto_generated.datab[6]
datab[7] => add_sub_pid:auto_generated.datab[7]
datab[8] => add_sub_pid:auto_generated.datab[8]
datab[9] => add_sub_pid:auto_generated.datab[9]
datab[10] => add_sub_pid:auto_generated.datab[10]
datab[11] => add_sub_pid:auto_generated.datab[11]
datab[12] => add_sub_pid:auto_generated.datab[12]
datab[13] => add_sub_pid:auto_generated.datab[13]
datab[14] => add_sub_pid:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pid:auto_generated.result[0]
result[1] <= add_sub_pid:auto_generated.result[1]
result[2] <= add_sub_pid:auto_generated.result[2]
result[3] <= add_sub_pid:auto_generated.result[3]
result[4] <= add_sub_pid:auto_generated.result[4]
result[5] <= add_sub_pid:auto_generated.result[5]
result[6] <= add_sub_pid:auto_generated.result[6]
result[7] <= add_sub_pid:auto_generated.result[7]
result[8] <= add_sub_pid:auto_generated.result[8]
result[9] <= add_sub_pid:auto_generated.result[9]
result[10] <= add_sub_pid:auto_generated.result[10]
result[11] <= add_sub_pid:auto_generated.result[11]
result[12] <= add_sub_pid:auto_generated.result[12]
result[13] <= add_sub_pid:auto_generated.result[13]
result[14] <= add_sub_pid:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_pid:auto_generated
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20
dataa[0] => add_sub_qid:auto_generated.dataa[0]
dataa[1] => add_sub_qid:auto_generated.dataa[1]
dataa[2] => add_sub_qid:auto_generated.dataa[2]
dataa[3] => add_sub_qid:auto_generated.dataa[3]
dataa[4] => add_sub_qid:auto_generated.dataa[4]
dataa[5] => add_sub_qid:auto_generated.dataa[5]
dataa[6] => add_sub_qid:auto_generated.dataa[6]
dataa[7] => add_sub_qid:auto_generated.dataa[7]
dataa[8] => add_sub_qid:auto_generated.dataa[8]
dataa[9] => add_sub_qid:auto_generated.dataa[9]
dataa[10] => add_sub_qid:auto_generated.dataa[10]
dataa[11] => add_sub_qid:auto_generated.dataa[11]
dataa[12] => add_sub_qid:auto_generated.dataa[12]
dataa[13] => add_sub_qid:auto_generated.dataa[13]
dataa[14] => add_sub_qid:auto_generated.dataa[14]
dataa[15] => add_sub_qid:auto_generated.dataa[15]
datab[0] => add_sub_qid:auto_generated.datab[0]
datab[1] => add_sub_qid:auto_generated.datab[1]
datab[2] => add_sub_qid:auto_generated.datab[2]
datab[3] => add_sub_qid:auto_generated.datab[3]
datab[4] => add_sub_qid:auto_generated.datab[4]
datab[5] => add_sub_qid:auto_generated.datab[5]
datab[6] => add_sub_qid:auto_generated.datab[6]
datab[7] => add_sub_qid:auto_generated.datab[7]
datab[8] => add_sub_qid:auto_generated.datab[8]
datab[9] => add_sub_qid:auto_generated.datab[9]
datab[10] => add_sub_qid:auto_generated.datab[10]
datab[11] => add_sub_qid:auto_generated.datab[11]
datab[12] => add_sub_qid:auto_generated.datab[12]
datab[13] => add_sub_qid:auto_generated.datab[13]
datab[14] => add_sub_qid:auto_generated.datab[14]
datab[15] => add_sub_qid:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qid:auto_generated.result[0]
result[1] <= add_sub_qid:auto_generated.result[1]
result[2] <= add_sub_qid:auto_generated.result[2]
result[3] <= add_sub_qid:auto_generated.result[3]
result[4] <= add_sub_qid:auto_generated.result[4]
result[5] <= add_sub_qid:auto_generated.result[5]
result[6] <= add_sub_qid:auto_generated.result[6]
result[7] <= add_sub_qid:auto_generated.result[7]
result[8] <= add_sub_qid:auto_generated.result[8]
result[9] <= add_sub_qid:auto_generated.result[9]
result[10] <= add_sub_qid:auto_generated.result[10]
result[11] <= add_sub_qid:auto_generated.result[11]
result[12] <= add_sub_qid:auto_generated.result[12]
result[13] <= add_sub_qid:auto_generated.result[13]
result[14] <= add_sub_qid:auto_generated.result[14]
result[15] <= add_sub_qid:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_qid:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21
dataa[0] => add_sub_rid:auto_generated.dataa[0]
dataa[1] => add_sub_rid:auto_generated.dataa[1]
dataa[2] => add_sub_rid:auto_generated.dataa[2]
dataa[3] => add_sub_rid:auto_generated.dataa[3]
dataa[4] => add_sub_rid:auto_generated.dataa[4]
dataa[5] => add_sub_rid:auto_generated.dataa[5]
dataa[6] => add_sub_rid:auto_generated.dataa[6]
dataa[7] => add_sub_rid:auto_generated.dataa[7]
dataa[8] => add_sub_rid:auto_generated.dataa[8]
dataa[9] => add_sub_rid:auto_generated.dataa[9]
dataa[10] => add_sub_rid:auto_generated.dataa[10]
dataa[11] => add_sub_rid:auto_generated.dataa[11]
dataa[12] => add_sub_rid:auto_generated.dataa[12]
dataa[13] => add_sub_rid:auto_generated.dataa[13]
dataa[14] => add_sub_rid:auto_generated.dataa[14]
dataa[15] => add_sub_rid:auto_generated.dataa[15]
dataa[16] => add_sub_rid:auto_generated.dataa[16]
datab[0] => add_sub_rid:auto_generated.datab[0]
datab[1] => add_sub_rid:auto_generated.datab[1]
datab[2] => add_sub_rid:auto_generated.datab[2]
datab[3] => add_sub_rid:auto_generated.datab[3]
datab[4] => add_sub_rid:auto_generated.datab[4]
datab[5] => add_sub_rid:auto_generated.datab[5]
datab[6] => add_sub_rid:auto_generated.datab[6]
datab[7] => add_sub_rid:auto_generated.datab[7]
datab[8] => add_sub_rid:auto_generated.datab[8]
datab[9] => add_sub_rid:auto_generated.datab[9]
datab[10] => add_sub_rid:auto_generated.datab[10]
datab[11] => add_sub_rid:auto_generated.datab[11]
datab[12] => add_sub_rid:auto_generated.datab[12]
datab[13] => add_sub_rid:auto_generated.datab[13]
datab[14] => add_sub_rid:auto_generated.datab[14]
datab[15] => add_sub_rid:auto_generated.datab[15]
datab[16] => add_sub_rid:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rid:auto_generated.result[0]
result[1] <= add_sub_rid:auto_generated.result[1]
result[2] <= add_sub_rid:auto_generated.result[2]
result[3] <= add_sub_rid:auto_generated.result[3]
result[4] <= add_sub_rid:auto_generated.result[4]
result[5] <= add_sub_rid:auto_generated.result[5]
result[6] <= add_sub_rid:auto_generated.result[6]
result[7] <= add_sub_rid:auto_generated.result[7]
result[8] <= add_sub_rid:auto_generated.result[8]
result[9] <= add_sub_rid:auto_generated.result[9]
result[10] <= add_sub_rid:auto_generated.result[10]
result[11] <= add_sub_rid:auto_generated.result[11]
result[12] <= add_sub_rid:auto_generated.result[12]
result[13] <= add_sub_rid:auto_generated.result[13]
result[14] <= add_sub_rid:auto_generated.result[14]
result[15] <= add_sub_rid:auto_generated.result[15]
result[16] <= add_sub_rid:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_rid:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22
dataa[0] => add_sub_sid:auto_generated.dataa[0]
dataa[1] => add_sub_sid:auto_generated.dataa[1]
dataa[2] => add_sub_sid:auto_generated.dataa[2]
dataa[3] => add_sub_sid:auto_generated.dataa[3]
dataa[4] => add_sub_sid:auto_generated.dataa[4]
dataa[5] => add_sub_sid:auto_generated.dataa[5]
dataa[6] => add_sub_sid:auto_generated.dataa[6]
dataa[7] => add_sub_sid:auto_generated.dataa[7]
dataa[8] => add_sub_sid:auto_generated.dataa[8]
dataa[9] => add_sub_sid:auto_generated.dataa[9]
dataa[10] => add_sub_sid:auto_generated.dataa[10]
dataa[11] => add_sub_sid:auto_generated.dataa[11]
dataa[12] => add_sub_sid:auto_generated.dataa[12]
dataa[13] => add_sub_sid:auto_generated.dataa[13]
dataa[14] => add_sub_sid:auto_generated.dataa[14]
dataa[15] => add_sub_sid:auto_generated.dataa[15]
dataa[16] => add_sub_sid:auto_generated.dataa[16]
dataa[17] => add_sub_sid:auto_generated.dataa[17]
datab[0] => add_sub_sid:auto_generated.datab[0]
datab[1] => add_sub_sid:auto_generated.datab[1]
datab[2] => add_sub_sid:auto_generated.datab[2]
datab[3] => add_sub_sid:auto_generated.datab[3]
datab[4] => add_sub_sid:auto_generated.datab[4]
datab[5] => add_sub_sid:auto_generated.datab[5]
datab[6] => add_sub_sid:auto_generated.datab[6]
datab[7] => add_sub_sid:auto_generated.datab[7]
datab[8] => add_sub_sid:auto_generated.datab[8]
datab[9] => add_sub_sid:auto_generated.datab[9]
datab[10] => add_sub_sid:auto_generated.datab[10]
datab[11] => add_sub_sid:auto_generated.datab[11]
datab[12] => add_sub_sid:auto_generated.datab[12]
datab[13] => add_sub_sid:auto_generated.datab[13]
datab[14] => add_sub_sid:auto_generated.datab[14]
datab[15] => add_sub_sid:auto_generated.datab[15]
datab[16] => add_sub_sid:auto_generated.datab[16]
datab[17] => add_sub_sid:auto_generated.datab[17]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sid:auto_generated.result[0]
result[1] <= add_sub_sid:auto_generated.result[1]
result[2] <= add_sub_sid:auto_generated.result[2]
result[3] <= add_sub_sid:auto_generated.result[3]
result[4] <= add_sub_sid:auto_generated.result[4]
result[5] <= add_sub_sid:auto_generated.result[5]
result[6] <= add_sub_sid:auto_generated.result[6]
result[7] <= add_sub_sid:auto_generated.result[7]
result[8] <= add_sub_sid:auto_generated.result[8]
result[9] <= add_sub_sid:auto_generated.result[9]
result[10] <= add_sub_sid:auto_generated.result[10]
result[11] <= add_sub_sid:auto_generated.result[11]
result[12] <= add_sub_sid:auto_generated.result[12]
result[13] <= add_sub_sid:auto_generated.result[13]
result[14] <= add_sub_sid:auto_generated.result[14]
result[15] <= add_sub_sid:auto_generated.result[15]
result[16] <= add_sub_sid:auto_generated.result[16]
result[17] <= add_sub_sid:auto_generated.result[17]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_sid:auto_generated
dataa[0] => op_1.IN34
dataa[1] => op_1.IN32
dataa[2] => op_1.IN30
dataa[3] => op_1.IN28
dataa[4] => op_1.IN26
dataa[5] => op_1.IN24
dataa[6] => op_1.IN22
dataa[7] => op_1.IN20
dataa[8] => op_1.IN18
dataa[9] => op_1.IN16
dataa[10] => op_1.IN14
dataa[11] => op_1.IN12
dataa[12] => op_1.IN10
dataa[13] => op_1.IN8
dataa[14] => op_1.IN6
dataa[15] => op_1.IN4
dataa[16] => op_1.IN2
dataa[17] => op_1.IN0
datab[0] => op_1.IN35
datab[1] => op_1.IN33
datab[2] => op_1.IN31
datab[3] => op_1.IN29
datab[4] => op_1.IN27
datab[5] => op_1.IN25
datab[6] => op_1.IN23
datab[7] => op_1.IN21
datab[8] => op_1.IN19
datab[9] => op_1.IN17
datab[10] => op_1.IN15
datab[11] => op_1.IN13
datab[12] => op_1.IN11
datab[13] => op_1.IN9
datab[14] => op_1.IN7
datab[15] => op_1.IN5
datab[16] => op_1.IN3
datab[17] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23
dataa[0] => add_sub_tid:auto_generated.dataa[0]
dataa[1] => add_sub_tid:auto_generated.dataa[1]
dataa[2] => add_sub_tid:auto_generated.dataa[2]
dataa[3] => add_sub_tid:auto_generated.dataa[3]
dataa[4] => add_sub_tid:auto_generated.dataa[4]
dataa[5] => add_sub_tid:auto_generated.dataa[5]
dataa[6] => add_sub_tid:auto_generated.dataa[6]
dataa[7] => add_sub_tid:auto_generated.dataa[7]
dataa[8] => add_sub_tid:auto_generated.dataa[8]
dataa[9] => add_sub_tid:auto_generated.dataa[9]
dataa[10] => add_sub_tid:auto_generated.dataa[10]
dataa[11] => add_sub_tid:auto_generated.dataa[11]
dataa[12] => add_sub_tid:auto_generated.dataa[12]
dataa[13] => add_sub_tid:auto_generated.dataa[13]
dataa[14] => add_sub_tid:auto_generated.dataa[14]
dataa[15] => add_sub_tid:auto_generated.dataa[15]
dataa[16] => add_sub_tid:auto_generated.dataa[16]
dataa[17] => add_sub_tid:auto_generated.dataa[17]
dataa[18] => add_sub_tid:auto_generated.dataa[18]
datab[0] => add_sub_tid:auto_generated.datab[0]
datab[1] => add_sub_tid:auto_generated.datab[1]
datab[2] => add_sub_tid:auto_generated.datab[2]
datab[3] => add_sub_tid:auto_generated.datab[3]
datab[4] => add_sub_tid:auto_generated.datab[4]
datab[5] => add_sub_tid:auto_generated.datab[5]
datab[6] => add_sub_tid:auto_generated.datab[6]
datab[7] => add_sub_tid:auto_generated.datab[7]
datab[8] => add_sub_tid:auto_generated.datab[8]
datab[9] => add_sub_tid:auto_generated.datab[9]
datab[10] => add_sub_tid:auto_generated.datab[10]
datab[11] => add_sub_tid:auto_generated.datab[11]
datab[12] => add_sub_tid:auto_generated.datab[12]
datab[13] => add_sub_tid:auto_generated.datab[13]
datab[14] => add_sub_tid:auto_generated.datab[14]
datab[15] => add_sub_tid:auto_generated.datab[15]
datab[16] => add_sub_tid:auto_generated.datab[16]
datab[17] => add_sub_tid:auto_generated.datab[17]
datab[18] => add_sub_tid:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tid:auto_generated.result[0]
result[1] <= add_sub_tid:auto_generated.result[1]
result[2] <= add_sub_tid:auto_generated.result[2]
result[3] <= add_sub_tid:auto_generated.result[3]
result[4] <= add_sub_tid:auto_generated.result[4]
result[5] <= add_sub_tid:auto_generated.result[5]
result[6] <= add_sub_tid:auto_generated.result[6]
result[7] <= add_sub_tid:auto_generated.result[7]
result[8] <= add_sub_tid:auto_generated.result[8]
result[9] <= add_sub_tid:auto_generated.result[9]
result[10] <= add_sub_tid:auto_generated.result[10]
result[11] <= add_sub_tid:auto_generated.result[11]
result[12] <= add_sub_tid:auto_generated.result[12]
result[13] <= add_sub_tid:auto_generated.result[13]
result[14] <= add_sub_tid:auto_generated.result[14]
result[15] <= add_sub_tid:auto_generated.result[15]
result[16] <= add_sub_tid:auto_generated.result[16]
result[17] <= add_sub_tid:auto_generated.result[17]
result[18] <= add_sub_tid:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_tid:auto_generated
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24
dataa[0] => add_sub_uid:auto_generated.dataa[0]
dataa[1] => add_sub_uid:auto_generated.dataa[1]
dataa[2] => add_sub_uid:auto_generated.dataa[2]
dataa[3] => add_sub_uid:auto_generated.dataa[3]
dataa[4] => add_sub_uid:auto_generated.dataa[4]
dataa[5] => add_sub_uid:auto_generated.dataa[5]
dataa[6] => add_sub_uid:auto_generated.dataa[6]
dataa[7] => add_sub_uid:auto_generated.dataa[7]
dataa[8] => add_sub_uid:auto_generated.dataa[8]
dataa[9] => add_sub_uid:auto_generated.dataa[9]
dataa[10] => add_sub_uid:auto_generated.dataa[10]
dataa[11] => add_sub_uid:auto_generated.dataa[11]
dataa[12] => add_sub_uid:auto_generated.dataa[12]
dataa[13] => add_sub_uid:auto_generated.dataa[13]
dataa[14] => add_sub_uid:auto_generated.dataa[14]
dataa[15] => add_sub_uid:auto_generated.dataa[15]
dataa[16] => add_sub_uid:auto_generated.dataa[16]
dataa[17] => add_sub_uid:auto_generated.dataa[17]
dataa[18] => add_sub_uid:auto_generated.dataa[18]
dataa[19] => add_sub_uid:auto_generated.dataa[19]
datab[0] => add_sub_uid:auto_generated.datab[0]
datab[1] => add_sub_uid:auto_generated.datab[1]
datab[2] => add_sub_uid:auto_generated.datab[2]
datab[3] => add_sub_uid:auto_generated.datab[3]
datab[4] => add_sub_uid:auto_generated.datab[4]
datab[5] => add_sub_uid:auto_generated.datab[5]
datab[6] => add_sub_uid:auto_generated.datab[6]
datab[7] => add_sub_uid:auto_generated.datab[7]
datab[8] => add_sub_uid:auto_generated.datab[8]
datab[9] => add_sub_uid:auto_generated.datab[9]
datab[10] => add_sub_uid:auto_generated.datab[10]
datab[11] => add_sub_uid:auto_generated.datab[11]
datab[12] => add_sub_uid:auto_generated.datab[12]
datab[13] => add_sub_uid:auto_generated.datab[13]
datab[14] => add_sub_uid:auto_generated.datab[14]
datab[15] => add_sub_uid:auto_generated.datab[15]
datab[16] => add_sub_uid:auto_generated.datab[16]
datab[17] => add_sub_uid:auto_generated.datab[17]
datab[18] => add_sub_uid:auto_generated.datab[18]
datab[19] => add_sub_uid:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uid:auto_generated.result[0]
result[1] <= add_sub_uid:auto_generated.result[1]
result[2] <= add_sub_uid:auto_generated.result[2]
result[3] <= add_sub_uid:auto_generated.result[3]
result[4] <= add_sub_uid:auto_generated.result[4]
result[5] <= add_sub_uid:auto_generated.result[5]
result[6] <= add_sub_uid:auto_generated.result[6]
result[7] <= add_sub_uid:auto_generated.result[7]
result[8] <= add_sub_uid:auto_generated.result[8]
result[9] <= add_sub_uid:auto_generated.result[9]
result[10] <= add_sub_uid:auto_generated.result[10]
result[11] <= add_sub_uid:auto_generated.result[11]
result[12] <= add_sub_uid:auto_generated.result[12]
result[13] <= add_sub_uid:auto_generated.result[13]
result[14] <= add_sub_uid:auto_generated.result[14]
result[15] <= add_sub_uid:auto_generated.result[15]
result[16] <= add_sub_uid:auto_generated.result[16]
result[17] <= add_sub_uid:auto_generated.result[17]
result[18] <= add_sub_uid:auto_generated.result[18]
result[19] <= add_sub_uid:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_uid:auto_generated
dataa[0] => op_1.IN38
dataa[1] => op_1.IN36
dataa[2] => op_1.IN34
dataa[3] => op_1.IN32
dataa[4] => op_1.IN30
dataa[5] => op_1.IN28
dataa[6] => op_1.IN26
dataa[7] => op_1.IN24
dataa[8] => op_1.IN22
dataa[9] => op_1.IN20
dataa[10] => op_1.IN18
dataa[11] => op_1.IN16
dataa[12] => op_1.IN14
dataa[13] => op_1.IN12
dataa[14] => op_1.IN10
dataa[15] => op_1.IN8
dataa[16] => op_1.IN6
dataa[17] => op_1.IN4
dataa[18] => op_1.IN2
dataa[19] => op_1.IN0
datab[0] => op_1.IN39
datab[1] => op_1.IN37
datab[2] => op_1.IN35
datab[3] => op_1.IN33
datab[4] => op_1.IN31
datab[5] => op_1.IN29
datab[6] => op_1.IN27
datab[7] => op_1.IN25
datab[8] => op_1.IN23
datab[9] => op_1.IN21
datab[10] => op_1.IN19
datab[11] => op_1.IN17
datab[12] => op_1.IN15
datab[13] => op_1.IN13
datab[14] => op_1.IN11
datab[15] => op_1.IN9
datab[16] => op_1.IN7
datab[17] => op_1.IN5
datab[18] => op_1.IN3
datab[19] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25
dataa[0] => add_sub_vid:auto_generated.dataa[0]
dataa[1] => add_sub_vid:auto_generated.dataa[1]
dataa[2] => add_sub_vid:auto_generated.dataa[2]
dataa[3] => add_sub_vid:auto_generated.dataa[3]
dataa[4] => add_sub_vid:auto_generated.dataa[4]
dataa[5] => add_sub_vid:auto_generated.dataa[5]
dataa[6] => add_sub_vid:auto_generated.dataa[6]
dataa[7] => add_sub_vid:auto_generated.dataa[7]
dataa[8] => add_sub_vid:auto_generated.dataa[8]
dataa[9] => add_sub_vid:auto_generated.dataa[9]
dataa[10] => add_sub_vid:auto_generated.dataa[10]
dataa[11] => add_sub_vid:auto_generated.dataa[11]
dataa[12] => add_sub_vid:auto_generated.dataa[12]
dataa[13] => add_sub_vid:auto_generated.dataa[13]
dataa[14] => add_sub_vid:auto_generated.dataa[14]
dataa[15] => add_sub_vid:auto_generated.dataa[15]
dataa[16] => add_sub_vid:auto_generated.dataa[16]
dataa[17] => add_sub_vid:auto_generated.dataa[17]
dataa[18] => add_sub_vid:auto_generated.dataa[18]
dataa[19] => add_sub_vid:auto_generated.dataa[19]
dataa[20] => add_sub_vid:auto_generated.dataa[20]
datab[0] => add_sub_vid:auto_generated.datab[0]
datab[1] => add_sub_vid:auto_generated.datab[1]
datab[2] => add_sub_vid:auto_generated.datab[2]
datab[3] => add_sub_vid:auto_generated.datab[3]
datab[4] => add_sub_vid:auto_generated.datab[4]
datab[5] => add_sub_vid:auto_generated.datab[5]
datab[6] => add_sub_vid:auto_generated.datab[6]
datab[7] => add_sub_vid:auto_generated.datab[7]
datab[8] => add_sub_vid:auto_generated.datab[8]
datab[9] => add_sub_vid:auto_generated.datab[9]
datab[10] => add_sub_vid:auto_generated.datab[10]
datab[11] => add_sub_vid:auto_generated.datab[11]
datab[12] => add_sub_vid:auto_generated.datab[12]
datab[13] => add_sub_vid:auto_generated.datab[13]
datab[14] => add_sub_vid:auto_generated.datab[14]
datab[15] => add_sub_vid:auto_generated.datab[15]
datab[16] => add_sub_vid:auto_generated.datab[16]
datab[17] => add_sub_vid:auto_generated.datab[17]
datab[18] => add_sub_vid:auto_generated.datab[18]
datab[19] => add_sub_vid:auto_generated.datab[19]
datab[20] => add_sub_vid:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vid:auto_generated.result[0]
result[1] <= add_sub_vid:auto_generated.result[1]
result[2] <= add_sub_vid:auto_generated.result[2]
result[3] <= add_sub_vid:auto_generated.result[3]
result[4] <= add_sub_vid:auto_generated.result[4]
result[5] <= add_sub_vid:auto_generated.result[5]
result[6] <= add_sub_vid:auto_generated.result[6]
result[7] <= add_sub_vid:auto_generated.result[7]
result[8] <= add_sub_vid:auto_generated.result[8]
result[9] <= add_sub_vid:auto_generated.result[9]
result[10] <= add_sub_vid:auto_generated.result[10]
result[11] <= add_sub_vid:auto_generated.result[11]
result[12] <= add_sub_vid:auto_generated.result[12]
result[13] <= add_sub_vid:auto_generated.result[13]
result[14] <= add_sub_vid:auto_generated.result[14]
result[15] <= add_sub_vid:auto_generated.result[15]
result[16] <= add_sub_vid:auto_generated.result[16]
result[17] <= add_sub_vid:auto_generated.result[17]
result[18] <= add_sub_vid:auto_generated.result[18]
result[19] <= add_sub_vid:auto_generated.result[19]
result[20] <= add_sub_vid:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_vid:auto_generated
dataa[0] => op_1.IN40
dataa[1] => op_1.IN38
dataa[2] => op_1.IN36
dataa[3] => op_1.IN34
dataa[4] => op_1.IN32
dataa[5] => op_1.IN30
dataa[6] => op_1.IN28
dataa[7] => op_1.IN26
dataa[8] => op_1.IN24
dataa[9] => op_1.IN22
dataa[10] => op_1.IN20
dataa[11] => op_1.IN18
dataa[12] => op_1.IN16
dataa[13] => op_1.IN14
dataa[14] => op_1.IN12
dataa[15] => op_1.IN10
dataa[16] => op_1.IN8
dataa[17] => op_1.IN6
dataa[18] => op_1.IN4
dataa[19] => op_1.IN2
dataa[20] => op_1.IN0
datab[0] => op_1.IN41
datab[1] => op_1.IN39
datab[2] => op_1.IN37
datab[3] => op_1.IN35
datab[4] => op_1.IN33
datab[5] => op_1.IN31
datab[6] => op_1.IN29
datab[7] => op_1.IN27
datab[8] => op_1.IN25
datab[9] => op_1.IN23
datab[10] => op_1.IN21
datab[11] => op_1.IN19
datab[12] => op_1.IN17
datab[13] => op_1.IN15
datab[14] => op_1.IN13
datab[15] => op_1.IN11
datab[16] => op_1.IN9
datab[17] => op_1.IN7
datab[18] => op_1.IN5
datab[19] => op_1.IN3
datab[20] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26
dataa[0] => add_sub_0jd:auto_generated.dataa[0]
dataa[1] => add_sub_0jd:auto_generated.dataa[1]
dataa[2] => add_sub_0jd:auto_generated.dataa[2]
dataa[3] => add_sub_0jd:auto_generated.dataa[3]
dataa[4] => add_sub_0jd:auto_generated.dataa[4]
dataa[5] => add_sub_0jd:auto_generated.dataa[5]
dataa[6] => add_sub_0jd:auto_generated.dataa[6]
dataa[7] => add_sub_0jd:auto_generated.dataa[7]
dataa[8] => add_sub_0jd:auto_generated.dataa[8]
dataa[9] => add_sub_0jd:auto_generated.dataa[9]
dataa[10] => add_sub_0jd:auto_generated.dataa[10]
dataa[11] => add_sub_0jd:auto_generated.dataa[11]
dataa[12] => add_sub_0jd:auto_generated.dataa[12]
dataa[13] => add_sub_0jd:auto_generated.dataa[13]
dataa[14] => add_sub_0jd:auto_generated.dataa[14]
dataa[15] => add_sub_0jd:auto_generated.dataa[15]
dataa[16] => add_sub_0jd:auto_generated.dataa[16]
dataa[17] => add_sub_0jd:auto_generated.dataa[17]
dataa[18] => add_sub_0jd:auto_generated.dataa[18]
dataa[19] => add_sub_0jd:auto_generated.dataa[19]
dataa[20] => add_sub_0jd:auto_generated.dataa[20]
dataa[21] => add_sub_0jd:auto_generated.dataa[21]
datab[0] => add_sub_0jd:auto_generated.datab[0]
datab[1] => add_sub_0jd:auto_generated.datab[1]
datab[2] => add_sub_0jd:auto_generated.datab[2]
datab[3] => add_sub_0jd:auto_generated.datab[3]
datab[4] => add_sub_0jd:auto_generated.datab[4]
datab[5] => add_sub_0jd:auto_generated.datab[5]
datab[6] => add_sub_0jd:auto_generated.datab[6]
datab[7] => add_sub_0jd:auto_generated.datab[7]
datab[8] => add_sub_0jd:auto_generated.datab[8]
datab[9] => add_sub_0jd:auto_generated.datab[9]
datab[10] => add_sub_0jd:auto_generated.datab[10]
datab[11] => add_sub_0jd:auto_generated.datab[11]
datab[12] => add_sub_0jd:auto_generated.datab[12]
datab[13] => add_sub_0jd:auto_generated.datab[13]
datab[14] => add_sub_0jd:auto_generated.datab[14]
datab[15] => add_sub_0jd:auto_generated.datab[15]
datab[16] => add_sub_0jd:auto_generated.datab[16]
datab[17] => add_sub_0jd:auto_generated.datab[17]
datab[18] => add_sub_0jd:auto_generated.datab[18]
datab[19] => add_sub_0jd:auto_generated.datab[19]
datab[20] => add_sub_0jd:auto_generated.datab[20]
datab[21] => add_sub_0jd:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0jd:auto_generated.result[0]
result[1] <= add_sub_0jd:auto_generated.result[1]
result[2] <= add_sub_0jd:auto_generated.result[2]
result[3] <= add_sub_0jd:auto_generated.result[3]
result[4] <= add_sub_0jd:auto_generated.result[4]
result[5] <= add_sub_0jd:auto_generated.result[5]
result[6] <= add_sub_0jd:auto_generated.result[6]
result[7] <= add_sub_0jd:auto_generated.result[7]
result[8] <= add_sub_0jd:auto_generated.result[8]
result[9] <= add_sub_0jd:auto_generated.result[9]
result[10] <= add_sub_0jd:auto_generated.result[10]
result[11] <= add_sub_0jd:auto_generated.result[11]
result[12] <= add_sub_0jd:auto_generated.result[12]
result[13] <= add_sub_0jd:auto_generated.result[13]
result[14] <= add_sub_0jd:auto_generated.result[14]
result[15] <= add_sub_0jd:auto_generated.result[15]
result[16] <= add_sub_0jd:auto_generated.result[16]
result[17] <= add_sub_0jd:auto_generated.result[17]
result[18] <= add_sub_0jd:auto_generated.result[18]
result[19] <= add_sub_0jd:auto_generated.result[19]
result[20] <= add_sub_0jd:auto_generated.result[20]
result[21] <= add_sub_0jd:auto_generated.result[21]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_0jd:auto_generated
dataa[0] => op_1.IN42
dataa[1] => op_1.IN40
dataa[2] => op_1.IN38
dataa[3] => op_1.IN36
dataa[4] => op_1.IN34
dataa[5] => op_1.IN32
dataa[6] => op_1.IN30
dataa[7] => op_1.IN28
dataa[8] => op_1.IN26
dataa[9] => op_1.IN24
dataa[10] => op_1.IN22
dataa[11] => op_1.IN20
dataa[12] => op_1.IN18
dataa[13] => op_1.IN16
dataa[14] => op_1.IN14
dataa[15] => op_1.IN12
dataa[16] => op_1.IN10
dataa[17] => op_1.IN8
dataa[18] => op_1.IN6
dataa[19] => op_1.IN4
dataa[20] => op_1.IN2
dataa[21] => op_1.IN0
datab[0] => op_1.IN43
datab[1] => op_1.IN41
datab[2] => op_1.IN39
datab[3] => op_1.IN37
datab[4] => op_1.IN35
datab[5] => op_1.IN33
datab[6] => op_1.IN31
datab[7] => op_1.IN29
datab[8] => op_1.IN27
datab[9] => op_1.IN25
datab[10] => op_1.IN23
datab[11] => op_1.IN21
datab[12] => op_1.IN19
datab[13] => op_1.IN17
datab[14] => op_1.IN15
datab[15] => op_1.IN13
datab[16] => op_1.IN11
datab[17] => op_1.IN9
datab[18] => op_1.IN7
datab[19] => op_1.IN5
datab[20] => op_1.IN3
datab[21] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27
dataa[0] => add_sub_1jd:auto_generated.dataa[0]
dataa[1] => add_sub_1jd:auto_generated.dataa[1]
dataa[2] => add_sub_1jd:auto_generated.dataa[2]
dataa[3] => add_sub_1jd:auto_generated.dataa[3]
dataa[4] => add_sub_1jd:auto_generated.dataa[4]
dataa[5] => add_sub_1jd:auto_generated.dataa[5]
dataa[6] => add_sub_1jd:auto_generated.dataa[6]
dataa[7] => add_sub_1jd:auto_generated.dataa[7]
dataa[8] => add_sub_1jd:auto_generated.dataa[8]
dataa[9] => add_sub_1jd:auto_generated.dataa[9]
dataa[10] => add_sub_1jd:auto_generated.dataa[10]
dataa[11] => add_sub_1jd:auto_generated.dataa[11]
dataa[12] => add_sub_1jd:auto_generated.dataa[12]
dataa[13] => add_sub_1jd:auto_generated.dataa[13]
dataa[14] => add_sub_1jd:auto_generated.dataa[14]
dataa[15] => add_sub_1jd:auto_generated.dataa[15]
dataa[16] => add_sub_1jd:auto_generated.dataa[16]
dataa[17] => add_sub_1jd:auto_generated.dataa[17]
dataa[18] => add_sub_1jd:auto_generated.dataa[18]
dataa[19] => add_sub_1jd:auto_generated.dataa[19]
dataa[20] => add_sub_1jd:auto_generated.dataa[20]
dataa[21] => add_sub_1jd:auto_generated.dataa[21]
dataa[22] => add_sub_1jd:auto_generated.dataa[22]
datab[0] => add_sub_1jd:auto_generated.datab[0]
datab[1] => add_sub_1jd:auto_generated.datab[1]
datab[2] => add_sub_1jd:auto_generated.datab[2]
datab[3] => add_sub_1jd:auto_generated.datab[3]
datab[4] => add_sub_1jd:auto_generated.datab[4]
datab[5] => add_sub_1jd:auto_generated.datab[5]
datab[6] => add_sub_1jd:auto_generated.datab[6]
datab[7] => add_sub_1jd:auto_generated.datab[7]
datab[8] => add_sub_1jd:auto_generated.datab[8]
datab[9] => add_sub_1jd:auto_generated.datab[9]
datab[10] => add_sub_1jd:auto_generated.datab[10]
datab[11] => add_sub_1jd:auto_generated.datab[11]
datab[12] => add_sub_1jd:auto_generated.datab[12]
datab[13] => add_sub_1jd:auto_generated.datab[13]
datab[14] => add_sub_1jd:auto_generated.datab[14]
datab[15] => add_sub_1jd:auto_generated.datab[15]
datab[16] => add_sub_1jd:auto_generated.datab[16]
datab[17] => add_sub_1jd:auto_generated.datab[17]
datab[18] => add_sub_1jd:auto_generated.datab[18]
datab[19] => add_sub_1jd:auto_generated.datab[19]
datab[20] => add_sub_1jd:auto_generated.datab[20]
datab[21] => add_sub_1jd:auto_generated.datab[21]
datab[22] => add_sub_1jd:auto_generated.datab[22]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1jd:auto_generated.result[0]
result[1] <= add_sub_1jd:auto_generated.result[1]
result[2] <= add_sub_1jd:auto_generated.result[2]
result[3] <= add_sub_1jd:auto_generated.result[3]
result[4] <= add_sub_1jd:auto_generated.result[4]
result[5] <= add_sub_1jd:auto_generated.result[5]
result[6] <= add_sub_1jd:auto_generated.result[6]
result[7] <= add_sub_1jd:auto_generated.result[7]
result[8] <= add_sub_1jd:auto_generated.result[8]
result[9] <= add_sub_1jd:auto_generated.result[9]
result[10] <= add_sub_1jd:auto_generated.result[10]
result[11] <= add_sub_1jd:auto_generated.result[11]
result[12] <= add_sub_1jd:auto_generated.result[12]
result[13] <= add_sub_1jd:auto_generated.result[13]
result[14] <= add_sub_1jd:auto_generated.result[14]
result[15] <= add_sub_1jd:auto_generated.result[15]
result[16] <= add_sub_1jd:auto_generated.result[16]
result[17] <= add_sub_1jd:auto_generated.result[17]
result[18] <= add_sub_1jd:auto_generated.result[18]
result[19] <= add_sub_1jd:auto_generated.result[19]
result[20] <= add_sub_1jd:auto_generated.result[20]
result[21] <= add_sub_1jd:auto_generated.result[21]
result[22] <= add_sub_1jd:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_1jd:auto_generated
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
datab[22] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28
dataa[0] => add_sub_2jd:auto_generated.dataa[0]
dataa[1] => add_sub_2jd:auto_generated.dataa[1]
dataa[2] => add_sub_2jd:auto_generated.dataa[2]
dataa[3] => add_sub_2jd:auto_generated.dataa[3]
dataa[4] => add_sub_2jd:auto_generated.dataa[4]
dataa[5] => add_sub_2jd:auto_generated.dataa[5]
dataa[6] => add_sub_2jd:auto_generated.dataa[6]
dataa[7] => add_sub_2jd:auto_generated.dataa[7]
dataa[8] => add_sub_2jd:auto_generated.dataa[8]
dataa[9] => add_sub_2jd:auto_generated.dataa[9]
dataa[10] => add_sub_2jd:auto_generated.dataa[10]
dataa[11] => add_sub_2jd:auto_generated.dataa[11]
dataa[12] => add_sub_2jd:auto_generated.dataa[12]
dataa[13] => add_sub_2jd:auto_generated.dataa[13]
dataa[14] => add_sub_2jd:auto_generated.dataa[14]
dataa[15] => add_sub_2jd:auto_generated.dataa[15]
dataa[16] => add_sub_2jd:auto_generated.dataa[16]
dataa[17] => add_sub_2jd:auto_generated.dataa[17]
dataa[18] => add_sub_2jd:auto_generated.dataa[18]
dataa[19] => add_sub_2jd:auto_generated.dataa[19]
dataa[20] => add_sub_2jd:auto_generated.dataa[20]
dataa[21] => add_sub_2jd:auto_generated.dataa[21]
dataa[22] => add_sub_2jd:auto_generated.dataa[22]
dataa[23] => add_sub_2jd:auto_generated.dataa[23]
datab[0] => add_sub_2jd:auto_generated.datab[0]
datab[1] => add_sub_2jd:auto_generated.datab[1]
datab[2] => add_sub_2jd:auto_generated.datab[2]
datab[3] => add_sub_2jd:auto_generated.datab[3]
datab[4] => add_sub_2jd:auto_generated.datab[4]
datab[5] => add_sub_2jd:auto_generated.datab[5]
datab[6] => add_sub_2jd:auto_generated.datab[6]
datab[7] => add_sub_2jd:auto_generated.datab[7]
datab[8] => add_sub_2jd:auto_generated.datab[8]
datab[9] => add_sub_2jd:auto_generated.datab[9]
datab[10] => add_sub_2jd:auto_generated.datab[10]
datab[11] => add_sub_2jd:auto_generated.datab[11]
datab[12] => add_sub_2jd:auto_generated.datab[12]
datab[13] => add_sub_2jd:auto_generated.datab[13]
datab[14] => add_sub_2jd:auto_generated.datab[14]
datab[15] => add_sub_2jd:auto_generated.datab[15]
datab[16] => add_sub_2jd:auto_generated.datab[16]
datab[17] => add_sub_2jd:auto_generated.datab[17]
datab[18] => add_sub_2jd:auto_generated.datab[18]
datab[19] => add_sub_2jd:auto_generated.datab[19]
datab[20] => add_sub_2jd:auto_generated.datab[20]
datab[21] => add_sub_2jd:auto_generated.datab[21]
datab[22] => add_sub_2jd:auto_generated.datab[22]
datab[23] => add_sub_2jd:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2jd:auto_generated.result[0]
result[1] <= add_sub_2jd:auto_generated.result[1]
result[2] <= add_sub_2jd:auto_generated.result[2]
result[3] <= add_sub_2jd:auto_generated.result[3]
result[4] <= add_sub_2jd:auto_generated.result[4]
result[5] <= add_sub_2jd:auto_generated.result[5]
result[6] <= add_sub_2jd:auto_generated.result[6]
result[7] <= add_sub_2jd:auto_generated.result[7]
result[8] <= add_sub_2jd:auto_generated.result[8]
result[9] <= add_sub_2jd:auto_generated.result[9]
result[10] <= add_sub_2jd:auto_generated.result[10]
result[11] <= add_sub_2jd:auto_generated.result[11]
result[12] <= add_sub_2jd:auto_generated.result[12]
result[13] <= add_sub_2jd:auto_generated.result[13]
result[14] <= add_sub_2jd:auto_generated.result[14]
result[15] <= add_sub_2jd:auto_generated.result[15]
result[16] <= add_sub_2jd:auto_generated.result[16]
result[17] <= add_sub_2jd:auto_generated.result[17]
result[18] <= add_sub_2jd:auto_generated.result[18]
result[19] <= add_sub_2jd:auto_generated.result[19]
result[20] <= add_sub_2jd:auto_generated.result[20]
result[21] <= add_sub_2jd:auto_generated.result[21]
result[22] <= add_sub_2jd:auto_generated.result[22]
result[23] <= add_sub_2jd:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_2jd:auto_generated
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4
dataa[0] => add_sub_6hd:auto_generated.dataa[0]
dataa[1] => add_sub_6hd:auto_generated.dataa[1]
dataa[2] => add_sub_6hd:auto_generated.dataa[2]
datab[0] => add_sub_6hd:auto_generated.datab[0]
datab[1] => add_sub_6hd:auto_generated.datab[1]
datab[2] => add_sub_6hd:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_6hd:auto_generated.result[0]
result[1] <= add_sub_6hd:auto_generated.result[1]
result[2] <= add_sub_6hd:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub4|add_sub_6hd:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5
dataa[0] => add_sub_7hd:auto_generated.dataa[0]
dataa[1] => add_sub_7hd:auto_generated.dataa[1]
dataa[2] => add_sub_7hd:auto_generated.dataa[2]
dataa[3] => add_sub_7hd:auto_generated.dataa[3]
datab[0] => add_sub_7hd:auto_generated.datab[0]
datab[1] => add_sub_7hd:auto_generated.datab[1]
datab[2] => add_sub_7hd:auto_generated.datab[2]
datab[3] => add_sub_7hd:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7hd:auto_generated.result[0]
result[1] <= add_sub_7hd:auto_generated.result[1]
result[2] <= add_sub_7hd:auto_generated.result[2]
result[3] <= add_sub_7hd:auto_generated.result[3]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_7hd:auto_generated
dataa[0] => op_1.IN6
dataa[1] => op_1.IN4
dataa[2] => op_1.IN2
dataa[3] => op_1.IN0
datab[0] => op_1.IN7
datab[1] => op_1.IN5
datab[2] => op_1.IN3
datab[3] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6
dataa[0] => add_sub_8hd:auto_generated.dataa[0]
dataa[1] => add_sub_8hd:auto_generated.dataa[1]
dataa[2] => add_sub_8hd:auto_generated.dataa[2]
dataa[3] => add_sub_8hd:auto_generated.dataa[3]
dataa[4] => add_sub_8hd:auto_generated.dataa[4]
datab[0] => add_sub_8hd:auto_generated.datab[0]
datab[1] => add_sub_8hd:auto_generated.datab[1]
datab[2] => add_sub_8hd:auto_generated.datab[2]
datab[3] => add_sub_8hd:auto_generated.datab[3]
datab[4] => add_sub_8hd:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8hd:auto_generated.result[0]
result[1] <= add_sub_8hd:auto_generated.result[1]
result[2] <= add_sub_8hd:auto_generated.result[2]
result[3] <= add_sub_8hd:auto_generated.result[3]
result[4] <= add_sub_8hd:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_8hd:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7
dataa[0] => add_sub_9hd:auto_generated.dataa[0]
dataa[1] => add_sub_9hd:auto_generated.dataa[1]
dataa[2] => add_sub_9hd:auto_generated.dataa[2]
dataa[3] => add_sub_9hd:auto_generated.dataa[3]
dataa[4] => add_sub_9hd:auto_generated.dataa[4]
dataa[5] => add_sub_9hd:auto_generated.dataa[5]
datab[0] => add_sub_9hd:auto_generated.datab[0]
datab[1] => add_sub_9hd:auto_generated.datab[1]
datab[2] => add_sub_9hd:auto_generated.datab[2]
datab[3] => add_sub_9hd:auto_generated.datab[3]
datab[4] => add_sub_9hd:auto_generated.datab[4]
datab[5] => add_sub_9hd:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9hd:auto_generated.result[0]
result[1] <= add_sub_9hd:auto_generated.result[1]
result[2] <= add_sub_9hd:auto_generated.result[2]
result[3] <= add_sub_9hd:auto_generated.result[3]
result[4] <= add_sub_9hd:auto_generated.result[4]
result[5] <= add_sub_9hd:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_9hd:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8
dataa[0] => add_sub_ahd:auto_generated.dataa[0]
dataa[1] => add_sub_ahd:auto_generated.dataa[1]
dataa[2] => add_sub_ahd:auto_generated.dataa[2]
dataa[3] => add_sub_ahd:auto_generated.dataa[3]
dataa[4] => add_sub_ahd:auto_generated.dataa[4]
dataa[5] => add_sub_ahd:auto_generated.dataa[5]
dataa[6] => add_sub_ahd:auto_generated.dataa[6]
datab[0] => add_sub_ahd:auto_generated.datab[0]
datab[1] => add_sub_ahd:auto_generated.datab[1]
datab[2] => add_sub_ahd:auto_generated.datab[2]
datab[3] => add_sub_ahd:auto_generated.datab[3]
datab[4] => add_sub_ahd:auto_generated.datab[4]
datab[5] => add_sub_ahd:auto_generated.datab[5]
datab[6] => add_sub_ahd:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ahd:auto_generated.result[0]
result[1] <= add_sub_ahd:auto_generated.result[1]
result[2] <= add_sub_ahd:auto_generated.result[2]
result[3] <= add_sub_ahd:auto_generated.result[3]
result[4] <= add_sub_ahd:auto_generated.result[4]
result[5] <= add_sub_ahd:auto_generated.result[5]
result[6] <= add_sub_ahd:auto_generated.result[6]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_ahd:auto_generated
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
dataa[6] => op_1.IN0
datab[0] => op_1.IN13
datab[1] => op_1.IN11
datab[2] => op_1.IN9
datab[3] => op_1.IN7
datab[4] => op_1.IN5
datab[5] => op_1.IN3
datab[6] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9
dataa[0] => add_sub_bhd:auto_generated.dataa[0]
dataa[1] => add_sub_bhd:auto_generated.dataa[1]
dataa[2] => add_sub_bhd:auto_generated.dataa[2]
dataa[3] => add_sub_bhd:auto_generated.dataa[3]
dataa[4] => add_sub_bhd:auto_generated.dataa[4]
dataa[5] => add_sub_bhd:auto_generated.dataa[5]
dataa[6] => add_sub_bhd:auto_generated.dataa[6]
dataa[7] => add_sub_bhd:auto_generated.dataa[7]
datab[0] => add_sub_bhd:auto_generated.datab[0]
datab[1] => add_sub_bhd:auto_generated.datab[1]
datab[2] => add_sub_bhd:auto_generated.datab[2]
datab[3] => add_sub_bhd:auto_generated.datab[3]
datab[4] => add_sub_bhd:auto_generated.datab[4]
datab[5] => add_sub_bhd:auto_generated.datab[5]
datab[6] => add_sub_bhd:auto_generated.datab[6]
datab[7] => add_sub_bhd:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bhd:auto_generated.result[0]
result[1] <= add_sub_bhd:auto_generated.result[1]
result[2] <= add_sub_bhd:auto_generated.result[2]
result[3] <= add_sub_bhd:auto_generated.result[3]
result[4] <= add_sub_bhd:auto_generated.result[4]
result[5] <= add_sub_bhd:auto_generated.result[5]
result[6] <= add_sub_bhd:auto_generated.result[6]
result[7] <= add_sub_bhd:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_bhd:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_chd:auto_generated.dataa[0]
dataa[1] => add_sub_chd:auto_generated.dataa[1]
dataa[2] => add_sub_chd:auto_generated.dataa[2]
dataa[3] => add_sub_chd:auto_generated.dataa[3]
dataa[4] => add_sub_chd:auto_generated.dataa[4]
dataa[5] => add_sub_chd:auto_generated.dataa[5]
dataa[6] => add_sub_chd:auto_generated.dataa[6]
dataa[7] => add_sub_chd:auto_generated.dataa[7]
dataa[8] => add_sub_chd:auto_generated.dataa[8]
datab[0] => add_sub_chd:auto_generated.datab[0]
datab[1] => add_sub_chd:auto_generated.datab[1]
datab[2] => add_sub_chd:auto_generated.datab[2]
datab[3] => add_sub_chd:auto_generated.datab[3]
datab[4] => add_sub_chd:auto_generated.datab[4]
datab[5] => add_sub_chd:auto_generated.datab[5]
datab[6] => add_sub_chd:auto_generated.datab[6]
datab[7] => add_sub_chd:auto_generated.datab[7]
datab[8] => add_sub_chd:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_chd:auto_generated.result[0]
result[1] <= add_sub_chd:auto_generated.result[1]
result[2] <= add_sub_chd:auto_generated.result[2]
result[3] <= add_sub_chd:auto_generated.result[3]
result[4] <= add_sub_chd:auto_generated.result[4]
result[5] <= add_sub_chd:auto_generated.result[5]
result[6] <= add_sub_chd:auto_generated.result[6]
result[7] <= add_sub_chd:auto_generated.result[7]
result[8] <= add_sub_chd:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub1|add_sub_chd:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_1jd:auto_generated.dataa[0]
dataa[1] => add_sub_1jd:auto_generated.dataa[1]
dataa[2] => add_sub_1jd:auto_generated.dataa[2]
dataa[3] => add_sub_1jd:auto_generated.dataa[3]
dataa[4] => add_sub_1jd:auto_generated.dataa[4]
dataa[5] => add_sub_1jd:auto_generated.dataa[5]
dataa[6] => add_sub_1jd:auto_generated.dataa[6]
dataa[7] => add_sub_1jd:auto_generated.dataa[7]
dataa[8] => add_sub_1jd:auto_generated.dataa[8]
dataa[9] => add_sub_1jd:auto_generated.dataa[9]
dataa[10] => add_sub_1jd:auto_generated.dataa[10]
dataa[11] => add_sub_1jd:auto_generated.dataa[11]
dataa[12] => add_sub_1jd:auto_generated.dataa[12]
dataa[13] => add_sub_1jd:auto_generated.dataa[13]
dataa[14] => add_sub_1jd:auto_generated.dataa[14]
dataa[15] => add_sub_1jd:auto_generated.dataa[15]
dataa[16] => add_sub_1jd:auto_generated.dataa[16]
dataa[17] => add_sub_1jd:auto_generated.dataa[17]
dataa[18] => add_sub_1jd:auto_generated.dataa[18]
dataa[19] => add_sub_1jd:auto_generated.dataa[19]
dataa[20] => add_sub_1jd:auto_generated.dataa[20]
dataa[21] => add_sub_1jd:auto_generated.dataa[21]
dataa[22] => add_sub_1jd:auto_generated.dataa[22]
datab[0] => add_sub_1jd:auto_generated.datab[0]
datab[1] => add_sub_1jd:auto_generated.datab[1]
datab[2] => add_sub_1jd:auto_generated.datab[2]
datab[3] => add_sub_1jd:auto_generated.datab[3]
datab[4] => add_sub_1jd:auto_generated.datab[4]
datab[5] => add_sub_1jd:auto_generated.datab[5]
datab[6] => add_sub_1jd:auto_generated.datab[6]
datab[7] => add_sub_1jd:auto_generated.datab[7]
datab[8] => add_sub_1jd:auto_generated.datab[8]
datab[9] => add_sub_1jd:auto_generated.datab[9]
datab[10] => add_sub_1jd:auto_generated.datab[10]
datab[11] => add_sub_1jd:auto_generated.datab[11]
datab[12] => add_sub_1jd:auto_generated.datab[12]
datab[13] => add_sub_1jd:auto_generated.datab[13]
datab[14] => add_sub_1jd:auto_generated.datab[14]
datab[15] => add_sub_1jd:auto_generated.datab[15]
datab[16] => add_sub_1jd:auto_generated.datab[16]
datab[17] => add_sub_1jd:auto_generated.datab[17]
datab[18] => add_sub_1jd:auto_generated.datab[18]
datab[19] => add_sub_1jd:auto_generated.datab[19]
datab[20] => add_sub_1jd:auto_generated.datab[20]
datab[21] => add_sub_1jd:auto_generated.datab[21]
datab[22] => add_sub_1jd:auto_generated.datab[22]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1jd:auto_generated.result[0]
result[1] <= add_sub_1jd:auto_generated.result[1]
result[2] <= add_sub_1jd:auto_generated.result[2]
result[3] <= add_sub_1jd:auto_generated.result[3]
result[4] <= add_sub_1jd:auto_generated.result[4]
result[5] <= add_sub_1jd:auto_generated.result[5]
result[6] <= add_sub_1jd:auto_generated.result[6]
result[7] <= add_sub_1jd:auto_generated.result[7]
result[8] <= add_sub_1jd:auto_generated.result[8]
result[9] <= add_sub_1jd:auto_generated.result[9]
result[10] <= add_sub_1jd:auto_generated.result[10]
result[11] <= add_sub_1jd:auto_generated.result[11]
result[12] <= add_sub_1jd:auto_generated.result[12]
result[13] <= add_sub_1jd:auto_generated.result[13]
result[14] <= add_sub_1jd:auto_generated.result[14]
result[15] <= add_sub_1jd:auto_generated.result[15]
result[16] <= add_sub_1jd:auto_generated.result[16]
result[17] <= add_sub_1jd:auto_generated.result[17]
result[18] <= add_sub_1jd:auto_generated.result[18]
result[19] <= add_sub_1jd:auto_generated.result[19]
result[20] <= add_sub_1jd:auto_generated.result[20]
result[21] <= add_sub_1jd:auto_generated.result[21]
result[22] <= add_sub_1jd:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_sef:fpu_sqrt_altfp_sqrt_sef_component|lpm_add_sub:add_sub3|add_sub_1jd:auto_generated
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
datab[22] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
result[0] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[1] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[2] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[3] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[4] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[5] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[6] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[7] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[8] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[9] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[10] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[11] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[12] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[13] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[14] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[15] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[16] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[17] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[18] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[19] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[20] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[21] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[22] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[23] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[24] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[25] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[26] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[27] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[28] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[29] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[30] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result
result[31] <= fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component.result


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => mag_int_a.IN0
dataa[0] => invert_int_a[0].IN1
dataa[1] => mag_int_a.IN0
dataa[1] => invert_int_a[1].IN1
dataa[2] => mag_int_a.IN0
dataa[2] => invert_int_a[2].IN1
dataa[3] => mag_int_a.IN0
dataa[3] => invert_int_a[3].IN1
dataa[4] => mag_int_a.IN0
dataa[4] => invert_int_a[4].IN1
dataa[5] => mag_int_a.IN0
dataa[5] => invert_int_a[5].IN1
dataa[6] => mag_int_a.IN0
dataa[6] => invert_int_a[6].IN1
dataa[7] => mag_int_a.IN0
dataa[7] => invert_int_a[7].IN1
dataa[8] => mag_int_a.IN0
dataa[8] => invert_int_a[8].IN1
dataa[9] => mag_int_a.IN0
dataa[9] => invert_int_a[9].IN1
dataa[10] => mag_int_a.IN0
dataa[10] => invert_int_a[10].IN1
dataa[11] => mag_int_a.IN0
dataa[11] => invert_int_a[11].IN1
dataa[12] => mag_int_a.IN0
dataa[12] => invert_int_a[12].IN1
dataa[13] => mag_int_a.IN0
dataa[13] => invert_int_a[13].IN1
dataa[14] => mag_int_a.IN0
dataa[14] => invert_int_a[14].IN1
dataa[15] => mag_int_a.IN0
dataa[15] => invert_int_a[15].IN1
dataa[16] => mag_int_a.IN0
dataa[16] => invert_int_a[16].IN1
dataa[17] => mag_int_a.IN0
dataa[17] => invert_int_a[17].IN1
dataa[18] => mag_int_a.IN0
dataa[18] => invert_int_a[18].IN1
dataa[19] => mag_int_a.IN0
dataa[19] => invert_int_a[19].IN1
dataa[20] => mag_int_a.IN0
dataa[20] => invert_int_a[20].IN1
dataa[21] => mag_int_a.IN0
dataa[21] => invert_int_a[21].IN1
dataa[22] => mag_int_a.IN0
dataa[22] => invert_int_a[22].IN1
dataa[23] => mag_int_a.IN0
dataa[23] => invert_int_a[23].IN1
dataa[24] => mag_int_a.IN0
dataa[24] => invert_int_a[24].IN1
dataa[25] => mag_int_a.IN0
dataa[25] => invert_int_a[25].IN1
dataa[26] => mag_int_a.IN0
dataa[26] => invert_int_a[26].IN1
dataa[27] => mag_int_a.IN0
dataa[27] => invert_int_a[27].IN1
dataa[28] => mag_int_a.IN0
dataa[28] => invert_int_a[28].IN1
dataa[29] => mag_int_a.IN0
dataa[29] => invert_int_a[29].IN1
dataa[30] => mag_int_a.IN0
dataa[30] => invert_int_a[30].IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => mag_int_a.IN1
dataa[31] => sign_int_a_reg1.DATAIN
result[0] <= result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper2d[30].ACLR
aclr => sbit_piper2d[31].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => sbit_piper1d[30].ACLR
aclr => sbit_piper1d[31].ACLR
aclr => dir_pipe[0].ACLR
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[31].ENA
clk_en => sbit_piper1d[30].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[31].ENA
clk_en => sbit_piper2d[30].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec4r1d.ENA
clk_en => sel_pipec3r1d.ENA
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper2d[30].CLK
clock => sbit_piper2d[31].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => sbit_piper1d[30].CLK
clock => sbit_piper1d[31].CLK
clock => dir_pipe[0].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
data[25] => smux_w.IN0
data[26] => smux_w.IN0
data[26] => smux_w.IN0
data[27] => smux_w.IN0
data[27] => smux_w.IN0
data[28] => smux_w.IN0
data[28] => smux_w.IN0
data[29] => smux_w.IN0
data[29] => smux_w.IN0
data[30] => smux_w.IN0
data[30] => smux_w.IN0
data[31] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_piper2d[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_piper2d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= fpu_convert_altpriority_encoder_rf8:altpriority_encoder10.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpu_convert_altpriority_encoder_be8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_convert_altpriority_encoder_6e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_convert_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13|fpu_convert_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_convert_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|fpu_convert_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_convert_altpriority_encoder_6e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_convert_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13|fpu_convert_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_convert_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|fpu_convert_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= fpu_convert_altpriority_encoder_be8:altpriority_encoder18.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_convert_altpriority_encoder_6e8:altpriority_encoder20.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_convert_altpriority_encoder_3e8:altpriority_encoder22.zero


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19|fpu_convert_altpriority_encoder_3e8:altpriority_encoder22
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6e8:altpriority_encoder20
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_convert_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6e8:altpriority_encoder20|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6e8:altpriority_encoder20|fpu_convert_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= fpu_convert_altpriority_encoder_6e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_convert_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13|fpu_convert_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= fpu_convert_altpriority_encoder_3e8:altpriority_encoder16.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|fpu_convert_altpriority_encoder_3e8:altpriority_encoder16
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_jse:auto_generated.dataa[0]
dataa[1] => add_sub_jse:auto_generated.dataa[1]
dataa[2] => add_sub_jse:auto_generated.dataa[2]
dataa[3] => add_sub_jse:auto_generated.dataa[3]
dataa[4] => add_sub_jse:auto_generated.dataa[4]
dataa[5] => add_sub_jse:auto_generated.dataa[5]
dataa[6] => add_sub_jse:auto_generated.dataa[6]
dataa[7] => add_sub_jse:auto_generated.dataa[7]
dataa[8] => add_sub_jse:auto_generated.dataa[8]
dataa[9] => add_sub_jse:auto_generated.dataa[9]
dataa[10] => add_sub_jse:auto_generated.dataa[10]
dataa[11] => add_sub_jse:auto_generated.dataa[11]
dataa[12] => add_sub_jse:auto_generated.dataa[12]
dataa[13] => add_sub_jse:auto_generated.dataa[13]
dataa[14] => add_sub_jse:auto_generated.dataa[14]
dataa[15] => add_sub_jse:auto_generated.dataa[15]
dataa[16] => add_sub_jse:auto_generated.dataa[16]
dataa[17] => add_sub_jse:auto_generated.dataa[17]
dataa[18] => add_sub_jse:auto_generated.dataa[18]
dataa[19] => add_sub_jse:auto_generated.dataa[19]
dataa[20] => add_sub_jse:auto_generated.dataa[20]
dataa[21] => add_sub_jse:auto_generated.dataa[21]
dataa[22] => add_sub_jse:auto_generated.dataa[22]
dataa[23] => add_sub_jse:auto_generated.dataa[23]
dataa[24] => add_sub_jse:auto_generated.dataa[24]
dataa[25] => add_sub_jse:auto_generated.dataa[25]
dataa[26] => add_sub_jse:auto_generated.dataa[26]
dataa[27] => add_sub_jse:auto_generated.dataa[27]
dataa[28] => add_sub_jse:auto_generated.dataa[28]
dataa[29] => add_sub_jse:auto_generated.dataa[29]
dataa[30] => add_sub_jse:auto_generated.dataa[30]
datab[0] => add_sub_jse:auto_generated.datab[0]
datab[1] => add_sub_jse:auto_generated.datab[1]
datab[2] => add_sub_jse:auto_generated.datab[2]
datab[3] => add_sub_jse:auto_generated.datab[3]
datab[4] => add_sub_jse:auto_generated.datab[4]
datab[5] => add_sub_jse:auto_generated.datab[5]
datab[6] => add_sub_jse:auto_generated.datab[6]
datab[7] => add_sub_jse:auto_generated.datab[7]
datab[8] => add_sub_jse:auto_generated.datab[8]
datab[9] => add_sub_jse:auto_generated.datab[9]
datab[10] => add_sub_jse:auto_generated.datab[10]
datab[11] => add_sub_jse:auto_generated.datab[11]
datab[12] => add_sub_jse:auto_generated.datab[12]
datab[13] => add_sub_jse:auto_generated.datab[13]
datab[14] => add_sub_jse:auto_generated.datab[14]
datab[15] => add_sub_jse:auto_generated.datab[15]
datab[16] => add_sub_jse:auto_generated.datab[16]
datab[17] => add_sub_jse:auto_generated.datab[17]
datab[18] => add_sub_jse:auto_generated.datab[18]
datab[19] => add_sub_jse:auto_generated.datab[19]
datab[20] => add_sub_jse:auto_generated.datab[20]
datab[21] => add_sub_jse:auto_generated.datab[21]
datab[22] => add_sub_jse:auto_generated.datab[22]
datab[23] => add_sub_jse:auto_generated.datab[23]
datab[24] => add_sub_jse:auto_generated.datab[24]
datab[25] => add_sub_jse:auto_generated.datab[25]
datab[26] => add_sub_jse:auto_generated.datab[26]
datab[27] => add_sub_jse:auto_generated.datab[27]
datab[28] => add_sub_jse:auto_generated.datab[28]
datab[29] => add_sub_jse:auto_generated.datab[29]
datab[30] => add_sub_jse:auto_generated.datab[30]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_jse:auto_generated.result[0]
result[1] <= add_sub_jse:auto_generated.result[1]
result[2] <= add_sub_jse:auto_generated.result[2]
result[3] <= add_sub_jse:auto_generated.result[3]
result[4] <= add_sub_jse:auto_generated.result[4]
result[5] <= add_sub_jse:auto_generated.result[5]
result[6] <= add_sub_jse:auto_generated.result[6]
result[7] <= add_sub_jse:auto_generated.result[7]
result[8] <= add_sub_jse:auto_generated.result[8]
result[9] <= add_sub_jse:auto_generated.result[9]
result[10] <= add_sub_jse:auto_generated.result[10]
result[11] <= add_sub_jse:auto_generated.result[11]
result[12] <= add_sub_jse:auto_generated.result[12]
result[13] <= add_sub_jse:auto_generated.result[13]
result[14] <= add_sub_jse:auto_generated.result[14]
result[15] <= add_sub_jse:auto_generated.result[15]
result[16] <= add_sub_jse:auto_generated.result[16]
result[17] <= add_sub_jse:auto_generated.result[17]
result[18] <= add_sub_jse:auto_generated.result[18]
result[19] <= add_sub_jse:auto_generated.result[19]
result[20] <= add_sub_jse:auto_generated.result[20]
result[21] <= add_sub_jse:auto_generated.result[21]
result[22] <= add_sub_jse:auto_generated.result[22]
result[23] <= add_sub_jse:auto_generated.result[23]
result[24] <= add_sub_jse:auto_generated.result[24]
result[25] <= add_sub_jse:auto_generated.result[25]
result[26] <= add_sub_jse:auto_generated.result[26]
result[27] <= add_sub_jse:auto_generated.result[27]
result[28] <= add_sub_jse:auto_generated.result[28]
result[29] <= add_sub_jse:auto_generated.result[29]
result[30] <= add_sub_jse:auto_generated.result[30]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub1|add_sub_jse:auto_generated
dataa[0] => op_1.IN60
dataa[1] => op_1.IN58
dataa[2] => op_1.IN56
dataa[3] => op_1.IN54
dataa[4] => op_1.IN52
dataa[5] => op_1.IN50
dataa[6] => op_1.IN48
dataa[7] => op_1.IN46
dataa[8] => op_1.IN44
dataa[9] => op_1.IN42
dataa[10] => op_1.IN40
dataa[11] => op_1.IN38
dataa[12] => op_1.IN36
dataa[13] => op_1.IN34
dataa[14] => op_1.IN32
dataa[15] => op_1.IN30
dataa[16] => op_1.IN28
dataa[17] => op_1.IN26
dataa[18] => op_1.IN24
dataa[19] => op_1.IN22
dataa[20] => op_1.IN20
dataa[21] => op_1.IN18
dataa[22] => op_1.IN16
dataa[23] => op_1.IN14
dataa[24] => op_1.IN12
dataa[25] => op_1.IN10
dataa[26] => op_1.IN8
dataa[27] => op_1.IN6
dataa[28] => op_1.IN4
dataa[29] => op_1.IN2
dataa[30] => op_1.IN0
datab[0] => op_1.IN61
datab[1] => op_1.IN59
datab[2] => op_1.IN57
datab[3] => op_1.IN55
datab[4] => op_1.IN53
datab[5] => op_1.IN51
datab[6] => op_1.IN49
datab[7] => op_1.IN47
datab[8] => op_1.IN45
datab[9] => op_1.IN43
datab[10] => op_1.IN41
datab[11] => op_1.IN39
datab[12] => op_1.IN37
datab[13] => op_1.IN35
datab[14] => op_1.IN33
datab[15] => op_1.IN31
datab[16] => op_1.IN29
datab[17] => op_1.IN27
datab[18] => op_1.IN25
datab[19] => op_1.IN23
datab[20] => op_1.IN21
datab[21] => op_1.IN19
datab[22] => op_1.IN17
datab[23] => op_1.IN15
datab[24] => op_1.IN13
datab[25] => op_1.IN11
datab[26] => op_1.IN9
datab[27] => op_1.IN7
datab[28] => op_1.IN5
datab[29] => op_1.IN3
datab[30] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_8se:auto_generated.dataa[0]
dataa[1] => add_sub_8se:auto_generated.dataa[1]
dataa[2] => add_sub_8se:auto_generated.dataa[2]
dataa[3] => add_sub_8se:auto_generated.dataa[3]
dataa[4] => add_sub_8se:auto_generated.dataa[4]
dataa[5] => add_sub_8se:auto_generated.dataa[5]
dataa[6] => add_sub_8se:auto_generated.dataa[6]
dataa[7] => add_sub_8se:auto_generated.dataa[7]
datab[0] => add_sub_8se:auto_generated.datab[0]
datab[1] => add_sub_8se:auto_generated.datab[1]
datab[2] => add_sub_8se:auto_generated.datab[2]
datab[3] => add_sub_8se:auto_generated.datab[3]
datab[4] => add_sub_8se:auto_generated.datab[4]
datab[5] => add_sub_8se:auto_generated.datab[5]
datab[6] => add_sub_8se:auto_generated.datab[6]
datab[7] => add_sub_8se:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8se:auto_generated.result[0]
result[1] <= add_sub_8se:auto_generated.result[1]
result[2] <= add_sub_8se:auto_generated.result[2]
result[3] <= add_sub_8se:auto_generated.result[3]
result[4] <= add_sub_8se:auto_generated.result[4]
result[5] <= add_sub_8se:auto_generated.result[5]
result[6] <= add_sub_8se:auto_generated.result[6]
result[7] <= add_sub_8se:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub3|add_sub_8se:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_dbf:auto_generated.dataa[0]
dataa[1] => add_sub_dbf:auto_generated.dataa[1]
dataa[2] => add_sub_dbf:auto_generated.dataa[2]
dataa[3] => add_sub_dbf:auto_generated.dataa[3]
dataa[4] => add_sub_dbf:auto_generated.dataa[4]
dataa[5] => add_sub_dbf:auto_generated.dataa[5]
dataa[6] => add_sub_dbf:auto_generated.dataa[6]
dataa[7] => add_sub_dbf:auto_generated.dataa[7]
dataa[8] => add_sub_dbf:auto_generated.dataa[8]
dataa[9] => add_sub_dbf:auto_generated.dataa[9]
dataa[10] => add_sub_dbf:auto_generated.dataa[10]
dataa[11] => add_sub_dbf:auto_generated.dataa[11]
datab[0] => add_sub_dbf:auto_generated.datab[0]
datab[1] => add_sub_dbf:auto_generated.datab[1]
datab[2] => add_sub_dbf:auto_generated.datab[2]
datab[3] => add_sub_dbf:auto_generated.datab[3]
datab[4] => add_sub_dbf:auto_generated.datab[4]
datab[5] => add_sub_dbf:auto_generated.datab[5]
datab[6] => add_sub_dbf:auto_generated.datab[6]
datab[7] => add_sub_dbf:auto_generated.datab[7]
datab[8] => add_sub_dbf:auto_generated.datab[8]
datab[9] => add_sub_dbf:auto_generated.datab[9]
datab[10] => add_sub_dbf:auto_generated.datab[10]
datab[11] => add_sub_dbf:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dbf:auto_generated.result[0]
result[1] <= add_sub_dbf:auto_generated.result[1]
result[2] <= add_sub_dbf:auto_generated.result[2]
result[3] <= add_sub_dbf:auto_generated.result[3]
result[4] <= add_sub_dbf:auto_generated.result[4]
result[5] <= add_sub_dbf:auto_generated.result[5]
result[6] <= add_sub_dbf:auto_generated.result[6]
result[7] <= add_sub_dbf:auto_generated.result[7]
result[8] <= add_sub_dbf:auto_generated.result[8]
result[9] <= add_sub_dbf:auto_generated.result[9]
result[10] <= add_sub_dbf:auto_generated.result[10]
result[11] <= add_sub_dbf:auto_generated.result[11]
cout <= add_sub_dbf:auto_generated.cout
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub6|add_sub_dbf:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_dbf:auto_generated.dataa[0]
dataa[1] => add_sub_dbf:auto_generated.dataa[1]
dataa[2] => add_sub_dbf:auto_generated.dataa[2]
dataa[3] => add_sub_dbf:auto_generated.dataa[3]
dataa[4] => add_sub_dbf:auto_generated.dataa[4]
dataa[5] => add_sub_dbf:auto_generated.dataa[5]
dataa[6] => add_sub_dbf:auto_generated.dataa[6]
dataa[7] => add_sub_dbf:auto_generated.dataa[7]
dataa[8] => add_sub_dbf:auto_generated.dataa[8]
dataa[9] => add_sub_dbf:auto_generated.dataa[9]
dataa[10] => add_sub_dbf:auto_generated.dataa[10]
dataa[11] => add_sub_dbf:auto_generated.dataa[11]
datab[0] => add_sub_dbf:auto_generated.datab[0]
datab[1] => add_sub_dbf:auto_generated.datab[1]
datab[2] => add_sub_dbf:auto_generated.datab[2]
datab[3] => add_sub_dbf:auto_generated.datab[3]
datab[4] => add_sub_dbf:auto_generated.datab[4]
datab[5] => add_sub_dbf:auto_generated.datab[5]
datab[6] => add_sub_dbf:auto_generated.datab[6]
datab[7] => add_sub_dbf:auto_generated.datab[7]
datab[8] => add_sub_dbf:auto_generated.datab[8]
datab[9] => add_sub_dbf:auto_generated.datab[9]
datab[10] => add_sub_dbf:auto_generated.datab[10]
datab[11] => add_sub_dbf:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dbf:auto_generated.result[0]
result[1] <= add_sub_dbf:auto_generated.result[1]
result[2] <= add_sub_dbf:auto_generated.result[2]
result[3] <= add_sub_dbf:auto_generated.result[3]
result[4] <= add_sub_dbf:auto_generated.result[4]
result[5] <= add_sub_dbf:auto_generated.result[5]
result[6] <= add_sub_dbf:auto_generated.result[6]
result[7] <= add_sub_dbf:auto_generated.result[7]
result[8] <= add_sub_dbf:auto_generated.result[8]
result[9] <= add_sub_dbf:auto_generated.result[9]
result[10] <= add_sub_dbf:auto_generated.result[10]
result[11] <= add_sub_dbf:auto_generated.result[11]
cout <= add_sub_dbf:auto_generated.cout
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub7|add_sub_dbf:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_7re:auto_generated.dataa[0]
dataa[1] => add_sub_7re:auto_generated.dataa[1]
dataa[2] => add_sub_7re:auto_generated.dataa[2]
dataa[3] => add_sub_7re:auto_generated.dataa[3]
dataa[4] => add_sub_7re:auto_generated.dataa[4]
dataa[5] => add_sub_7re:auto_generated.dataa[5]
dataa[6] => add_sub_7re:auto_generated.dataa[6]
dataa[7] => add_sub_7re:auto_generated.dataa[7]
datab[0] => add_sub_7re:auto_generated.datab[0]
datab[1] => add_sub_7re:auto_generated.datab[1]
datab[2] => add_sub_7re:auto_generated.datab[2]
datab[3] => add_sub_7re:auto_generated.datab[3]
datab[4] => add_sub_7re:auto_generated.datab[4]
datab[5] => add_sub_7re:auto_generated.datab[5]
datab[6] => add_sub_7re:auto_generated.datab[6]
datab[7] => add_sub_7re:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7re:auto_generated.result[0]
result[1] <= add_sub_7re:auto_generated.result[1]
result[2] <= add_sub_7re:auto_generated.result[2]
result[3] <= add_sub_7re:auto_generated.result[3]
result[4] <= add_sub_7re:auto_generated.result[4]
result[5] <= add_sub_7re:auto_generated.result[5]
result[6] <= add_sub_7re:auto_generated.result[6]
result[7] <= add_sub_7re:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_add_sub:add_sub8|add_sub_7re:auto_generated
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4
dataa[0] => cmpr_khg:auto_generated.dataa[0]
dataa[1] => cmpr_khg:auto_generated.dataa[1]
dataa[2] => cmpr_khg:auto_generated.dataa[2]
dataa[3] => cmpr_khg:auto_generated.dataa[3]
dataa[4] => cmpr_khg:auto_generated.dataa[4]
dataa[5] => cmpr_khg:auto_generated.dataa[5]
dataa[6] => cmpr_khg:auto_generated.dataa[6]
dataa[7] => cmpr_khg:auto_generated.dataa[7]
datab[0] => cmpr_khg:auto_generated.datab[0]
datab[1] => cmpr_khg:auto_generated.datab[1]
datab[2] => cmpr_khg:auto_generated.datab[2]
datab[3] => cmpr_khg:auto_generated.datab[3]
datab[4] => cmpr_khg:auto_generated.datab[4]
datab[5] => cmpr_khg:auto_generated.datab[5]
datab[6] => cmpr_khg:auto_generated.datab[6]
datab[7] => cmpr_khg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_khg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_hvn:fpu_convert_altfp_convert_hvn_component|lpm_compare:cmpr4|cmpr_khg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
nan <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.nan
overflow <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.overflow
result[0] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[1] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[2] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[3] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[4] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[5] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[6] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[7] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[8] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[9] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[10] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[11] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[12] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[13] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[14] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[15] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[16] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[17] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[18] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[19] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[20] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[21] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[22] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[23] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[24] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[25] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[26] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[27] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[28] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[29] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[30] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
result[31] <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.result
underflow <= fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component.underflow


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
dataa[0] => dataa_reg[0].DATAIN
dataa[1] => dataa_reg[1].DATAIN
dataa[2] => dataa_reg[2].DATAIN
dataa[3] => dataa_reg[3].DATAIN
dataa[4] => dataa_reg[4].DATAIN
dataa[5] => dataa_reg[5].DATAIN
dataa[6] => dataa_reg[6].DATAIN
dataa[7] => dataa_reg[7].DATAIN
dataa[8] => dataa_reg[8].DATAIN
dataa[9] => dataa_reg[9].DATAIN
dataa[10] => dataa_reg[10].DATAIN
dataa[11] => dataa_reg[11].DATAIN
dataa[12] => dataa_reg[12].DATAIN
dataa[13] => dataa_reg[13].DATAIN
dataa[14] => dataa_reg[14].DATAIN
dataa[15] => dataa_reg[15].DATAIN
dataa[16] => dataa_reg[16].DATAIN
dataa[17] => dataa_reg[17].DATAIN
dataa[18] => dataa_reg[18].DATAIN
dataa[19] => dataa_reg[19].DATAIN
dataa[20] => dataa_reg[20].DATAIN
dataa[21] => dataa_reg[21].DATAIN
dataa[22] => dataa_reg[22].DATAIN
dataa[23] => dataa_reg.DATAB
dataa[24] => dataa_reg.DATAB
dataa[25] => dataa_reg.DATAB
dataa[26] => dataa_reg.DATAB
dataa[27] => dataa_reg.DATAB
dataa[28] => dataa_reg.DATAB
dataa[29] => dataa_reg.DATAB
dataa[30] => dataa_reg.DATAB
dataa[31] => dataa_reg[31].DATAIN
nan <= nan_reg.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow_reg.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= integer_result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= integer_result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= integer_result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= integer_result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= integer_result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= integer_result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= integer_result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= integer_result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= integer_result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= integer_result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= integer_result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= integer_result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= integer_result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= integer_result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= integer_result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= integer_result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= integer_result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= integer_result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= integer_result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= integer_result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= integer_result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= integer_result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= integer_result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= integer_result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= integer_result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= integer_result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= integer_result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= integer_result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= integer_result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= integer_result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= integer_result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= integer_result_reg[31].DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow_reg.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|fpu_convert_float_integer_altbarrel_shift_grf:altbarrel_shift6
aclr => sel_pipec5r1d.ACLR
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper2d[30].ACLR
aclr => sbit_piper2d[31].ACLR
aclr => sbit_piper2d[32].ACLR
aclr => sbit_piper2d[33].ACLR
aclr => sbit_piper2d[34].ACLR
aclr => sbit_piper2d[35].ACLR
aclr => sbit_piper2d[36].ACLR
aclr => sbit_piper2d[37].ACLR
aclr => sbit_piper2d[38].ACLR
aclr => sbit_piper2d[39].ACLR
aclr => sbit_piper2d[40].ACLR
aclr => sbit_piper2d[41].ACLR
aclr => sbit_piper2d[42].ACLR
aclr => sbit_piper2d[43].ACLR
aclr => sbit_piper2d[44].ACLR
aclr => sbit_piper2d[45].ACLR
aclr => sbit_piper2d[46].ACLR
aclr => sbit_piper2d[47].ACLR
aclr => sbit_piper2d[48].ACLR
aclr => sbit_piper2d[49].ACLR
aclr => sbit_piper2d[50].ACLR
aclr => sbit_piper2d[51].ACLR
aclr => sbit_piper2d[52].ACLR
aclr => sbit_piper2d[53].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => sbit_piper1d[30].ACLR
aclr => sbit_piper1d[31].ACLR
aclr => sbit_piper1d[32].ACLR
aclr => sbit_piper1d[33].ACLR
aclr => sbit_piper1d[34].ACLR
aclr => sbit_piper1d[35].ACLR
aclr => sbit_piper1d[36].ACLR
aclr => sbit_piper1d[37].ACLR
aclr => sbit_piper1d[38].ACLR
aclr => sbit_piper1d[39].ACLR
aclr => sbit_piper1d[40].ACLR
aclr => sbit_piper1d[41].ACLR
aclr => sbit_piper1d[42].ACLR
aclr => sbit_piper1d[43].ACLR
aclr => sbit_piper1d[44].ACLR
aclr => sbit_piper1d[45].ACLR
aclr => sbit_piper1d[46].ACLR
aclr => sbit_piper1d[47].ACLR
aclr => sbit_piper1d[48].ACLR
aclr => sbit_piper1d[49].ACLR
aclr => sbit_piper1d[50].ACLR
aclr => sbit_piper1d[51].ACLR
aclr => sbit_piper1d[52].ACLR
aclr => sbit_piper1d[53].ACLR
aclr => dir_pipe[0].ACLR
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[53].ENA
clk_en => sbit_piper1d[52].ENA
clk_en => sbit_piper1d[51].ENA
clk_en => sbit_piper1d[50].ENA
clk_en => sbit_piper1d[49].ENA
clk_en => sbit_piper1d[48].ENA
clk_en => sbit_piper1d[47].ENA
clk_en => sbit_piper1d[46].ENA
clk_en => sbit_piper1d[45].ENA
clk_en => sbit_piper1d[44].ENA
clk_en => sbit_piper1d[43].ENA
clk_en => sbit_piper1d[42].ENA
clk_en => sbit_piper1d[41].ENA
clk_en => sbit_piper1d[40].ENA
clk_en => sbit_piper1d[39].ENA
clk_en => sbit_piper1d[38].ENA
clk_en => sbit_piper1d[37].ENA
clk_en => sbit_piper1d[36].ENA
clk_en => sbit_piper1d[35].ENA
clk_en => sbit_piper1d[34].ENA
clk_en => sbit_piper1d[33].ENA
clk_en => sbit_piper1d[32].ENA
clk_en => sbit_piper1d[31].ENA
clk_en => sbit_piper1d[30].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[53].ENA
clk_en => sbit_piper2d[52].ENA
clk_en => sbit_piper2d[51].ENA
clk_en => sbit_piper2d[50].ENA
clk_en => sbit_piper2d[49].ENA
clk_en => sbit_piper2d[48].ENA
clk_en => sbit_piper2d[47].ENA
clk_en => sbit_piper2d[46].ENA
clk_en => sbit_piper2d[45].ENA
clk_en => sbit_piper2d[44].ENA
clk_en => sbit_piper2d[43].ENA
clk_en => sbit_piper2d[42].ENA
clk_en => sbit_piper2d[41].ENA
clk_en => sbit_piper2d[40].ENA
clk_en => sbit_piper2d[39].ENA
clk_en => sbit_piper2d[38].ENA
clk_en => sbit_piper2d[37].ENA
clk_en => sbit_piper2d[36].ENA
clk_en => sbit_piper2d[35].ENA
clk_en => sbit_piper2d[34].ENA
clk_en => sbit_piper2d[33].ENA
clk_en => sbit_piper2d[32].ENA
clk_en => sbit_piper2d[31].ENA
clk_en => sbit_piper2d[30].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec5r1d.ENA
clk_en => sel_pipec4r1d.ENA
clock => sel_pipec5r1d.CLK
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper2d[30].CLK
clock => sbit_piper2d[31].CLK
clock => sbit_piper2d[32].CLK
clock => sbit_piper2d[33].CLK
clock => sbit_piper2d[34].CLK
clock => sbit_piper2d[35].CLK
clock => sbit_piper2d[36].CLK
clock => sbit_piper2d[37].CLK
clock => sbit_piper2d[38].CLK
clock => sbit_piper2d[39].CLK
clock => sbit_piper2d[40].CLK
clock => sbit_piper2d[41].CLK
clock => sbit_piper2d[42].CLK
clock => sbit_piper2d[43].CLK
clock => sbit_piper2d[44].CLK
clock => sbit_piper2d[45].CLK
clock => sbit_piper2d[46].CLK
clock => sbit_piper2d[47].CLK
clock => sbit_piper2d[48].CLK
clock => sbit_piper2d[49].CLK
clock => sbit_piper2d[50].CLK
clock => sbit_piper2d[51].CLK
clock => sbit_piper2d[52].CLK
clock => sbit_piper2d[53].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => sbit_piper1d[30].CLK
clock => sbit_piper1d[31].CLK
clock => sbit_piper1d[32].CLK
clock => sbit_piper1d[33].CLK
clock => sbit_piper1d[34].CLK
clock => sbit_piper1d[35].CLK
clock => sbit_piper1d[36].CLK
clock => sbit_piper1d[37].CLK
clock => sbit_piper1d[38].CLK
clock => sbit_piper1d[39].CLK
clock => sbit_piper1d[40].CLK
clock => sbit_piper1d[41].CLK
clock => sbit_piper1d[42].CLK
clock => sbit_piper1d[43].CLK
clock => sbit_piper1d[44].CLK
clock => sbit_piper1d[45].CLK
clock => sbit_piper1d[46].CLK
clock => sbit_piper1d[47].CLK
clock => sbit_piper1d[48].CLK
clock => sbit_piper1d[49].CLK
clock => sbit_piper1d[50].CLK
clock => sbit_piper1d[51].CLK
clock => sbit_piper1d[52].CLK
clock => sbit_piper1d[53].CLK
clock => dir_pipe[0].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
data[25] => smux_w.IN0
data[26] => smux_w.IN0
data[26] => smux_w.IN0
data[27] => smux_w.IN0
data[27] => smux_w.IN0
data[28] => smux_w.IN0
data[28] => smux_w.IN0
data[29] => smux_w.IN0
data[29] => smux_w.IN0
data[30] => smux_w.IN0
data[30] => smux_w.IN0
data[31] => smux_w.IN0
data[31] => smux_w.IN0
data[32] => smux_w.IN0
data[32] => smux_w.IN0
data[33] => smux_w.IN0
data[33] => smux_w.IN0
data[34] => smux_w.IN0
data[34] => smux_w.IN0
data[35] => smux_w.IN0
data[35] => smux_w.IN0
data[36] => smux_w.IN0
data[36] => smux_w.IN0
data[37] => smux_w.IN0
data[37] => smux_w.IN0
data[38] => smux_w.IN0
data[38] => smux_w.IN0
data[39] => smux_w.IN0
data[39] => smux_w.IN0
data[40] => smux_w.IN0
data[40] => smux_w.IN0
data[41] => smux_w.IN0
data[41] => smux_w.IN0
data[42] => smux_w.IN0
data[42] => smux_w.IN0
data[43] => smux_w.IN0
data[43] => smux_w.IN0
data[44] => smux_w.IN0
data[44] => smux_w.IN0
data[45] => smux_w.IN0
data[45] => smux_w.IN0
data[46] => smux_w.IN0
data[46] => smux_w.IN0
data[47] => smux_w.IN0
data[47] => smux_w.IN0
data[48] => smux_w.IN0
data[48] => smux_w.IN0
data[49] => smux_w.IN0
data[49] => smux_w.IN0
data[50] => smux_w.IN0
data[50] => smux_w.IN0
data[51] => smux_w.IN0
data[51] => smux_w.IN0
data[52] => smux_w.IN0
data[52] => smux_w.IN0
data[53] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
distance[5] => sel_pipec5r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_piper2d[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_piper2d[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sbit_piper2d[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sbit_piper2d[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sbit_piper2d[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sbit_piper2d[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sbit_piper2d[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sbit_piper2d[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sbit_piper2d[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sbit_piper2d[39].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sbit_piper2d[40].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sbit_piper2d[41].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sbit_piper2d[42].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sbit_piper2d[43].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sbit_piper2d[44].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sbit_piper2d[45].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sbit_piper2d[46].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sbit_piper2d[47].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sbit_piper2d[48].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sbit_piper2d[49].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sbit_piper2d[50].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sbit_piper2d[51].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sbit_piper2d[52].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sbit_piper2d[53].DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_8se:auto_generated.dataa[0]
dataa[1] => add_sub_8se:auto_generated.dataa[1]
dataa[2] => add_sub_8se:auto_generated.dataa[2]
dataa[3] => add_sub_8se:auto_generated.dataa[3]
dataa[4] => add_sub_8se:auto_generated.dataa[4]
dataa[5] => add_sub_8se:auto_generated.dataa[5]
dataa[6] => add_sub_8se:auto_generated.dataa[6]
dataa[7] => add_sub_8se:auto_generated.dataa[7]
datab[0] => add_sub_8se:auto_generated.datab[0]
datab[1] => add_sub_8se:auto_generated.datab[1]
datab[2] => add_sub_8se:auto_generated.datab[2]
datab[3] => add_sub_8se:auto_generated.datab[3]
datab[4] => add_sub_8se:auto_generated.datab[4]
datab[5] => add_sub_8se:auto_generated.datab[5]
datab[6] => add_sub_8se:auto_generated.datab[6]
datab[7] => add_sub_8se:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8se:auto_generated.result[0]
result[1] <= add_sub_8se:auto_generated.result[1]
result[2] <= add_sub_8se:auto_generated.result[2]
result[3] <= add_sub_8se:auto_generated.result[3]
result[4] <= add_sub_8se:auto_generated.result[4]
result[5] <= add_sub_8se:auto_generated.result[5]
result[6] <= add_sub_8se:auto_generated.result[6]
result[7] <= add_sub_8se:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub4|add_sub_8se:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_5re:auto_generated.dataa[0]
dataa[1] => add_sub_5re:auto_generated.dataa[1]
dataa[2] => add_sub_5re:auto_generated.dataa[2]
dataa[3] => add_sub_5re:auto_generated.dataa[3]
dataa[4] => add_sub_5re:auto_generated.dataa[4]
dataa[5] => add_sub_5re:auto_generated.dataa[5]
datab[0] => add_sub_5re:auto_generated.datab[0]
datab[1] => add_sub_5re:auto_generated.datab[1]
datab[2] => add_sub_5re:auto_generated.datab[2]
datab[3] => add_sub_5re:auto_generated.datab[3]
datab[4] => add_sub_5re:auto_generated.datab[4]
datab[5] => add_sub_5re:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5re:auto_generated.result[0]
result[1] <= add_sub_5re:auto_generated.result[1]
result[2] <= add_sub_5re:auto_generated.result[2]
result[3] <= add_sub_5re:auto_generated.result[3]
result[4] <= add_sub_5re:auto_generated.result[4]
result[5] <= add_sub_5re:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub5|add_sub_5re:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_ebf:auto_generated.dataa[0]
dataa[1] => add_sub_ebf:auto_generated.dataa[1]
dataa[2] => add_sub_ebf:auto_generated.dataa[2]
dataa[3] => add_sub_ebf:auto_generated.dataa[3]
dataa[4] => add_sub_ebf:auto_generated.dataa[4]
dataa[5] => add_sub_ebf:auto_generated.dataa[5]
dataa[6] => add_sub_ebf:auto_generated.dataa[6]
dataa[7] => add_sub_ebf:auto_generated.dataa[7]
dataa[8] => add_sub_ebf:auto_generated.dataa[8]
dataa[9] => add_sub_ebf:auto_generated.dataa[9]
dataa[10] => add_sub_ebf:auto_generated.dataa[10]
dataa[11] => add_sub_ebf:auto_generated.dataa[11]
dataa[12] => add_sub_ebf:auto_generated.dataa[12]
dataa[13] => add_sub_ebf:auto_generated.dataa[13]
dataa[14] => add_sub_ebf:auto_generated.dataa[14]
dataa[15] => add_sub_ebf:auto_generated.dataa[15]
dataa[16] => add_sub_ebf:auto_generated.dataa[16]
dataa[17] => add_sub_ebf:auto_generated.dataa[17]
dataa[18] => add_sub_ebf:auto_generated.dataa[18]
dataa[19] => add_sub_ebf:auto_generated.dataa[19]
dataa[20] => add_sub_ebf:auto_generated.dataa[20]
dataa[21] => add_sub_ebf:auto_generated.dataa[21]
dataa[22] => add_sub_ebf:auto_generated.dataa[22]
dataa[23] => add_sub_ebf:auto_generated.dataa[23]
dataa[24] => add_sub_ebf:auto_generated.dataa[24]
dataa[25] => add_sub_ebf:auto_generated.dataa[25]
dataa[26] => add_sub_ebf:auto_generated.dataa[26]
dataa[27] => add_sub_ebf:auto_generated.dataa[27]
dataa[28] => add_sub_ebf:auto_generated.dataa[28]
dataa[29] => add_sub_ebf:auto_generated.dataa[29]
dataa[30] => add_sub_ebf:auto_generated.dataa[30]
datab[0] => add_sub_ebf:auto_generated.datab[0]
datab[1] => add_sub_ebf:auto_generated.datab[1]
datab[2] => add_sub_ebf:auto_generated.datab[2]
datab[3] => add_sub_ebf:auto_generated.datab[3]
datab[4] => add_sub_ebf:auto_generated.datab[4]
datab[5] => add_sub_ebf:auto_generated.datab[5]
datab[6] => add_sub_ebf:auto_generated.datab[6]
datab[7] => add_sub_ebf:auto_generated.datab[7]
datab[8] => add_sub_ebf:auto_generated.datab[8]
datab[9] => add_sub_ebf:auto_generated.datab[9]
datab[10] => add_sub_ebf:auto_generated.datab[10]
datab[11] => add_sub_ebf:auto_generated.datab[11]
datab[12] => add_sub_ebf:auto_generated.datab[12]
datab[13] => add_sub_ebf:auto_generated.datab[13]
datab[14] => add_sub_ebf:auto_generated.datab[14]
datab[15] => add_sub_ebf:auto_generated.datab[15]
datab[16] => add_sub_ebf:auto_generated.datab[16]
datab[17] => add_sub_ebf:auto_generated.datab[17]
datab[18] => add_sub_ebf:auto_generated.datab[18]
datab[19] => add_sub_ebf:auto_generated.datab[19]
datab[20] => add_sub_ebf:auto_generated.datab[20]
datab[21] => add_sub_ebf:auto_generated.datab[21]
datab[22] => add_sub_ebf:auto_generated.datab[22]
datab[23] => add_sub_ebf:auto_generated.datab[23]
datab[24] => add_sub_ebf:auto_generated.datab[24]
datab[25] => add_sub_ebf:auto_generated.datab[25]
datab[26] => add_sub_ebf:auto_generated.datab[26]
datab[27] => add_sub_ebf:auto_generated.datab[27]
datab[28] => add_sub_ebf:auto_generated.datab[28]
datab[29] => add_sub_ebf:auto_generated.datab[29]
datab[30] => add_sub_ebf:auto_generated.datab[30]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ebf:auto_generated.result[0]
result[1] <= add_sub_ebf:auto_generated.result[1]
result[2] <= add_sub_ebf:auto_generated.result[2]
result[3] <= add_sub_ebf:auto_generated.result[3]
result[4] <= add_sub_ebf:auto_generated.result[4]
result[5] <= add_sub_ebf:auto_generated.result[5]
result[6] <= add_sub_ebf:auto_generated.result[6]
result[7] <= add_sub_ebf:auto_generated.result[7]
result[8] <= add_sub_ebf:auto_generated.result[8]
result[9] <= add_sub_ebf:auto_generated.result[9]
result[10] <= add_sub_ebf:auto_generated.result[10]
result[11] <= add_sub_ebf:auto_generated.result[11]
result[12] <= add_sub_ebf:auto_generated.result[12]
result[13] <= add_sub_ebf:auto_generated.result[13]
result[14] <= add_sub_ebf:auto_generated.result[14]
result[15] <= add_sub_ebf:auto_generated.result[15]
result[16] <= add_sub_ebf:auto_generated.result[16]
result[17] <= add_sub_ebf:auto_generated.result[17]
result[18] <= add_sub_ebf:auto_generated.result[18]
result[19] <= add_sub_ebf:auto_generated.result[19]
result[20] <= add_sub_ebf:auto_generated.result[20]
result[21] <= add_sub_ebf:auto_generated.result[21]
result[22] <= add_sub_ebf:auto_generated.result[22]
result[23] <= add_sub_ebf:auto_generated.result[23]
result[24] <= add_sub_ebf:auto_generated.result[24]
result[25] <= add_sub_ebf:auto_generated.result[25]
result[26] <= add_sub_ebf:auto_generated.result[26]
result[27] <= add_sub_ebf:auto_generated.result[27]
result[28] <= add_sub_ebf:auto_generated.result[28]
result[29] <= add_sub_ebf:auto_generated.result[29]
result[30] <= add_sub_ebf:auto_generated.result[30]
cout <= add_sub_ebf:auto_generated.cout
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub7|add_sub_ebf:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_gbf:auto_generated.dataa[0]
dataa[1] => add_sub_gbf:auto_generated.dataa[1]
dataa[2] => add_sub_gbf:auto_generated.dataa[2]
dataa[3] => add_sub_gbf:auto_generated.dataa[3]
dataa[4] => add_sub_gbf:auto_generated.dataa[4]
dataa[5] => add_sub_gbf:auto_generated.dataa[5]
dataa[6] => add_sub_gbf:auto_generated.dataa[6]
dataa[7] => add_sub_gbf:auto_generated.dataa[7]
dataa[8] => add_sub_gbf:auto_generated.dataa[8]
dataa[9] => add_sub_gbf:auto_generated.dataa[9]
dataa[10] => add_sub_gbf:auto_generated.dataa[10]
dataa[11] => add_sub_gbf:auto_generated.dataa[11]
dataa[12] => add_sub_gbf:auto_generated.dataa[12]
dataa[13] => add_sub_gbf:auto_generated.dataa[13]
dataa[14] => add_sub_gbf:auto_generated.dataa[14]
datab[0] => add_sub_gbf:auto_generated.datab[0]
datab[1] => add_sub_gbf:auto_generated.datab[1]
datab[2] => add_sub_gbf:auto_generated.datab[2]
datab[3] => add_sub_gbf:auto_generated.datab[3]
datab[4] => add_sub_gbf:auto_generated.datab[4]
datab[5] => add_sub_gbf:auto_generated.datab[5]
datab[6] => add_sub_gbf:auto_generated.datab[6]
datab[7] => add_sub_gbf:auto_generated.datab[7]
datab[8] => add_sub_gbf:auto_generated.datab[8]
datab[9] => add_sub_gbf:auto_generated.datab[9]
datab[10] => add_sub_gbf:auto_generated.datab[10]
datab[11] => add_sub_gbf:auto_generated.datab[11]
datab[12] => add_sub_gbf:auto_generated.datab[12]
datab[13] => add_sub_gbf:auto_generated.datab[13]
datab[14] => add_sub_gbf:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_gbf:auto_generated.result[0]
result[1] <= add_sub_gbf:auto_generated.result[1]
result[2] <= add_sub_gbf:auto_generated.result[2]
result[3] <= add_sub_gbf:auto_generated.result[3]
result[4] <= add_sub_gbf:auto_generated.result[4]
result[5] <= add_sub_gbf:auto_generated.result[5]
result[6] <= add_sub_gbf:auto_generated.result[6]
result[7] <= add_sub_gbf:auto_generated.result[7]
result[8] <= add_sub_gbf:auto_generated.result[8]
result[9] <= add_sub_gbf:auto_generated.result[9]
result[10] <= add_sub_gbf:auto_generated.result[10]
result[11] <= add_sub_gbf:auto_generated.result[11]
result[12] <= add_sub_gbf:auto_generated.result[12]
result[13] <= add_sub_gbf:auto_generated.result[13]
result[14] <= add_sub_gbf:auto_generated.result[14]
cout <= add_sub_gbf:auto_generated.cout
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub8|add_sub_gbf:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9
dataa[0] => add_sub_mse:auto_generated.dataa[0]
dataa[1] => add_sub_mse:auto_generated.dataa[1]
dataa[2] => add_sub_mse:auto_generated.dataa[2]
dataa[3] => add_sub_mse:auto_generated.dataa[3]
dataa[4] => add_sub_mse:auto_generated.dataa[4]
dataa[5] => add_sub_mse:auto_generated.dataa[5]
dataa[6] => add_sub_mse:auto_generated.dataa[6]
dataa[7] => add_sub_mse:auto_generated.dataa[7]
dataa[8] => add_sub_mse:auto_generated.dataa[8]
dataa[9] => add_sub_mse:auto_generated.dataa[9]
dataa[10] => add_sub_mse:auto_generated.dataa[10]
dataa[11] => add_sub_mse:auto_generated.dataa[11]
dataa[12] => add_sub_mse:auto_generated.dataa[12]
dataa[13] => add_sub_mse:auto_generated.dataa[13]
dataa[14] => add_sub_mse:auto_generated.dataa[14]
dataa[15] => add_sub_mse:auto_generated.dataa[15]
datab[0] => add_sub_mse:auto_generated.datab[0]
datab[1] => add_sub_mse:auto_generated.datab[1]
datab[2] => add_sub_mse:auto_generated.datab[2]
datab[3] => add_sub_mse:auto_generated.datab[3]
datab[4] => add_sub_mse:auto_generated.datab[4]
datab[5] => add_sub_mse:auto_generated.datab[5]
datab[6] => add_sub_mse:auto_generated.datab[6]
datab[7] => add_sub_mse:auto_generated.datab[7]
datab[8] => add_sub_mse:auto_generated.datab[8]
datab[9] => add_sub_mse:auto_generated.datab[9]
datab[10] => add_sub_mse:auto_generated.datab[10]
datab[11] => add_sub_mse:auto_generated.datab[11]
datab[12] => add_sub_mse:auto_generated.datab[12]
datab[13] => add_sub_mse:auto_generated.datab[13]
datab[14] => add_sub_mse:auto_generated.datab[14]
datab[15] => add_sub_mse:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_mse:auto_generated.result[0]
result[1] <= add_sub_mse:auto_generated.result[1]
result[2] <= add_sub_mse:auto_generated.result[2]
result[3] <= add_sub_mse:auto_generated.result[3]
result[4] <= add_sub_mse:auto_generated.result[4]
result[5] <= add_sub_mse:auto_generated.result[5]
result[6] <= add_sub_mse:auto_generated.result[6]
result[7] <= add_sub_mse:auto_generated.result[7]
result[8] <= add_sub_mse:auto_generated.result[8]
result[9] <= add_sub_mse:auto_generated.result[9]
result[10] <= add_sub_mse:auto_generated.result[10]
result[11] <= add_sub_mse:auto_generated.result[11]
result[12] <= add_sub_mse:auto_generated.result[12]
result[13] <= add_sub_mse:auto_generated.result[13]
result[14] <= add_sub_mse:auto_generated.result[14]
result[15] <= add_sub_mse:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_add_sub:add_sub9|add_sub_mse:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1
dataa[0] => cmpr_nrg:auto_generated.dataa[0]
dataa[1] => cmpr_nrg:auto_generated.dataa[1]
dataa[2] => cmpr_nrg:auto_generated.dataa[2]
dataa[3] => cmpr_nrg:auto_generated.dataa[3]
dataa[4] => cmpr_nrg:auto_generated.dataa[4]
dataa[5] => cmpr_nrg:auto_generated.dataa[5]
dataa[6] => cmpr_nrg:auto_generated.dataa[6]
dataa[7] => cmpr_nrg:auto_generated.dataa[7]
datab[0] => cmpr_nrg:auto_generated.datab[0]
datab[1] => cmpr_nrg:auto_generated.datab[1]
datab[2] => cmpr_nrg:auto_generated.datab[2]
datab[3] => cmpr_nrg:auto_generated.datab[3]
datab[4] => cmpr_nrg:auto_generated.datab[4]
datab[5] => cmpr_nrg:auto_generated.datab[5]
datab[6] => cmpr_nrg:auto_generated.datab[6]
datab[7] => cmpr_nrg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_nrg:auto_generated.aeb
agb <= cmpr_nrg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr1|cmpr_nrg:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2
dataa[0] => cmpr_dhg:auto_generated.dataa[0]
dataa[1] => cmpr_dhg:auto_generated.dataa[1]
dataa[2] => cmpr_dhg:auto_generated.dataa[2]
dataa[3] => cmpr_dhg:auto_generated.dataa[3]
dataa[4] => cmpr_dhg:auto_generated.dataa[4]
dataa[5] => cmpr_dhg:auto_generated.dataa[5]
dataa[6] => cmpr_dhg:auto_generated.dataa[6]
dataa[7] => cmpr_dhg:auto_generated.dataa[7]
datab[0] => cmpr_dhg:auto_generated.datab[0]
datab[1] => cmpr_dhg:auto_generated.datab[1]
datab[2] => cmpr_dhg:auto_generated.datab[2]
datab[3] => cmpr_dhg:auto_generated.datab[3]
datab[4] => cmpr_dhg:auto_generated.datab[4]
datab[5] => cmpr_dhg:auto_generated.datab[5]
datab[6] => cmpr_dhg:auto_generated.datab[6]
datab[7] => cmpr_dhg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dhg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr2|cmpr_dhg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3
dataa[0] => cmpr_khg:auto_generated.dataa[0]
dataa[1] => cmpr_khg:auto_generated.dataa[1]
dataa[2] => cmpr_khg:auto_generated.dataa[2]
dataa[3] => cmpr_khg:auto_generated.dataa[3]
dataa[4] => cmpr_khg:auto_generated.dataa[4]
dataa[5] => cmpr_khg:auto_generated.dataa[5]
dataa[6] => cmpr_khg:auto_generated.dataa[6]
dataa[7] => cmpr_khg:auto_generated.dataa[7]
datab[0] => cmpr_khg:auto_generated.datab[0]
datab[1] => cmpr_khg:auto_generated.datab[1]
datab[2] => cmpr_khg:auto_generated.datab[2]
datab[3] => cmpr_khg:auto_generated.datab[3]
datab[4] => cmpr_khg:auto_generated.datab[4]
datab[5] => cmpr_khg:auto_generated.datab[5]
datab[6] => cmpr_khg:auto_generated.datab[6]
datab[7] => cmpr_khg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_khg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:cmpr3|cmpr_khg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare
dataa[0] => cmpr_ehg:auto_generated.dataa[0]
dataa[1] => cmpr_ehg:auto_generated.dataa[1]
dataa[2] => cmpr_ehg:auto_generated.dataa[2]
dataa[3] => cmpr_ehg:auto_generated.dataa[3]
dataa[4] => cmpr_ehg:auto_generated.dataa[4]
dataa[5] => cmpr_ehg:auto_generated.dataa[5]
datab[0] => cmpr_ehg:auto_generated.datab[0]
datab[1] => cmpr_ehg:auto_generated.datab[1]
datab[2] => cmpr_ehg:auto_generated.datab[2]
datab[3] => cmpr_ehg:auto_generated.datab[3]
datab[4] => cmpr_ehg:auto_generated.datab[4]
datab[5] => cmpr_ehg:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_ehg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_o6q:fpu_convert_float_integer_altfp_convert_o6q_component|lpm_compare:max_shift_compare|cmpr_ehg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1


|top|riscv_core:rv32i|register:EX_MEM
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
data[32] => out[32]~reg0.DATAIN
data[33] => out[33]~reg0.DATAIN
data[34] => out[34]~reg0.DATAIN
data[35] => out[35]~reg0.DATAIN
data[36] => out[36]~reg0.DATAIN
data[37] => out[37]~reg0.DATAIN
data[38] => out[38]~reg0.DATAIN
data[39] => out[39]~reg0.DATAIN
data[40] => out[40]~reg0.DATAIN
data[41] => out[41]~reg0.DATAIN
data[42] => out[42]~reg0.DATAIN
data[43] => out[43]~reg0.DATAIN
data[44] => out[44]~reg0.DATAIN
data[45] => out[45]~reg0.DATAIN
data[46] => out[46]~reg0.DATAIN
data[47] => out[47]~reg0.DATAIN
data[48] => out[48]~reg0.DATAIN
data[49] => out[49]~reg0.DATAIN
data[50] => out[50]~reg0.DATAIN
data[51] => out[51]~reg0.DATAIN
data[52] => out[52]~reg0.DATAIN
data[53] => out[53]~reg0.DATAIN
data[54] => out[54]~reg0.DATAIN
data[55] => out[55]~reg0.DATAIN
data[56] => out[56]~reg0.DATAIN
data[57] => out[57]~reg0.DATAIN
data[58] => out[58]~reg0.DATAIN
data[59] => out[59]~reg0.DATAIN
data[60] => out[60]~reg0.DATAIN
data[61] => out[61]~reg0.DATAIN
data[62] => out[62]~reg0.DATAIN
data[63] => out[63]~reg0.DATAIN
data[64] => out[64]~reg0.DATAIN
data[65] => out[65]~reg0.DATAIN
data[66] => out[66]~reg0.DATAIN
data[67] => out[67]~reg0.DATAIN
data[68] => out[68]~reg0.DATAIN
data[69] => out[69]~reg0.DATAIN
data[70] => out[70]~reg0.DATAIN
data[71] => out[71]~reg0.DATAIN
data[72] => out[72]~reg0.DATAIN
data[73] => out[73]~reg0.DATAIN
data[74] => out[74]~reg0.DATAIN
data[75] => out[75]~reg0.DATAIN
data[76] => out[76]~reg0.DATAIN
data[77] => out[77]~reg0.DATAIN
data[78] => out[78]~reg0.DATAIN
data[79] => out[79]~reg0.DATAIN
data[80] => out[80]~reg0.DATAIN
data[81] => out[81]~reg0.DATAIN
data[82] => out[82]~reg0.DATAIN
data[83] => out[83]~reg0.DATAIN
data[84] => out[84]~reg0.DATAIN
data[85] => out[85]~reg0.DATAIN
data[86] => out[86]~reg0.DATAIN
data[87] => out[87]~reg0.DATAIN
data[88] => out[88]~reg0.DATAIN
data[89] => out[89]~reg0.DATAIN
data[90] => out[90]~reg0.DATAIN
data[91] => out[91]~reg0.DATAIN
data[92] => out[92]~reg0.DATAIN
data[93] => out[93]~reg0.DATAIN
data[94] => out[94]~reg0.DATAIN
data[95] => out[95]~reg0.DATAIN
data[96] => out[96]~reg0.DATAIN
data[97] => out[97]~reg0.DATAIN
data[98] => out[98]~reg0.DATAIN
data[99] => out[99]~reg0.DATAIN
data[100] => out[100]~reg0.DATAIN
data[101] => out[101]~reg0.DATAIN
data[102] => out[102]~reg0.DATAIN
data[103] => out[103]~reg0.DATAIN
data[104] => out[104]~reg0.DATAIN
data[105] => out[105]~reg0.DATAIN
data[106] => out[106]~reg0.DATAIN
data[107] => out[107]~reg0.DATAIN
data[108] => out[108]~reg0.DATAIN
data[109] => out[109]~reg0.DATAIN
data[110] => out[110]~reg0.DATAIN
data[111] => out[111]~reg0.DATAIN
data[112] => out[112]~reg0.DATAIN
data[113] => out[113]~reg0.DATAIN
data[114] => out[114]~reg0.DATAIN
data[115] => out[115]~reg0.DATAIN
data[116] => out[116]~reg0.DATAIN
data[117] => out[117]~reg0.DATAIN
data[118] => out[118]~reg0.DATAIN
data[119] => out[119]~reg0.DATAIN
data[120] => out[120]~reg0.DATAIN
data[121] => out[121]~reg0.DATAIN
data[122] => out[122]~reg0.DATAIN
data[123] => out[123]~reg0.DATAIN
data[124] => out[124]~reg0.DATAIN
data[125] => out[125]~reg0.DATAIN
data[126] => out[126]~reg0.DATAIN
data[127] => out[127]~reg0.DATAIN
data[128] => out[128]~reg0.DATAIN
data[129] => out[129]~reg0.DATAIN
data[130] => out[130]~reg0.DATAIN
data[131] => out[131]~reg0.DATAIN
data[132] => out[132]~reg0.DATAIN
data[133] => out[133]~reg0.DATAIN
data[134] => out[134]~reg0.DATAIN
data[135] => out[135]~reg0.DATAIN
data[136] => out[136]~reg0.DATAIN
data[137] => out[137]~reg0.DATAIN
data[138] => out[138]~reg0.DATAIN
data[139] => out[139]~reg0.DATAIN
data[140] => out[140]~reg0.DATAIN
data[141] => out[141]~reg0.DATAIN
data[142] => out[142]~reg0.DATAIN
data[143] => out[143]~reg0.DATAIN
data[144] => out[144]~reg0.DATAIN
data[145] => out[145]~reg0.DATAIN
data[146] => out[146]~reg0.DATAIN
data[147] => out[147]~reg0.DATAIN
data[148] => out[148]~reg0.DATAIN
data[149] => out[149]~reg0.DATAIN
data[150] => out[150]~reg0.DATAIN
data[151] => out[151]~reg0.DATAIN
data[152] => out[152]~reg0.DATAIN
data[153] => out[153]~reg0.DATAIN
data[154] => out[154]~reg0.DATAIN
data[155] => out[155]~reg0.DATAIN
data[156] => out[156]~reg0.DATAIN
data[157] => out[157]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[157]~reg0.ENA
enable => out[156]~reg0.ENA
enable => out[155]~reg0.ENA
enable => out[154]~reg0.ENA
enable => out[153]~reg0.ENA
enable => out[152]~reg0.ENA
enable => out[151]~reg0.ENA
enable => out[150]~reg0.ENA
enable => out[149]~reg0.ENA
enable => out[148]~reg0.ENA
enable => out[147]~reg0.ENA
enable => out[146]~reg0.ENA
enable => out[145]~reg0.ENA
enable => out[144]~reg0.ENA
enable => out[143]~reg0.ENA
enable => out[142]~reg0.ENA
enable => out[141]~reg0.ENA
enable => out[140]~reg0.ENA
enable => out[139]~reg0.ENA
enable => out[138]~reg0.ENA
enable => out[137]~reg0.ENA
enable => out[136]~reg0.ENA
enable => out[135]~reg0.ENA
enable => out[134]~reg0.ENA
enable => out[133]~reg0.ENA
enable => out[132]~reg0.ENA
enable => out[131]~reg0.ENA
enable => out[130]~reg0.ENA
enable => out[129]~reg0.ENA
enable => out[128]~reg0.ENA
enable => out[127]~reg0.ENA
enable => out[126]~reg0.ENA
enable => out[125]~reg0.ENA
enable => out[124]~reg0.ENA
enable => out[123]~reg0.ENA
enable => out[122]~reg0.ENA
enable => out[121]~reg0.ENA
enable => out[120]~reg0.ENA
enable => out[119]~reg0.ENA
enable => out[118]~reg0.ENA
enable => out[117]~reg0.ENA
enable => out[116]~reg0.ENA
enable => out[115]~reg0.ENA
enable => out[114]~reg0.ENA
enable => out[113]~reg0.ENA
enable => out[112]~reg0.ENA
enable => out[111]~reg0.ENA
enable => out[110]~reg0.ENA
enable => out[109]~reg0.ENA
enable => out[108]~reg0.ENA
enable => out[107]~reg0.ENA
enable => out[106]~reg0.ENA
enable => out[105]~reg0.ENA
enable => out[104]~reg0.ENA
enable => out[103]~reg0.ENA
enable => out[102]~reg0.ENA
enable => out[101]~reg0.ENA
enable => out[100]~reg0.ENA
enable => out[99]~reg0.ENA
enable => out[98]~reg0.ENA
enable => out[97]~reg0.ENA
enable => out[96]~reg0.ENA
enable => out[95]~reg0.ENA
enable => out[94]~reg0.ENA
enable => out[93]~reg0.ENA
enable => out[92]~reg0.ENA
enable => out[91]~reg0.ENA
enable => out[90]~reg0.ENA
enable => out[89]~reg0.ENA
enable => out[88]~reg0.ENA
enable => out[87]~reg0.ENA
enable => out[86]~reg0.ENA
enable => out[85]~reg0.ENA
enable => out[84]~reg0.ENA
enable => out[83]~reg0.ENA
enable => out[82]~reg0.ENA
enable => out[81]~reg0.ENA
enable => out[80]~reg0.ENA
enable => out[79]~reg0.ENA
enable => out[78]~reg0.ENA
enable => out[77]~reg0.ENA
enable => out[76]~reg0.ENA
enable => out[75]~reg0.ENA
enable => out[74]~reg0.ENA
enable => out[73]~reg0.ENA
enable => out[72]~reg0.ENA
enable => out[71]~reg0.ENA
enable => out[70]~reg0.ENA
enable => out[69]~reg0.ENA
enable => out[68]~reg0.ENA
enable => out[67]~reg0.ENA
enable => out[66]~reg0.ENA
enable => out[65]~reg0.ENA
enable => out[64]~reg0.ENA
enable => out[63]~reg0.ENA
enable => out[62]~reg0.ENA
enable => out[61]~reg0.ENA
enable => out[60]~reg0.ENA
enable => out[59]~reg0.ENA
enable => out[58]~reg0.ENA
enable => out[57]~reg0.ENA
enable => out[56]~reg0.ENA
enable => out[55]~reg0.ENA
enable => out[54]~reg0.ENA
enable => out[53]~reg0.ENA
enable => out[52]~reg0.ENA
enable => out[51]~reg0.ENA
enable => out[50]~reg0.ENA
enable => out[49]~reg0.ENA
enable => out[48]~reg0.ENA
enable => out[47]~reg0.ENA
enable => out[46]~reg0.ENA
enable => out[45]~reg0.ENA
enable => out[44]~reg0.ENA
enable => out[43]~reg0.ENA
enable => out[42]~reg0.ENA
enable => out[41]~reg0.ENA
enable => out[40]~reg0.ENA
enable => out[39]~reg0.ENA
enable => out[38]~reg0.ENA
enable => out[37]~reg0.ENA
enable => out[36]~reg0.ENA
enable => out[35]~reg0.ENA
enable => out[34]~reg0.ENA
enable => out[33]~reg0.ENA
enable => out[32]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => out[32]~reg0.CLK
clock => out[33]~reg0.CLK
clock => out[34]~reg0.CLK
clock => out[35]~reg0.CLK
clock => out[36]~reg0.CLK
clock => out[37]~reg0.CLK
clock => out[38]~reg0.CLK
clock => out[39]~reg0.CLK
clock => out[40]~reg0.CLK
clock => out[41]~reg0.CLK
clock => out[42]~reg0.CLK
clock => out[43]~reg0.CLK
clock => out[44]~reg0.CLK
clock => out[45]~reg0.CLK
clock => out[46]~reg0.CLK
clock => out[47]~reg0.CLK
clock => out[48]~reg0.CLK
clock => out[49]~reg0.CLK
clock => out[50]~reg0.CLK
clock => out[51]~reg0.CLK
clock => out[52]~reg0.CLK
clock => out[53]~reg0.CLK
clock => out[54]~reg0.CLK
clock => out[55]~reg0.CLK
clock => out[56]~reg0.CLK
clock => out[57]~reg0.CLK
clock => out[58]~reg0.CLK
clock => out[59]~reg0.CLK
clock => out[60]~reg0.CLK
clock => out[61]~reg0.CLK
clock => out[62]~reg0.CLK
clock => out[63]~reg0.CLK
clock => out[64]~reg0.CLK
clock => out[65]~reg0.CLK
clock => out[66]~reg0.CLK
clock => out[67]~reg0.CLK
clock => out[68]~reg0.CLK
clock => out[69]~reg0.CLK
clock => out[70]~reg0.CLK
clock => out[71]~reg0.CLK
clock => out[72]~reg0.CLK
clock => out[73]~reg0.CLK
clock => out[74]~reg0.CLK
clock => out[75]~reg0.CLK
clock => out[76]~reg0.CLK
clock => out[77]~reg0.CLK
clock => out[78]~reg0.CLK
clock => out[79]~reg0.CLK
clock => out[80]~reg0.CLK
clock => out[81]~reg0.CLK
clock => out[82]~reg0.CLK
clock => out[83]~reg0.CLK
clock => out[84]~reg0.CLK
clock => out[85]~reg0.CLK
clock => out[86]~reg0.CLK
clock => out[87]~reg0.CLK
clock => out[88]~reg0.CLK
clock => out[89]~reg0.CLK
clock => out[90]~reg0.CLK
clock => out[91]~reg0.CLK
clock => out[92]~reg0.CLK
clock => out[93]~reg0.CLK
clock => out[94]~reg0.CLK
clock => out[95]~reg0.CLK
clock => out[96]~reg0.CLK
clock => out[97]~reg0.CLK
clock => out[98]~reg0.CLK
clock => out[99]~reg0.CLK
clock => out[100]~reg0.CLK
clock => out[101]~reg0.CLK
clock => out[102]~reg0.CLK
clock => out[103]~reg0.CLK
clock => out[104]~reg0.CLK
clock => out[105]~reg0.CLK
clock => out[106]~reg0.CLK
clock => out[107]~reg0.CLK
clock => out[108]~reg0.CLK
clock => out[109]~reg0.CLK
clock => out[110]~reg0.CLK
clock => out[111]~reg0.CLK
clock => out[112]~reg0.CLK
clock => out[113]~reg0.CLK
clock => out[114]~reg0.CLK
clock => out[115]~reg0.CLK
clock => out[116]~reg0.CLK
clock => out[117]~reg0.CLK
clock => out[118]~reg0.CLK
clock => out[119]~reg0.CLK
clock => out[120]~reg0.CLK
clock => out[121]~reg0.CLK
clock => out[122]~reg0.CLK
clock => out[123]~reg0.CLK
clock => out[124]~reg0.CLK
clock => out[125]~reg0.CLK
clock => out[126]~reg0.CLK
clock => out[127]~reg0.CLK
clock => out[128]~reg0.CLK
clock => out[129]~reg0.CLK
clock => out[130]~reg0.CLK
clock => out[131]~reg0.CLK
clock => out[132]~reg0.CLK
clock => out[133]~reg0.CLK
clock => out[134]~reg0.CLK
clock => out[135]~reg0.CLK
clock => out[136]~reg0.CLK
clock => out[137]~reg0.CLK
clock => out[138]~reg0.CLK
clock => out[139]~reg0.CLK
clock => out[140]~reg0.CLK
clock => out[141]~reg0.CLK
clock => out[142]~reg0.CLK
clock => out[143]~reg0.CLK
clock => out[144]~reg0.CLK
clock => out[145]~reg0.CLK
clock => out[146]~reg0.CLK
clock => out[147]~reg0.CLK
clock => out[148]~reg0.CLK
clock => out[149]~reg0.CLK
clock => out[150]~reg0.CLK
clock => out[151]~reg0.CLK
clock => out[152]~reg0.CLK
clock => out[153]~reg0.CLK
clock => out[154]~reg0.CLK
clock => out[155]~reg0.CLK
clock => out[156]~reg0.CLK
clock => out[157]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
clear => out[32]~reg0.ACLR
clear => out[33]~reg0.ACLR
clear => out[34]~reg0.ACLR
clear => out[35]~reg0.ACLR
clear => out[36]~reg0.ACLR
clear => out[37]~reg0.ACLR
clear => out[38]~reg0.ACLR
clear => out[39]~reg0.ACLR
clear => out[40]~reg0.ACLR
clear => out[41]~reg0.ACLR
clear => out[42]~reg0.ACLR
clear => out[43]~reg0.ACLR
clear => out[44]~reg0.ACLR
clear => out[45]~reg0.ACLR
clear => out[46]~reg0.ACLR
clear => out[47]~reg0.ACLR
clear => out[48]~reg0.ACLR
clear => out[49]~reg0.ACLR
clear => out[50]~reg0.ACLR
clear => out[51]~reg0.ACLR
clear => out[52]~reg0.ACLR
clear => out[53]~reg0.ACLR
clear => out[54]~reg0.ACLR
clear => out[55]~reg0.ACLR
clear => out[56]~reg0.ACLR
clear => out[57]~reg0.ACLR
clear => out[58]~reg0.ACLR
clear => out[59]~reg0.ACLR
clear => out[60]~reg0.ACLR
clear => out[61]~reg0.ACLR
clear => out[62]~reg0.ACLR
clear => out[63]~reg0.ACLR
clear => out[64]~reg0.ACLR
clear => out[65]~reg0.ACLR
clear => out[66]~reg0.ACLR
clear => out[67]~reg0.ACLR
clear => out[68]~reg0.ACLR
clear => out[69]~reg0.ACLR
clear => out[70]~reg0.ACLR
clear => out[71]~reg0.ACLR
clear => out[72]~reg0.ACLR
clear => out[73]~reg0.ACLR
clear => out[74]~reg0.ACLR
clear => out[75]~reg0.ACLR
clear => out[76]~reg0.ACLR
clear => out[77]~reg0.ACLR
clear => out[78]~reg0.ACLR
clear => out[79]~reg0.ACLR
clear => out[80]~reg0.ACLR
clear => out[81]~reg0.ACLR
clear => out[82]~reg0.ACLR
clear => out[83]~reg0.ACLR
clear => out[84]~reg0.ACLR
clear => out[85]~reg0.ACLR
clear => out[86]~reg0.ACLR
clear => out[87]~reg0.ACLR
clear => out[88]~reg0.ACLR
clear => out[89]~reg0.ACLR
clear => out[90]~reg0.ACLR
clear => out[91]~reg0.ACLR
clear => out[92]~reg0.ACLR
clear => out[93]~reg0.ACLR
clear => out[94]~reg0.ACLR
clear => out[95]~reg0.ACLR
clear => out[96]~reg0.ACLR
clear => out[97]~reg0.ACLR
clear => out[98]~reg0.ACLR
clear => out[99]~reg0.ACLR
clear => out[100]~reg0.ACLR
clear => out[101]~reg0.ACLR
clear => out[102]~reg0.ACLR
clear => out[103]~reg0.ACLR
clear => out[104]~reg0.ACLR
clear => out[105]~reg0.ACLR
clear => out[106]~reg0.ACLR
clear => out[107]~reg0.ACLR
clear => out[108]~reg0.ACLR
clear => out[109]~reg0.ACLR
clear => out[110]~reg0.ACLR
clear => out[111]~reg0.ACLR
clear => out[112]~reg0.ACLR
clear => out[113]~reg0.ACLR
clear => out[114]~reg0.ACLR
clear => out[115]~reg0.ACLR
clear => out[116]~reg0.ACLR
clear => out[117]~reg0.ACLR
clear => out[118]~reg0.ACLR
clear => out[119]~reg0.ACLR
clear => out[120]~reg0.ACLR
clear => out[121]~reg0.ACLR
clear => out[122]~reg0.ACLR
clear => out[123]~reg0.ACLR
clear => out[124]~reg0.ACLR
clear => out[125]~reg0.ACLR
clear => out[126]~reg0.ACLR
clear => out[127]~reg0.ACLR
clear => out[128]~reg0.ACLR
clear => out[129]~reg0.ACLR
clear => out[130]~reg0.ACLR
clear => out[131]~reg0.ACLR
clear => out[132]~reg0.ACLR
clear => out[133]~reg0.ACLR
clear => out[134]~reg0.ACLR
clear => out[135]~reg0.ACLR
clear => out[136]~reg0.ACLR
clear => out[137]~reg0.ACLR
clear => out[138]~reg0.ACLR
clear => out[139]~reg0.ACLR
clear => out[140]~reg0.ACLR
clear => out[141]~reg0.ACLR
clear => out[142]~reg0.ACLR
clear => out[143]~reg0.ACLR
clear => out[144]~reg0.ACLR
clear => out[145]~reg0.ACLR
clear => out[146]~reg0.ACLR
clear => out[147]~reg0.ACLR
clear => out[148]~reg0.ACLR
clear => out[149]~reg0.ACLR
clear => out[150]~reg0.ACLR
clear => out[151]~reg0.ACLR
clear => out[152]~reg0.ACLR
clear => out[153]~reg0.ACLR
clear => out[154]~reg0.ACLR
clear => out[155]~reg0.ACLR
clear => out[156]~reg0.ACLR
clear => out[157]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[64] <= out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[65] <= out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[66] <= out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[67] <= out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[68] <= out[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[69] <= out[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[70] <= out[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[71] <= out[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[72] <= out[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[73] <= out[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[74] <= out[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[75] <= out[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[76] <= out[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[77] <= out[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[78] <= out[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[79] <= out[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[80] <= out[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[81] <= out[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[82] <= out[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[83] <= out[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[84] <= out[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[85] <= out[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[86] <= out[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[87] <= out[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[88] <= out[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[89] <= out[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[90] <= out[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[91] <= out[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[92] <= out[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[93] <= out[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[94] <= out[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[95] <= out[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[96] <= out[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[97] <= out[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[98] <= out[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[99] <= out[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[100] <= out[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[101] <= out[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[102] <= out[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[103] <= out[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[104] <= out[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[105] <= out[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[106] <= out[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[107] <= out[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[108] <= out[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[109] <= out[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[110] <= out[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[111] <= out[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[112] <= out[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[113] <= out[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[114] <= out[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[115] <= out[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[116] <= out[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[117] <= out[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[118] <= out[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[119] <= out[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[120] <= out[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[121] <= out[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[122] <= out[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[123] <= out[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[124] <= out[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[125] <= out[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[126] <= out[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[127] <= out[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[128] <= out[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[129] <= out[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[130] <= out[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[131] <= out[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[132] <= out[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[133] <= out[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[134] <= out[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[135] <= out[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[136] <= out[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[137] <= out[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[138] <= out[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[139] <= out[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[140] <= out[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[141] <= out[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[142] <= out[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[143] <= out[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[144] <= out[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[145] <= out[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[146] <= out[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[147] <= out[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[148] <= out[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[149] <= out[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[150] <= out[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[151] <= out[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[152] <= out[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[153] <= out[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[154] <= out[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[155] <= out[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[156] <= out[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[157] <= out[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|DRAM:dmem
DOUT[0] <= MEM.DATAOUT
DOUT[1] <= MEM.DATAOUT1
DOUT[2] <= MEM.DATAOUT2
DOUT[3] <= MEM.DATAOUT3
DOUT[4] <= MEM.DATAOUT4
DOUT[5] <= MEM.DATAOUT5
DOUT[6] <= MEM.DATAOUT6
DOUT[7] <= MEM.DATAOUT7
DOUT[8] <= MEM.DATAOUT8
DOUT[9] <= MEM.DATAOUT9
DOUT[10] <= MEM.DATAOUT10
DOUT[11] <= MEM.DATAOUT11
DOUT[12] <= MEM.DATAOUT12
DOUT[13] <= MEM.DATAOUT13
DOUT[14] <= MEM.DATAOUT14
DOUT[15] <= MEM.DATAOUT15
DOUT[16] <= MEM.DATAOUT16
DOUT[17] <= MEM.DATAOUT17
DOUT[18] <= MEM.DATAOUT18
DOUT[19] <= MEM.DATAOUT19
DOUT[20] <= MEM.DATAOUT20
DOUT[21] <= MEM.DATAOUT21
DOUT[22] <= MEM.DATAOUT22
DOUT[23] <= MEM.DATAOUT23
DOUT[24] <= MEM.DATAOUT24
DOUT[25] <= MEM.DATAOUT25
DOUT[26] <= MEM.DATAOUT26
DOUT[27] <= MEM.DATAOUT27
DOUT[28] <= MEM.DATAOUT28
DOUT[29] <= MEM.DATAOUT29
DOUT[30] <= MEM.DATAOUT30
DOUT[31] <= MEM.DATAOUT31
ADDR[0] => MEM.waddr_a[0].DATAIN
ADDR[0] => MEM.WADDR
ADDR[0] => MEM.RADDR
ADDR[1] => MEM.waddr_a[1].DATAIN
ADDR[1] => MEM.WADDR1
ADDR[1] => MEM.RADDR1
ADDR[2] => MEM.waddr_a[2].DATAIN
ADDR[2] => MEM.WADDR2
ADDR[2] => MEM.RADDR2
ADDR[3] => MEM.waddr_a[3].DATAIN
ADDR[3] => MEM.WADDR3
ADDR[3] => MEM.RADDR3
ADDR[4] => MEM.waddr_a[4].DATAIN
ADDR[4] => MEM.WADDR4
ADDR[4] => MEM.RADDR4
ADDR[5] => MEM.waddr_a[5].DATAIN
ADDR[5] => MEM.WADDR5
ADDR[5] => MEM.RADDR5
ADDR[6] => MEM.waddr_a[6].DATAIN
ADDR[6] => MEM.WADDR6
ADDR[6] => MEM.RADDR6
ADDR[7] => MEM.waddr_a[7].DATAIN
ADDR[7] => MEM.WADDR7
ADDR[7] => MEM.RADDR7
ADDR[8] => MEM.waddr_a[8].DATAIN
ADDR[8] => MEM.WADDR8
ADDR[8] => MEM.RADDR8
DIN[0] => MEM.data_a[0].DATAIN
DIN[0] => MEM.DATAIN
DIN[1] => MEM.data_a[1].DATAIN
DIN[1] => MEM.DATAIN1
DIN[2] => MEM.data_a[2].DATAIN
DIN[2] => MEM.DATAIN2
DIN[3] => MEM.data_a[3].DATAIN
DIN[3] => MEM.DATAIN3
DIN[4] => MEM.data_a[4].DATAIN
DIN[4] => MEM.DATAIN4
DIN[5] => MEM.data_a[5].DATAIN
DIN[5] => MEM.DATAIN5
DIN[6] => MEM.data_a[6].DATAIN
DIN[6] => MEM.DATAIN6
DIN[7] => MEM.data_a[7].DATAIN
DIN[7] => MEM.DATAIN7
DIN[8] => Mux7.IN2
DIN[8] => Mux7.IN3
DIN[9] => Mux6.IN2
DIN[9] => Mux6.IN3
DIN[10] => Mux5.IN2
DIN[10] => Mux5.IN3
DIN[11] => Mux4.IN2
DIN[11] => Mux4.IN3
DIN[12] => Mux3.IN2
DIN[12] => Mux3.IN3
DIN[13] => Mux2.IN2
DIN[13] => Mux2.IN3
DIN[14] => Mux1.IN2
DIN[14] => Mux1.IN3
DIN[15] => Mux0.IN2
DIN[15] => Mux0.IN3
DIN[16] => MEM.DATAB
DIN[17] => MEM.DATAB
DIN[18] => MEM.DATAB
DIN[19] => MEM.DATAB
DIN[20] => MEM.DATAB
DIN[21] => MEM.DATAB
DIN[22] => MEM.DATAB
DIN[23] => MEM.DATAB
DIN[24] => MEM.DATAB
DIN[25] => MEM.DATAB
DIN[26] => MEM.DATAB
DIN[27] => MEM.DATAB
DIN[28] => MEM.DATAB
DIN[29] => MEM.DATAB
DIN[30] => MEM.DATAB
DIN[31] => MEM.DATAB
wren => MEM.OUTPUTSELECT
clock => MEM.we_a.CLK
clock => MEM.waddr_a[8].CLK
clock => MEM.waddr_a[7].CLK
clock => MEM.waddr_a[6].CLK
clock => MEM.waddr_a[5].CLK
clock => MEM.waddr_a[4].CLK
clock => MEM.waddr_a[3].CLK
clock => MEM.waddr_a[2].CLK
clock => MEM.waddr_a[1].CLK
clock => MEM.waddr_a[0].CLK
clock => MEM.data_a[31].CLK
clock => MEM.data_a[30].CLK
clock => MEM.data_a[29].CLK
clock => MEM.data_a[28].CLK
clock => MEM.data_a[27].CLK
clock => MEM.data_a[26].CLK
clock => MEM.data_a[25].CLK
clock => MEM.data_a[24].CLK
clock => MEM.data_a[23].CLK
clock => MEM.data_a[22].CLK
clock => MEM.data_a[21].CLK
clock => MEM.data_a[20].CLK
clock => MEM.data_a[19].CLK
clock => MEM.data_a[18].CLK
clock => MEM.data_a[17].CLK
clock => MEM.data_a[16].CLK
clock => MEM.data_a[15].CLK
clock => MEM.data_a[14].CLK
clock => MEM.data_a[13].CLK
clock => MEM.data_a[12].CLK
clock => MEM.data_a[11].CLK
clock => MEM.data_a[10].CLK
clock => MEM.data_a[9].CLK
clock => MEM.data_a[8].CLK
clock => MEM.data_a[7].CLK
clock => MEM.data_a[6].CLK
clock => MEM.data_a[5].CLK
clock => MEM.data_a[4].CLK
clock => MEM.data_a[3].CLK
clock => MEM.data_a[2].CLK
clock => MEM.data_a[1].CLK
clock => MEM.data_a[0].CLK
clock => MEM.CLK0
func3[0] => Decoder0.IN2
func3[0] => Mux0.IN5
func3[0] => Mux1.IN5
func3[0] => Mux2.IN5
func3[0] => Mux3.IN5
func3[0] => Mux4.IN5
func3[0] => Mux5.IN5
func3[0] => Mux6.IN5
func3[0] => Mux7.IN5
func3[1] => Decoder0.IN1
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => MEM.OUTPUTSELECT
func3[1] => Mux0.IN4
func3[1] => Mux1.IN4
func3[1] => Mux2.IN4
func3[1] => Mux3.IN4
func3[1] => Mux4.IN4
func3[1] => Mux5.IN4
func3[1] => Mux6.IN4
func3[1] => Mux7.IN4
func3[2] => Decoder0.IN0


|top|riscv_core:rv32i|memOut_MUX:memOut_MUX
memOut_sel[0] => Mux0.IN7
memOut_sel[0] => Mux1.IN7
memOut_sel[0] => Mux2.IN7
memOut_sel[0] => Mux3.IN7
memOut_sel[0] => Mux4.IN7
memOut_sel[0] => Mux5.IN7
memOut_sel[0] => Mux6.IN7
memOut_sel[0] => Mux7.IN7
memOut_sel[0] => Mux8.IN7
memOut_sel[0] => Mux9.IN7
memOut_sel[0] => Mux10.IN7
memOut_sel[0] => Mux11.IN7
memOut_sel[0] => Mux12.IN7
memOut_sel[0] => Mux13.IN7
memOut_sel[0] => Mux14.IN7
memOut_sel[0] => Mux15.IN7
memOut_sel[0] => Mux16.IN6
memOut_sel[0] => Mux17.IN6
memOut_sel[0] => Mux18.IN6
memOut_sel[0] => Mux19.IN6
memOut_sel[0] => Mux20.IN6
memOut_sel[0] => Mux21.IN6
memOut_sel[0] => Mux22.IN6
memOut_sel[0] => Mux23.IN6
memOut_sel[0] => Decoder0.IN2
memOut_sel[1] => Mux0.IN6
memOut_sel[1] => Mux1.IN6
memOut_sel[1] => Mux2.IN6
memOut_sel[1] => Mux3.IN6
memOut_sel[1] => Mux4.IN6
memOut_sel[1] => Mux5.IN6
memOut_sel[1] => Mux6.IN6
memOut_sel[1] => Mux7.IN6
memOut_sel[1] => Mux8.IN6
memOut_sel[1] => Mux9.IN6
memOut_sel[1] => Mux10.IN6
memOut_sel[1] => Mux11.IN6
memOut_sel[1] => Mux12.IN6
memOut_sel[1] => Mux13.IN6
memOut_sel[1] => Mux14.IN6
memOut_sel[1] => Mux15.IN6
memOut_sel[1] => Mux16.IN5
memOut_sel[1] => Mux17.IN5
memOut_sel[1] => Mux18.IN5
memOut_sel[1] => Mux19.IN5
memOut_sel[1] => Mux20.IN5
memOut_sel[1] => Mux21.IN5
memOut_sel[1] => Mux22.IN5
memOut_sel[1] => Mux23.IN5
memOut_sel[1] => Decoder0.IN1
memOut_sel[2] => Mux0.IN5
memOut_sel[2] => Mux1.IN5
memOut_sel[2] => Mux2.IN5
memOut_sel[2] => Mux3.IN5
memOut_sel[2] => Mux4.IN5
memOut_sel[2] => Mux5.IN5
memOut_sel[2] => Mux6.IN5
memOut_sel[2] => Mux7.IN5
memOut_sel[2] => Mux8.IN5
memOut_sel[2] => Mux9.IN5
memOut_sel[2] => Mux10.IN5
memOut_sel[2] => Mux11.IN5
memOut_sel[2] => Mux12.IN5
memOut_sel[2] => Mux13.IN5
memOut_sel[2] => Mux14.IN5
memOut_sel[2] => Mux15.IN5
memOut_sel[2] => Mux16.IN4
memOut_sel[2] => Mux17.IN4
memOut_sel[2] => Mux18.IN4
memOut_sel[2] => Mux19.IN4
memOut_sel[2] => Mux20.IN4
memOut_sel[2] => Mux21.IN4
memOut_sel[2] => Mux22.IN4
memOut_sel[2] => Mux23.IN4
memOut_sel[2] => Decoder0.IN0
in[0] => out.DATAA
in[1] => out.DATAA
in[2] => out.DATAA
in[3] => out.DATAA
in[4] => out.DATAA
in[5] => out.DATAA
in[6] => out.DATAA
in[7] => Mux0.IN10
in[7] => Mux1.IN10
in[7] => Mux2.IN10
in[7] => Mux3.IN10
in[7] => Mux4.IN10
in[7] => Mux5.IN10
in[7] => Mux6.IN10
in[7] => Mux7.IN10
in[7] => Mux8.IN10
in[7] => Mux9.IN10
in[7] => Mux10.IN10
in[7] => Mux11.IN10
in[7] => Mux12.IN10
in[7] => Mux13.IN10
in[7] => Mux14.IN10
in[7] => Mux15.IN10
in[7] => Mux16.IN10
in[7] => Mux17.IN10
in[7] => Mux18.IN10
in[7] => Mux19.IN10
in[7] => Mux20.IN10
in[7] => Mux21.IN10
in[7] => Mux22.IN10
in[7] => Mux23.IN10
in[7] => out.DATAA
in[8] => Mux23.IN7
in[8] => Mux23.IN8
in[8] => Mux23.IN9
in[9] => Mux22.IN7
in[9] => Mux22.IN8
in[9] => Mux22.IN9
in[10] => Mux21.IN7
in[10] => Mux21.IN8
in[10] => Mux21.IN9
in[11] => Mux20.IN7
in[11] => Mux20.IN8
in[11] => Mux20.IN9
in[12] => Mux19.IN7
in[12] => Mux19.IN8
in[12] => Mux19.IN9
in[13] => Mux18.IN7
in[13] => Mux18.IN8
in[13] => Mux18.IN9
in[14] => Mux17.IN7
in[14] => Mux17.IN8
in[14] => Mux17.IN9
in[15] => Mux0.IN9
in[15] => Mux1.IN9
in[15] => Mux2.IN9
in[15] => Mux3.IN9
in[15] => Mux4.IN9
in[15] => Mux5.IN9
in[15] => Mux6.IN9
in[15] => Mux7.IN9
in[15] => Mux8.IN9
in[15] => Mux9.IN9
in[15] => Mux10.IN9
in[15] => Mux11.IN9
in[15] => Mux12.IN9
in[15] => Mux13.IN9
in[15] => Mux14.IN9
in[15] => Mux15.IN9
in[15] => Mux16.IN7
in[15] => Mux16.IN8
in[15] => Mux16.IN9
in[16] => Mux15.IN8
in[17] => Mux14.IN8
in[18] => Mux13.IN8
in[19] => Mux12.IN8
in[20] => Mux11.IN8
in[21] => Mux10.IN8
in[22] => Mux9.IN8
in[23] => Mux8.IN8
in[24] => Mux7.IN8
in[25] => Mux6.IN8
in[26] => Mux5.IN8
in[27] => Mux4.IN8
in[28] => Mux3.IN8
in[29] => Mux2.IN8
in[30] => Mux1.IN8
in[31] => Mux0.IN8
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|register:MEM_WB
data[0] => out[0]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[15] => out[15]~reg0.DATAIN
data[16] => out[16]~reg0.DATAIN
data[17] => out[17]~reg0.DATAIN
data[18] => out[18]~reg0.DATAIN
data[19] => out[19]~reg0.DATAIN
data[20] => out[20]~reg0.DATAIN
data[21] => out[21]~reg0.DATAIN
data[22] => out[22]~reg0.DATAIN
data[23] => out[23]~reg0.DATAIN
data[24] => out[24]~reg0.DATAIN
data[25] => out[25]~reg0.DATAIN
data[26] => out[26]~reg0.DATAIN
data[27] => out[27]~reg0.DATAIN
data[28] => out[28]~reg0.DATAIN
data[29] => out[29]~reg0.DATAIN
data[30] => out[30]~reg0.DATAIN
data[31] => out[31]~reg0.DATAIN
data[32] => out[32]~reg0.DATAIN
data[33] => out[33]~reg0.DATAIN
data[34] => out[34]~reg0.DATAIN
data[35] => out[35]~reg0.DATAIN
data[36] => out[36]~reg0.DATAIN
data[37] => out[37]~reg0.DATAIN
data[38] => out[38]~reg0.DATAIN
data[39] => out[39]~reg0.DATAIN
data[40] => out[40]~reg0.DATAIN
data[41] => out[41]~reg0.DATAIN
data[42] => out[42]~reg0.DATAIN
data[43] => out[43]~reg0.DATAIN
data[44] => out[44]~reg0.DATAIN
data[45] => out[45]~reg0.DATAIN
data[46] => out[46]~reg0.DATAIN
data[47] => out[47]~reg0.DATAIN
data[48] => out[48]~reg0.DATAIN
data[49] => out[49]~reg0.DATAIN
data[50] => out[50]~reg0.DATAIN
data[51] => out[51]~reg0.DATAIN
data[52] => out[52]~reg0.DATAIN
data[53] => out[53]~reg0.DATAIN
data[54] => out[54]~reg0.DATAIN
data[55] => out[55]~reg0.DATAIN
data[56] => out[56]~reg0.DATAIN
data[57] => out[57]~reg0.DATAIN
data[58] => out[58]~reg0.DATAIN
data[59] => out[59]~reg0.DATAIN
data[60] => out[60]~reg0.DATAIN
data[61] => out[61]~reg0.DATAIN
data[62] => out[62]~reg0.DATAIN
data[63] => out[63]~reg0.DATAIN
data[64] => out[64]~reg0.DATAIN
data[65] => out[65]~reg0.DATAIN
data[66] => out[66]~reg0.DATAIN
data[67] => out[67]~reg0.DATAIN
data[68] => out[68]~reg0.DATAIN
data[69] => out[69]~reg0.DATAIN
data[70] => out[70]~reg0.DATAIN
data[71] => out[71]~reg0.DATAIN
data[72] => out[72]~reg0.DATAIN
data[73] => out[73]~reg0.DATAIN
data[74] => out[74]~reg0.DATAIN
data[75] => out[75]~reg0.DATAIN
data[76] => out[76]~reg0.DATAIN
data[77] => out[77]~reg0.DATAIN
data[78] => out[78]~reg0.DATAIN
data[79] => out[79]~reg0.DATAIN
data[80] => out[80]~reg0.DATAIN
data[81] => out[81]~reg0.DATAIN
data[82] => out[82]~reg0.DATAIN
data[83] => out[83]~reg0.DATAIN
data[84] => out[84]~reg0.DATAIN
data[85] => out[85]~reg0.DATAIN
data[86] => out[86]~reg0.DATAIN
data[87] => out[87]~reg0.DATAIN
data[88] => out[88]~reg0.DATAIN
data[89] => out[89]~reg0.DATAIN
data[90] => out[90]~reg0.DATAIN
data[91] => out[91]~reg0.DATAIN
data[92] => out[92]~reg0.DATAIN
data[93] => out[93]~reg0.DATAIN
data[94] => out[94]~reg0.DATAIN
data[95] => out[95]~reg0.DATAIN
data[96] => out[96]~reg0.DATAIN
data[97] => out[97]~reg0.DATAIN
data[98] => out[98]~reg0.DATAIN
data[99] => out[99]~reg0.DATAIN
data[100] => out[100]~reg0.DATAIN
data[101] => out[101]~reg0.DATAIN
data[102] => out[102]~reg0.DATAIN
data[103] => out[103]~reg0.DATAIN
data[104] => out[104]~reg0.DATAIN
data[105] => out[105]~reg0.DATAIN
data[106] => out[106]~reg0.DATAIN
data[107] => out[107]~reg0.DATAIN
data[108] => out[108]~reg0.DATAIN
data[109] => out[109]~reg0.DATAIN
data[110] => out[110]~reg0.DATAIN
data[111] => out[111]~reg0.DATAIN
data[112] => out[112]~reg0.DATAIN
data[113] => out[113]~reg0.DATAIN
data[114] => out[114]~reg0.DATAIN
data[115] => out[115]~reg0.DATAIN
data[116] => out[116]~reg0.DATAIN
data[117] => out[117]~reg0.DATAIN
data[118] => out[118]~reg0.DATAIN
data[119] => out[119]~reg0.DATAIN
data[120] => out[120]~reg0.DATAIN
data[121] => out[121]~reg0.DATAIN
data[122] => out[122]~reg0.DATAIN
data[123] => out[123]~reg0.DATAIN
data[124] => out[124]~reg0.DATAIN
data[125] => out[125]~reg0.DATAIN
data[126] => out[126]~reg0.DATAIN
data[127] => out[127]~reg0.DATAIN
data[128] => out[128]~reg0.DATAIN
data[129] => out[129]~reg0.DATAIN
data[130] => out[130]~reg0.DATAIN
data[131] => out[131]~reg0.DATAIN
data[132] => out[132]~reg0.DATAIN
data[133] => out[133]~reg0.DATAIN
data[134] => out[134]~reg0.DATAIN
data[135] => out[135]~reg0.DATAIN
data[136] => out[136]~reg0.DATAIN
data[137] => out[137]~reg0.DATAIN
data[138] => out[138]~reg0.DATAIN
data[139] => out[139]~reg0.DATAIN
data[140] => out[140]~reg0.DATAIN
data[141] => out[141]~reg0.DATAIN
data[142] => out[142]~reg0.DATAIN
data[143] => out[143]~reg0.DATAIN
data[144] => out[144]~reg0.DATAIN
data[145] => out[145]~reg0.DATAIN
data[146] => out[146]~reg0.DATAIN
data[147] => out[147]~reg0.DATAIN
data[148] => out[148]~reg0.DATAIN
data[149] => out[149]~reg0.DATAIN
data[150] => out[150]~reg0.DATAIN
data[151] => out[151]~reg0.DATAIN
data[152] => out[152]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[152]~reg0.ENA
enable => out[151]~reg0.ENA
enable => out[150]~reg0.ENA
enable => out[149]~reg0.ENA
enable => out[148]~reg0.ENA
enable => out[147]~reg0.ENA
enable => out[146]~reg0.ENA
enable => out[145]~reg0.ENA
enable => out[144]~reg0.ENA
enable => out[143]~reg0.ENA
enable => out[142]~reg0.ENA
enable => out[141]~reg0.ENA
enable => out[140]~reg0.ENA
enable => out[139]~reg0.ENA
enable => out[138]~reg0.ENA
enable => out[137]~reg0.ENA
enable => out[136]~reg0.ENA
enable => out[135]~reg0.ENA
enable => out[134]~reg0.ENA
enable => out[133]~reg0.ENA
enable => out[132]~reg0.ENA
enable => out[131]~reg0.ENA
enable => out[130]~reg0.ENA
enable => out[129]~reg0.ENA
enable => out[128]~reg0.ENA
enable => out[127]~reg0.ENA
enable => out[126]~reg0.ENA
enable => out[125]~reg0.ENA
enable => out[124]~reg0.ENA
enable => out[123]~reg0.ENA
enable => out[122]~reg0.ENA
enable => out[121]~reg0.ENA
enable => out[120]~reg0.ENA
enable => out[119]~reg0.ENA
enable => out[118]~reg0.ENA
enable => out[117]~reg0.ENA
enable => out[116]~reg0.ENA
enable => out[115]~reg0.ENA
enable => out[114]~reg0.ENA
enable => out[113]~reg0.ENA
enable => out[112]~reg0.ENA
enable => out[111]~reg0.ENA
enable => out[110]~reg0.ENA
enable => out[109]~reg0.ENA
enable => out[108]~reg0.ENA
enable => out[107]~reg0.ENA
enable => out[106]~reg0.ENA
enable => out[105]~reg0.ENA
enable => out[104]~reg0.ENA
enable => out[103]~reg0.ENA
enable => out[102]~reg0.ENA
enable => out[101]~reg0.ENA
enable => out[100]~reg0.ENA
enable => out[99]~reg0.ENA
enable => out[98]~reg0.ENA
enable => out[97]~reg0.ENA
enable => out[96]~reg0.ENA
enable => out[95]~reg0.ENA
enable => out[94]~reg0.ENA
enable => out[93]~reg0.ENA
enable => out[92]~reg0.ENA
enable => out[91]~reg0.ENA
enable => out[90]~reg0.ENA
enable => out[89]~reg0.ENA
enable => out[88]~reg0.ENA
enable => out[87]~reg0.ENA
enable => out[86]~reg0.ENA
enable => out[85]~reg0.ENA
enable => out[84]~reg0.ENA
enable => out[83]~reg0.ENA
enable => out[82]~reg0.ENA
enable => out[81]~reg0.ENA
enable => out[80]~reg0.ENA
enable => out[79]~reg0.ENA
enable => out[78]~reg0.ENA
enable => out[77]~reg0.ENA
enable => out[76]~reg0.ENA
enable => out[75]~reg0.ENA
enable => out[74]~reg0.ENA
enable => out[73]~reg0.ENA
enable => out[72]~reg0.ENA
enable => out[71]~reg0.ENA
enable => out[70]~reg0.ENA
enable => out[69]~reg0.ENA
enable => out[68]~reg0.ENA
enable => out[67]~reg0.ENA
enable => out[66]~reg0.ENA
enable => out[65]~reg0.ENA
enable => out[64]~reg0.ENA
enable => out[63]~reg0.ENA
enable => out[62]~reg0.ENA
enable => out[61]~reg0.ENA
enable => out[60]~reg0.ENA
enable => out[59]~reg0.ENA
enable => out[58]~reg0.ENA
enable => out[57]~reg0.ENA
enable => out[56]~reg0.ENA
enable => out[55]~reg0.ENA
enable => out[54]~reg0.ENA
enable => out[53]~reg0.ENA
enable => out[52]~reg0.ENA
enable => out[51]~reg0.ENA
enable => out[50]~reg0.ENA
enable => out[49]~reg0.ENA
enable => out[48]~reg0.ENA
enable => out[47]~reg0.ENA
enable => out[46]~reg0.ENA
enable => out[45]~reg0.ENA
enable => out[44]~reg0.ENA
enable => out[43]~reg0.ENA
enable => out[42]~reg0.ENA
enable => out[41]~reg0.ENA
enable => out[40]~reg0.ENA
enable => out[39]~reg0.ENA
enable => out[38]~reg0.ENA
enable => out[37]~reg0.ENA
enable => out[36]~reg0.ENA
enable => out[35]~reg0.ENA
enable => out[34]~reg0.ENA
enable => out[33]~reg0.ENA
enable => out[32]~reg0.ENA
enable => out[31]~reg0.ENA
enable => out[30]~reg0.ENA
enable => out[29]~reg0.ENA
enable => out[28]~reg0.ENA
enable => out[27]~reg0.ENA
enable => out[26]~reg0.ENA
enable => out[25]~reg0.ENA
enable => out[24]~reg0.ENA
enable => out[23]~reg0.ENA
enable => out[22]~reg0.ENA
enable => out[21]~reg0.ENA
enable => out[20]~reg0.ENA
enable => out[19]~reg0.ENA
enable => out[18]~reg0.ENA
enable => out[17]~reg0.ENA
enable => out[16]~reg0.ENA
enable => out[15]~reg0.ENA
enable => out[14]~reg0.ENA
enable => out[13]~reg0.ENA
enable => out[12]~reg0.ENA
enable => out[11]~reg0.ENA
enable => out[10]~reg0.ENA
enable => out[9]~reg0.ENA
enable => out[8]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => out[32]~reg0.CLK
clock => out[33]~reg0.CLK
clock => out[34]~reg0.CLK
clock => out[35]~reg0.CLK
clock => out[36]~reg0.CLK
clock => out[37]~reg0.CLK
clock => out[38]~reg0.CLK
clock => out[39]~reg0.CLK
clock => out[40]~reg0.CLK
clock => out[41]~reg0.CLK
clock => out[42]~reg0.CLK
clock => out[43]~reg0.CLK
clock => out[44]~reg0.CLK
clock => out[45]~reg0.CLK
clock => out[46]~reg0.CLK
clock => out[47]~reg0.CLK
clock => out[48]~reg0.CLK
clock => out[49]~reg0.CLK
clock => out[50]~reg0.CLK
clock => out[51]~reg0.CLK
clock => out[52]~reg0.CLK
clock => out[53]~reg0.CLK
clock => out[54]~reg0.CLK
clock => out[55]~reg0.CLK
clock => out[56]~reg0.CLK
clock => out[57]~reg0.CLK
clock => out[58]~reg0.CLK
clock => out[59]~reg0.CLK
clock => out[60]~reg0.CLK
clock => out[61]~reg0.CLK
clock => out[62]~reg0.CLK
clock => out[63]~reg0.CLK
clock => out[64]~reg0.CLK
clock => out[65]~reg0.CLK
clock => out[66]~reg0.CLK
clock => out[67]~reg0.CLK
clock => out[68]~reg0.CLK
clock => out[69]~reg0.CLK
clock => out[70]~reg0.CLK
clock => out[71]~reg0.CLK
clock => out[72]~reg0.CLK
clock => out[73]~reg0.CLK
clock => out[74]~reg0.CLK
clock => out[75]~reg0.CLK
clock => out[76]~reg0.CLK
clock => out[77]~reg0.CLK
clock => out[78]~reg0.CLK
clock => out[79]~reg0.CLK
clock => out[80]~reg0.CLK
clock => out[81]~reg0.CLK
clock => out[82]~reg0.CLK
clock => out[83]~reg0.CLK
clock => out[84]~reg0.CLK
clock => out[85]~reg0.CLK
clock => out[86]~reg0.CLK
clock => out[87]~reg0.CLK
clock => out[88]~reg0.CLK
clock => out[89]~reg0.CLK
clock => out[90]~reg0.CLK
clock => out[91]~reg0.CLK
clock => out[92]~reg0.CLK
clock => out[93]~reg0.CLK
clock => out[94]~reg0.CLK
clock => out[95]~reg0.CLK
clock => out[96]~reg0.CLK
clock => out[97]~reg0.CLK
clock => out[98]~reg0.CLK
clock => out[99]~reg0.CLK
clock => out[100]~reg0.CLK
clock => out[101]~reg0.CLK
clock => out[102]~reg0.CLK
clock => out[103]~reg0.CLK
clock => out[104]~reg0.CLK
clock => out[105]~reg0.CLK
clock => out[106]~reg0.CLK
clock => out[107]~reg0.CLK
clock => out[108]~reg0.CLK
clock => out[109]~reg0.CLK
clock => out[110]~reg0.CLK
clock => out[111]~reg0.CLK
clock => out[112]~reg0.CLK
clock => out[113]~reg0.CLK
clock => out[114]~reg0.CLK
clock => out[115]~reg0.CLK
clock => out[116]~reg0.CLK
clock => out[117]~reg0.CLK
clock => out[118]~reg0.CLK
clock => out[119]~reg0.CLK
clock => out[120]~reg0.CLK
clock => out[121]~reg0.CLK
clock => out[122]~reg0.CLK
clock => out[123]~reg0.CLK
clock => out[124]~reg0.CLK
clock => out[125]~reg0.CLK
clock => out[126]~reg0.CLK
clock => out[127]~reg0.CLK
clock => out[128]~reg0.CLK
clock => out[129]~reg0.CLK
clock => out[130]~reg0.CLK
clock => out[131]~reg0.CLK
clock => out[132]~reg0.CLK
clock => out[133]~reg0.CLK
clock => out[134]~reg0.CLK
clock => out[135]~reg0.CLK
clock => out[136]~reg0.CLK
clock => out[137]~reg0.CLK
clock => out[138]~reg0.CLK
clock => out[139]~reg0.CLK
clock => out[140]~reg0.CLK
clock => out[141]~reg0.CLK
clock => out[142]~reg0.CLK
clock => out[143]~reg0.CLK
clock => out[144]~reg0.CLK
clock => out[145]~reg0.CLK
clock => out[146]~reg0.CLK
clock => out[147]~reg0.CLK
clock => out[148]~reg0.CLK
clock => out[149]~reg0.CLK
clock => out[150]~reg0.CLK
clock => out[151]~reg0.CLK
clock => out[152]~reg0.CLK
clear => out[0]~reg0.ACLR
clear => out[1]~reg0.ACLR
clear => out[2]~reg0.ACLR
clear => out[3]~reg0.ACLR
clear => out[4]~reg0.ACLR
clear => out[5]~reg0.ACLR
clear => out[6]~reg0.ACLR
clear => out[7]~reg0.ACLR
clear => out[8]~reg0.ACLR
clear => out[9]~reg0.ACLR
clear => out[10]~reg0.ACLR
clear => out[11]~reg0.ACLR
clear => out[12]~reg0.ACLR
clear => out[13]~reg0.ACLR
clear => out[14]~reg0.ACLR
clear => out[15]~reg0.ACLR
clear => out[16]~reg0.ACLR
clear => out[17]~reg0.ACLR
clear => out[18]~reg0.ACLR
clear => out[19]~reg0.ACLR
clear => out[20]~reg0.ACLR
clear => out[21]~reg0.ACLR
clear => out[22]~reg0.ACLR
clear => out[23]~reg0.ACLR
clear => out[24]~reg0.ACLR
clear => out[25]~reg0.ACLR
clear => out[26]~reg0.ACLR
clear => out[27]~reg0.ACLR
clear => out[28]~reg0.ACLR
clear => out[29]~reg0.ACLR
clear => out[30]~reg0.ACLR
clear => out[31]~reg0.ACLR
clear => out[32]~reg0.ACLR
clear => out[33]~reg0.ACLR
clear => out[34]~reg0.ACLR
clear => out[35]~reg0.ACLR
clear => out[36]~reg0.ACLR
clear => out[37]~reg0.ACLR
clear => out[38]~reg0.ACLR
clear => out[39]~reg0.ACLR
clear => out[40]~reg0.ACLR
clear => out[41]~reg0.ACLR
clear => out[42]~reg0.ACLR
clear => out[43]~reg0.ACLR
clear => out[44]~reg0.ACLR
clear => out[45]~reg0.ACLR
clear => out[46]~reg0.ACLR
clear => out[47]~reg0.ACLR
clear => out[48]~reg0.ACLR
clear => out[49]~reg0.ACLR
clear => out[50]~reg0.ACLR
clear => out[51]~reg0.ACLR
clear => out[52]~reg0.ACLR
clear => out[53]~reg0.ACLR
clear => out[54]~reg0.ACLR
clear => out[55]~reg0.ACLR
clear => out[56]~reg0.ACLR
clear => out[57]~reg0.ACLR
clear => out[58]~reg0.ACLR
clear => out[59]~reg0.ACLR
clear => out[60]~reg0.ACLR
clear => out[61]~reg0.ACLR
clear => out[62]~reg0.ACLR
clear => out[63]~reg0.ACLR
clear => out[64]~reg0.ACLR
clear => out[65]~reg0.ACLR
clear => out[66]~reg0.ACLR
clear => out[67]~reg0.ACLR
clear => out[68]~reg0.ACLR
clear => out[69]~reg0.ACLR
clear => out[70]~reg0.ACLR
clear => out[71]~reg0.ACLR
clear => out[72]~reg0.ACLR
clear => out[73]~reg0.ACLR
clear => out[74]~reg0.ACLR
clear => out[75]~reg0.ACLR
clear => out[76]~reg0.ACLR
clear => out[77]~reg0.ACLR
clear => out[78]~reg0.ACLR
clear => out[79]~reg0.ACLR
clear => out[80]~reg0.ACLR
clear => out[81]~reg0.ACLR
clear => out[82]~reg0.ACLR
clear => out[83]~reg0.ACLR
clear => out[84]~reg0.ACLR
clear => out[85]~reg0.ACLR
clear => out[86]~reg0.ACLR
clear => out[87]~reg0.ACLR
clear => out[88]~reg0.ACLR
clear => out[89]~reg0.ACLR
clear => out[90]~reg0.ACLR
clear => out[91]~reg0.ACLR
clear => out[92]~reg0.ACLR
clear => out[93]~reg0.ACLR
clear => out[94]~reg0.ACLR
clear => out[95]~reg0.ACLR
clear => out[96]~reg0.ACLR
clear => out[97]~reg0.ACLR
clear => out[98]~reg0.ACLR
clear => out[99]~reg0.ACLR
clear => out[100]~reg0.ACLR
clear => out[101]~reg0.ACLR
clear => out[102]~reg0.ACLR
clear => out[103]~reg0.ACLR
clear => out[104]~reg0.ACLR
clear => out[105]~reg0.ACLR
clear => out[106]~reg0.ACLR
clear => out[107]~reg0.ACLR
clear => out[108]~reg0.ACLR
clear => out[109]~reg0.ACLR
clear => out[110]~reg0.ACLR
clear => out[111]~reg0.ACLR
clear => out[112]~reg0.ACLR
clear => out[113]~reg0.ACLR
clear => out[114]~reg0.ACLR
clear => out[115]~reg0.ACLR
clear => out[116]~reg0.ACLR
clear => out[117]~reg0.ACLR
clear => out[118]~reg0.ACLR
clear => out[119]~reg0.ACLR
clear => out[120]~reg0.ACLR
clear => out[121]~reg0.ACLR
clear => out[122]~reg0.ACLR
clear => out[123]~reg0.ACLR
clear => out[124]~reg0.ACLR
clear => out[125]~reg0.ACLR
clear => out[126]~reg0.ACLR
clear => out[127]~reg0.ACLR
clear => out[128]~reg0.ACLR
clear => out[129]~reg0.ACLR
clear => out[130]~reg0.ACLR
clear => out[131]~reg0.ACLR
clear => out[132]~reg0.ACLR
clear => out[133]~reg0.ACLR
clear => out[134]~reg0.ACLR
clear => out[135]~reg0.ACLR
clear => out[136]~reg0.ACLR
clear => out[137]~reg0.ACLR
clear => out[138]~reg0.ACLR
clear => out[139]~reg0.ACLR
clear => out[140]~reg0.ACLR
clear => out[141]~reg0.ACLR
clear => out[142]~reg0.ACLR
clear => out[143]~reg0.ACLR
clear => out[144]~reg0.ACLR
clear => out[145]~reg0.ACLR
clear => out[146]~reg0.ACLR
clear => out[147]~reg0.ACLR
clear => out[148]~reg0.ACLR
clear => out[149]~reg0.ACLR
clear => out[150]~reg0.ACLR
clear => out[151]~reg0.ACLR
clear => out[152]~reg0.ACLR
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[40] <= out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[48] <= out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[56] <= out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[64] <= out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[65] <= out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[66] <= out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[67] <= out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[68] <= out[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[69] <= out[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[70] <= out[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[71] <= out[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[72] <= out[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[73] <= out[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[74] <= out[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[75] <= out[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[76] <= out[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[77] <= out[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[78] <= out[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[79] <= out[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[80] <= out[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[81] <= out[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[82] <= out[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[83] <= out[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[84] <= out[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[85] <= out[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[86] <= out[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[87] <= out[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[88] <= out[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[89] <= out[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[90] <= out[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[91] <= out[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[92] <= out[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[93] <= out[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[94] <= out[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[95] <= out[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[96] <= out[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[97] <= out[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[98] <= out[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[99] <= out[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[100] <= out[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[101] <= out[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[102] <= out[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[103] <= out[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[104] <= out[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[105] <= out[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[106] <= out[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[107] <= out[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[108] <= out[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[109] <= out[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[110] <= out[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[111] <= out[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[112] <= out[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[113] <= out[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[114] <= out[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[115] <= out[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[116] <= out[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[117] <= out[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[118] <= out[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[119] <= out[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[120] <= out[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[121] <= out[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[122] <= out[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[123] <= out[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[124] <= out[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[125] <= out[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[126] <= out[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[127] <= out[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[128] <= out[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[129] <= out[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[130] <= out[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[131] <= out[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[132] <= out[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[133] <= out[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[134] <= out[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[135] <= out[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[136] <= out[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[137] <= out[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[138] <= out[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[139] <= out[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[140] <= out[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[141] <= out[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[142] <= out[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[143] <= out[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[144] <= out[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[145] <= out[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[146] <= out[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[147] <= out[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[148] <= out[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[149] <= out[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[150] <= out[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[151] <= out[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[152] <= out[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|WB_MUX:WB_MUX
WB_sel[0] => Mux0.IN1
WB_sel[0] => Mux1.IN1
WB_sel[0] => Mux2.IN1
WB_sel[0] => Mux3.IN1
WB_sel[0] => Mux4.IN1
WB_sel[0] => Mux5.IN1
WB_sel[0] => Mux6.IN1
WB_sel[0] => Mux7.IN1
WB_sel[0] => Mux8.IN1
WB_sel[0] => Mux9.IN1
WB_sel[0] => Mux10.IN1
WB_sel[0] => Mux11.IN1
WB_sel[0] => Mux12.IN1
WB_sel[0] => Mux13.IN1
WB_sel[0] => Mux14.IN1
WB_sel[0] => Mux15.IN1
WB_sel[0] => Mux16.IN1
WB_sel[0] => Mux17.IN1
WB_sel[0] => Mux18.IN1
WB_sel[0] => Mux19.IN1
WB_sel[0] => Mux20.IN1
WB_sel[0] => Mux21.IN1
WB_sel[0] => Mux22.IN1
WB_sel[0] => Mux23.IN1
WB_sel[0] => Mux24.IN1
WB_sel[0] => Mux25.IN1
WB_sel[0] => Mux26.IN1
WB_sel[0] => Mux27.IN1
WB_sel[0] => Mux28.IN1
WB_sel[0] => Mux29.IN1
WB_sel[0] => Mux30.IN1
WB_sel[0] => Mux31.IN1
WB_sel[1] => Mux0.IN0
WB_sel[1] => Mux1.IN0
WB_sel[1] => Mux2.IN0
WB_sel[1] => Mux3.IN0
WB_sel[1] => Mux4.IN0
WB_sel[1] => Mux5.IN0
WB_sel[1] => Mux6.IN0
WB_sel[1] => Mux7.IN0
WB_sel[1] => Mux8.IN0
WB_sel[1] => Mux9.IN0
WB_sel[1] => Mux10.IN0
WB_sel[1] => Mux11.IN0
WB_sel[1] => Mux12.IN0
WB_sel[1] => Mux13.IN0
WB_sel[1] => Mux14.IN0
WB_sel[1] => Mux15.IN0
WB_sel[1] => Mux16.IN0
WB_sel[1] => Mux17.IN0
WB_sel[1] => Mux18.IN0
WB_sel[1] => Mux19.IN0
WB_sel[1] => Mux20.IN0
WB_sel[1] => Mux21.IN0
WB_sel[1] => Mux22.IN0
WB_sel[1] => Mux23.IN0
WB_sel[1] => Mux24.IN0
WB_sel[1] => Mux25.IN0
WB_sel[1] => Mux26.IN0
WB_sel[1] => Mux27.IN0
WB_sel[1] => Mux28.IN0
WB_sel[1] => Mux29.IN0
WB_sel[1] => Mux30.IN0
WB_sel[1] => Mux31.IN0
in[0] => Mux31.IN3
in[1] => Mux30.IN3
in[2] => Mux29.IN3
in[3] => Mux28.IN3
in[4] => Mux27.IN3
in[5] => Mux26.IN3
in[6] => Mux25.IN3
in[7] => Mux24.IN3
in[8] => Mux23.IN3
in[9] => Mux22.IN3
in[10] => Mux21.IN3
in[11] => Mux20.IN3
in[12] => Mux19.IN3
in[13] => Mux18.IN3
in[14] => Mux17.IN3
in[15] => Mux16.IN3
in[16] => Mux15.IN3
in[17] => Mux14.IN3
in[18] => Mux13.IN3
in[19] => Mux12.IN3
in[20] => Mux11.IN3
in[21] => Mux10.IN3
in[22] => Mux9.IN3
in[23] => Mux8.IN3
in[24] => Mux7.IN3
in[25] => Mux6.IN3
in[26] => Mux5.IN3
in[27] => Mux4.IN3
in[28] => Mux3.IN3
in[29] => Mux2.IN3
in[30] => Mux1.IN3
in[31] => Mux0.IN3
in[32] => Mux31.IN2
in[33] => Mux30.IN2
in[34] => Mux29.IN2
in[35] => Mux28.IN2
in[36] => Mux27.IN2
in[37] => Mux26.IN2
in[38] => Mux25.IN2
in[39] => Mux24.IN2
in[40] => Mux23.IN2
in[41] => Mux22.IN2
in[42] => Mux21.IN2
in[43] => Mux20.IN2
in[44] => Mux19.IN2
in[45] => Mux18.IN2
in[46] => Mux17.IN2
in[47] => Mux16.IN2
in[48] => Mux15.IN2
in[49] => Mux14.IN2
in[50] => Mux13.IN2
in[51] => Mux12.IN2
in[52] => Mux11.IN2
in[53] => Mux10.IN2
in[54] => Mux9.IN2
in[55] => Mux8.IN2
in[56] => Mux7.IN2
in[57] => Mux6.IN2
in[58] => Mux5.IN2
in[59] => Mux4.IN2
in[60] => Mux3.IN2
in[61] => Mux2.IN2
in[62] => Mux1.IN2
in[63] => Mux0.IN2
in[64] => Mux31.IN4
in[65] => Mux30.IN4
in[66] => Mux29.IN4
in[67] => Mux28.IN4
in[68] => Mux27.IN4
in[69] => Mux26.IN4
in[70] => Mux25.IN4
in[71] => Mux24.IN4
in[72] => Mux23.IN4
in[73] => Mux22.IN4
in[74] => Mux21.IN4
in[75] => Mux20.IN4
in[76] => Mux19.IN4
in[77] => Mux18.IN4
in[78] => Mux17.IN4
in[79] => Mux16.IN4
in[80] => Mux15.IN4
in[81] => Mux14.IN4
in[82] => Mux13.IN4
in[83] => Mux12.IN4
in[84] => Mux11.IN4
in[85] => Mux10.IN4
in[86] => Mux9.IN4
in[87] => Mux8.IN4
in[88] => Mux7.IN4
in[89] => Mux6.IN4
in[90] => Mux5.IN4
in[91] => Mux4.IN4
in[92] => Mux3.IN4
in[93] => Mux2.IN4
in[94] => Mux1.IN4
in[95] => Mux0.IN4
in[96] => Mux31.IN5
in[97] => Mux30.IN5
in[98] => Mux29.IN5
in[99] => Mux28.IN5
in[100] => Mux27.IN5
in[101] => Mux26.IN5
in[102] => Mux25.IN5
in[103] => Mux24.IN5
in[104] => Mux23.IN5
in[105] => Mux22.IN5
in[106] => Mux21.IN5
in[107] => Mux20.IN5
in[108] => Mux19.IN5
in[109] => Mux18.IN5
in[110] => Mux17.IN5
in[111] => Mux16.IN5
in[112] => Mux15.IN5
in[113] => Mux14.IN5
in[114] => Mux13.IN5
in[115] => Mux12.IN5
in[116] => Mux11.IN5
in[117] => Mux10.IN5
in[118] => Mux9.IN5
in[119] => Mux8.IN5
in[120] => Mux7.IN5
in[121] => Mux6.IN5
in[122] => Mux5.IN5
in[123] => Mux4.IN5
in[124] => Mux3.IN5
in[125] => Mux2.IN5
in[126] => Mux1.IN5
in[127] => Mux0.IN5
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|HDU:HDU
EX_MemRead => notStall.IN1
ID_Rs1[0] => Equal0.IN4
ID_Rs1[1] => Equal0.IN3
ID_Rs1[2] => Equal0.IN2
ID_Rs1[3] => Equal0.IN1
ID_Rs1[4] => Equal0.IN0
ID_Rs2[0] => Equal1.IN4
ID_Rs2[1] => Equal1.IN3
ID_Rs2[2] => Equal1.IN2
ID_Rs2[3] => Equal1.IN1
ID_Rs2[4] => Equal1.IN0
EX_Rd[0] => Equal0.IN9
EX_Rd[0] => Equal1.IN9
EX_Rd[1] => Equal0.IN8
EX_Rd[1] => Equal1.IN8
EX_Rd[2] => Equal0.IN7
EX_Rd[2] => Equal1.IN7
EX_Rd[3] => Equal0.IN6
EX_Rd[3] => Equal1.IN6
EX_Rd[4] => Equal0.IN5
EX_Rd[4] => Equal1.IN5
notStall <= notStall.DB_MAX_OUTPUT_PORT_TYPE


|top|riscv_core:rv32i|forwardingUnit:fu
MEM_RegWrite => always0.IN1
WB_RegWrite => always0.IN1
WB_RegWrite => always0.IN0
MEM_f_RegWrite => always0.IN1
WB_f_RegWrite => always0.IN1
MEM_Rd[0] => Equal3.IN4
MEM_Rd[0] => Equal5.IN4
MEM_Rd[0] => Equal6.IN4
MEM_Rd[0] => Equal2.IN4
MEM_Rd[1] => Equal3.IN3
MEM_Rd[1] => Equal5.IN3
MEM_Rd[1] => Equal6.IN3
MEM_Rd[1] => Equal2.IN3
MEM_Rd[2] => Equal3.IN2
MEM_Rd[2] => Equal5.IN2
MEM_Rd[2] => Equal6.IN2
MEM_Rd[2] => Equal2.IN2
MEM_Rd[3] => Equal3.IN1
MEM_Rd[3] => Equal5.IN1
MEM_Rd[3] => Equal6.IN1
MEM_Rd[3] => Equal2.IN1
MEM_Rd[4] => Equal3.IN0
MEM_Rd[4] => Equal5.IN0
MEM_Rd[4] => Equal6.IN0
MEM_Rd[4] => Equal2.IN0
EX_Rs1[0] => Equal1.IN4
EX_Rs1[0] => Equal3.IN9
EX_Rs1[1] => Equal1.IN3
EX_Rs1[1] => Equal3.IN8
EX_Rs1[2] => Equal1.IN2
EX_Rs1[2] => Equal3.IN7
EX_Rs1[3] => Equal1.IN1
EX_Rs1[3] => Equal3.IN6
EX_Rs1[4] => Equal1.IN0
EX_Rs1[4] => Equal3.IN5
EX_Rs2[0] => Equal4.IN4
EX_Rs2[0] => Equal5.IN9
EX_Rs2[1] => Equal4.IN3
EX_Rs2[1] => Equal5.IN8
EX_Rs2[2] => Equal4.IN2
EX_Rs2[2] => Equal5.IN7
EX_Rs2[3] => Equal4.IN1
EX_Rs2[3] => Equal5.IN6
EX_Rs2[4] => Equal4.IN0
EX_Rs2[4] => Equal5.IN5
EX_frs3[0] => Equal6.IN9
EX_frs3[0] => Equal7.IN4
EX_frs3[1] => Equal6.IN8
EX_frs3[1] => Equal7.IN3
EX_frs3[2] => Equal6.IN7
EX_frs3[2] => Equal7.IN2
EX_frs3[3] => Equal6.IN6
EX_frs3[3] => Equal7.IN1
EX_frs3[4] => Equal6.IN5
EX_frs3[4] => Equal7.IN0
WB_Rd[0] => Equal1.IN9
WB_Rd[0] => Equal4.IN9
WB_Rd[0] => Equal7.IN9
WB_Rd[0] => Equal0.IN4
WB_Rd[1] => Equal1.IN8
WB_Rd[1] => Equal4.IN8
WB_Rd[1] => Equal7.IN8
WB_Rd[1] => Equal0.IN3
WB_Rd[2] => Equal1.IN7
WB_Rd[2] => Equal4.IN7
WB_Rd[2] => Equal7.IN7
WB_Rd[2] => Equal0.IN2
WB_Rd[3] => Equal1.IN6
WB_Rd[3] => Equal4.IN6
WB_Rd[3] => Equal7.IN6
WB_Rd[3] => Equal0.IN1
WB_Rd[4] => Equal1.IN5
WB_Rd[4] => Equal4.IN5
WB_Rd[4] => Equal7.IN5
WB_Rd[4] => Equal0.IN0
temp_fix => always0.IN1
ForwardA[0] <= ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardA[1] <= ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[0] <= ForwardB.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[1] <= ForwardB.DB_MAX_OUTPUT_PORT_TYPE
ForwardC[0] <= ForwardC.DB_MAX_OUTPUT_PORT_TYPE
ForwardC[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE


|top|sevSegDec:s0
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|sevSegDec:s1
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|sevSegDec:s2
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|sevSegDec:s3
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


