+incdir+$ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/
 +incdir+$ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_ast_2331/sim/
 +incdir+$ED_PATH/hardware_test_design/common
 +incdir+$ED_PATH/hardware_test_design/common/cafu_csr0
 +incdir+$ED_PATH/hardware_test_design/common/axi_to_avst
 +incdir+$ED_PATH/hardware_test_design/common/avst4to1_rx

 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1951/sim/altera_std_synchronizer_nocut.v
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1951/sim/altera_reset_synchronizer.v 
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv 
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1951/sim/altera_dcfifo_synchronizer_bundle.v                                                                                                                    
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v
 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/avmm_ic/ip/avmm_ic/bbs_slave/altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v

 $ED_PATH/intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_1120/sim/avmm_ic/avmm_ic/altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv

  -f $ED_PATH/sim_filelist/ip_core_filelist.f
  -f $ED_PATH/sim_filelist/ed_ip_filelist.f
  -f $ED_PATH/sim_filelist/ed_filelist.f

