

================================================================
== Vitis HLS Report for 'hls_quickSort'
================================================================
* Date:           Fri Sep 13 03:08:56 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        python_hlsc_arraysorting
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_20_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_22_2  |        ?|        ?|         1|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_26_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 6 7 
7 --> 7 9 8 
8 --> 9 
9 --> 5 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%top = alloca i32 1"   --->   Operation 13 'alloca' 'top' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [array_sorting.cpp:64]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_0"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_0, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_1"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_1, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_1, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_2, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_2, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_3"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_3, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_3, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_4"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_4, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_4, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_5"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_5, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_12, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_5, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_6"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_6, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_13, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_6, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_7"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_7, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_14, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_7, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_8"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_8, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_8, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%stack = alloca i64 1" [array_sorting.cpp:39->array_sorting.cpp:69]   --->   Operation 43 'alloca' 'stack' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%stack_addr = getelementptr i32 %stack, i64 0, i64 0" [array_sorting.cpp:42->array_sorting.cpp:69]   --->   Operation 44 'getelementptr' 'stack_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 0, i7 %stack_addr" [array_sorting.cpp:42->array_sorting.cpp:69]   --->   Operation 45 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%stack_addr_1 = getelementptr i32 %stack, i64 0, i64 1" [array_sorting.cpp:43->array_sorting.cpp:69]   --->   Operation 46 'getelementptr' 'stack_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 8, i7 %stack_addr_1" [array_sorting.cpp:43->array_sorting.cpp:69]   --->   Operation 47 'store' 'store_ln43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 48 [1/1] (1.61ns)   --->   "%store_ln45 = store i32 1, i32 %top" [array_sorting.cpp:45->array_sorting.cpp:69]   --->   Operation 48 'store' 'store_ln45' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln45 = br void %while.cond.i" [array_sorting.cpp:45->array_sorting.cpp:69]   --->   Operation 49 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%top_7 = load i32 %top" [array_sorting.cpp:40->array_sorting.cpp:69]   --->   Operation 50 'load' 'top_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %top_7, i32 31" [array_sorting.cpp:45->array_sorting.cpp:69]   --->   Operation 51 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %tmp_2, void %while.body.i, void %_Z9quickSortPiii.exit" [array_sorting.cpp:45->array_sorting.cpp:69]   --->   Operation 52 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %top_7" [array_sorting.cpp:40->array_sorting.cpp:69]   --->   Operation 53 'trunc' 'trunc_ln40' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.03ns)   --->   "%top_8 = add i7 %trunc_ln40, i7 127" [array_sorting.cpp:47->array_sorting.cpp:69]   --->   Operation 54 'add' 'top_8' <Predicate = (!tmp_2)> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %top_7" [array_sorting.cpp:47->array_sorting.cpp:69]   --->   Operation 55 'zext' 'zext_ln47' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%stack_addr_2 = getelementptr i32 %stack, i64 0, i64 %zext_ln47" [array_sorting.cpp:47->array_sorting.cpp:69]   --->   Operation 56 'getelementptr' 'stack_addr_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%j = load i7 %stack_addr_2" [array_sorting.cpp:47->array_sorting.cpp:69]   --->   Operation 57 'load' 'j' <Predicate = (!tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %top_8" [array_sorting.cpp:48->array_sorting.cpp:69]   --->   Operation 58 'zext' 'zext_ln48' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%stack_addr_3 = getelementptr i32 %stack, i64 0, i64 %zext_ln48" [array_sorting.cpp:48->array_sorting.cpp:69]   --->   Operation 59 'getelementptr' 'stack_addr_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%i = load i7 %stack_addr_3" [array_sorting.cpp:48->array_sorting.cpp:69]   --->   Operation 60 'load' 'i' <Predicate = (!tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [array_sorting.cpp:70]   --->   Operation 61 'ret' 'ret_ln70' <Predicate = (tmp_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%j = load i7 %stack_addr_2" [array_sorting.cpp:47->array_sorting.cpp:69]   --->   Operation 62 'load' 'j' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%i = load i7 %stack_addr_3" [array_sorting.cpp:48->array_sorting.cpp:69]   --->   Operation 63 'load' 'i' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %i" [array_sorting.cpp:37->array_sorting.cpp:69]   --->   Operation 64 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [array_sorting.cpp:46->array_sorting.cpp:69]   --->   Operation 65 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [array_sorting.cpp:45->array_sorting.cpp:69]   --->   Operation 66 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.70ns)   --->   "%top_9 = add i32 %top_7, i32 4294967294" [array_sorting.cpp:48->array_sorting.cpp:69]   --->   Operation 67 'add' 'top_9' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.00ns)   --->   "%arr_0_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %arr_0" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 68 'read' 'arr_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 69 [1/1] (1.00ns)   --->   "%arr_1_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %arr_1" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 69 'read' 'arr_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 70 [1/1] (1.00ns)   --->   "%arr_2_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %arr_2" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 70 'read' 'arr_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 71 [1/1] (1.00ns)   --->   "%arr_3_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %arr_3" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 71 'read' 'arr_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 72 [1/1] (1.00ns)   --->   "%arr_4_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %arr_4" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 72 'read' 'arr_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 73 [1/1] (1.00ns)   --->   "%arr_5_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %arr_5" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 73 'read' 'arr_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 74 [1/1] (1.00ns)   --->   "%arr_6_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %arr_6" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 74 'read' 'arr_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 75 [1/1] (1.00ns)   --->   "%arr_7_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %arr_7" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 75 'read' 'arr_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 76 [1/1] (1.00ns)   --->   "%arr_8_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %arr_8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 76 'read' 'arr_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 77 [1/1] (1.83ns)   --->   "%pivot = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %arr_0_read, i32 %arr_1_read, i32 %arr_2_read, i32 %arr_3_read, i32 %arr_4_read, i32 %arr_5_read, i32 %arr_6_read, i32 %arr_7_read, i32 %arr_8_read, i4 %trunc_ln37" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 77 'mux' 'pivot' <Predicate = true> <Delay = 1.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (2.70ns)   --->   "%sub_i_i = add i32 %j, i32 4294967295" [array_sorting.cpp:47->array_sorting.cpp:69]   --->   Operation 78 'add' 'sub_i_i' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.70ns)   --->   "%add_i_i = add i32 %i, i32 1" [array_sorting.cpp:48->array_sorting.cpp:69]   --->   Operation 79 'add' 'add_i_i' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (2.70ns)   --->   "%icmp_ln20 = icmp_slt  i32 %i, i32 %j" [array_sorting.cpp:20->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 80 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.61ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %_Z9partitionPiii.exit.i, void %while.body.i.i.lr.ph" [array_sorting.cpp:20->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 81 'br' 'br_ln20' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i32 %sub_i_i" [array_sorting.cpp:20->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 82 'sext' 'sext_ln20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i32 %add_i_i" [array_sorting.cpp:20->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 83 'sext' 'sext_ln20_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.61ns)   --->   "%br_ln20 = br void %while.body.i.i" [array_sorting.cpp:20->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 84 'br' 'br_ln20' <Predicate = (icmp_ln20)> <Delay = 1.61>

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_818100 = phi i32 %arr_8_read, void %while.body.i.i.lr.ph, i32 %mux_case_81897, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 85 'phi' 'mux_case_818100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_71795 = phi i32 %arr_7_read, void %while.body.i.i.lr.ph, i32 %mux_case_71792, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 86 'phi' 'mux_case_71795' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_61690 = phi i32 %arr_6_read, void %while.body.i.i.lr.ph, i32 %mux_case_61687, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 87 'phi' 'mux_case_61690' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_51585 = phi i32 %arr_5_read, void %while.body.i.i.lr.ph, i32 %mux_case_51582, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 88 'phi' 'mux_case_51585' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_41480 = phi i32 %arr_4_read, void %while.body.i.i.lr.ph, i32 %mux_case_41477, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 89 'phi' 'mux_case_41480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_31375 = phi i32 %arr_3_read, void %while.body.i.i.lr.ph, i32 %mux_case_31372, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 90 'phi' 'mux_case_31375' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_21270 = phi i32 %arr_2_read, void %while.body.i.i.lr.ph, i32 %mux_case_21267, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 91 'phi' 'mux_case_21270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%mux_case_11165 = phi i32 %arr_1_read, void %while.body.i.i.lr.ph, i32 %mux_case_11162, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 92 'phi' 'mux_case_11165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%mux_case_01060 = phi i32 %arr_0_read, void %while.body.i.i.lr.ph, i32 %mux_case_01057, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 93 'phi' 'mux_case_01060' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%mux_case_8942 = phi i32 %arr_8_read, void %while.body.i.i.lr.ph, i32 %mux_case_8943, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 94 'phi' 'mux_case_8942' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%mux_case_7837 = phi i32 %arr_7_read, void %while.body.i.i.lr.ph, i32 %mux_case_7838, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 95 'phi' 'mux_case_7837' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%mux_case_6732 = phi i32 %arr_6_read, void %while.body.i.i.lr.ph, i32 %mux_case_6733, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 96 'phi' 'mux_case_6732' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%mux_case_5627 = phi i32 %arr_5_read, void %while.body.i.i.lr.ph, i32 %mux_case_5628, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 97 'phi' 'mux_case_5627' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%mux_case_4522 = phi i32 %arr_4_read, void %while.body.i.i.lr.ph, i32 %mux_case_4523, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 98 'phi' 'mux_case_4522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%mux_case_3417 = phi i32 %arr_3_read, void %while.body.i.i.lr.ph, i32 %mux_case_3418, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 99 'phi' 'mux_case_3417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%mux_case_2312 = phi i32 %arr_2_read, void %while.body.i.i.lr.ph, i32 %mux_case_2313, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 100 'phi' 'mux_case_2312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%mux_case_126 = phi i32 %arr_1_read, void %while.body.i.i.lr.ph, i32 %mux_case_127, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 101 'phi' 'mux_case_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%mux_case_011 = phi i32 %arr_0_read, void %while.body.i.i.lr.ph, i32 %mux_case_012, void %if.end.i.i" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 102 'phi' 'mux_case_011' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%j_1 = phi i32 %j, void %while.body.i.i.lr.ph, i32 %trunc_ln29, void %if.end.i.i"   --->   Operation 103 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %i, void %while.body.i.i.lr.ph, i32 %trunc_ln26, void %if.end.i.i"   --->   Operation 104 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [array_sorting.cpp:21->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 105 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [array_sorting.cpp:20->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 106 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i32 %i_1" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 107 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.61ns)   --->   "%br_ln22 = br void %while.cond1.i.i" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 108 'br' 'br_ln22' <Predicate = true> <Delay = 1.61>

State 6 <SV = 5> <Delay = 5.51>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%i_2 = phi i34 %add_ln23, void %while.cond1.i.i, i34 %sext_ln22, void %while.body.i.i" [array_sorting.cpp:23->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 109 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 110 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i34 %i_2" [array_sorting.cpp:17->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 111 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.83ns)   --->   "%temp = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %mux_case_011, i32 %mux_case_126, i32 %mux_case_2312, i32 %mux_case_3417, i32 %mux_case_4522, i32 %mux_case_5627, i32 %mux_case_6732, i32 %mux_case_7837, i32 %mux_case_8942, i4 %trunc_ln17" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 112 'mux' 'temp' <Predicate = true> <Delay = 1.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (2.70ns)   --->   "%icmp_ln22 = icmp_slt  i32 %pivot, i32 %temp" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 113 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln22, i1 1" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 114 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (2.74ns)   --->   "%icmp_ln22_1 = icmp_slt  i34 %sext_ln20, i34 %i_2" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 115 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 2.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22_1 = xor i1 %icmp_ln22_1, i1 1" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 116 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %xor_ln22, i1 %xor_ln22_1" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 117 'and' 'and_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (2.74ns)   --->   "%add_ln23 = add i34 %i_2, i34 1" [array_sorting.cpp:23->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 118 'add' 'add_ln23' <Predicate = true> <Delay = 2.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void %while.end.i.i, void %while.cond1.i.i" [array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 119 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i32 %j_1" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 120 'sext' 'sext_ln26' <Predicate = (!and_ln22)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.61ns)   --->   "%br_ln26 = br void %while.cond7.i.i" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 121 'br' 'br_ln26' <Predicate = (!and_ln22)> <Delay = 1.61>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%j_2 = phi i64 %add_ln27, void %while.cond7.i.i, i64 %sext_ln26, void %while.end.i.i" [array_sorting.cpp:27->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 122 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 123 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %j_2" [array_sorting.cpp:18->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 124 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.83ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %mux_case_011, i32 %mux_case_126, i32 %mux_case_2312, i32 %mux_case_3417, i32 %mux_case_4522, i32 %mux_case_5627, i32 %mux_case_6732, i32 %mux_case_7837, i32 %mux_case_8942, i4 %trunc_ln18" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 125 'mux' 'tmp_1' <Predicate = true> <Delay = 1.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (2.70ns)   --->   "%icmp_ln26 = icmp_sgt  i32 %tmp_1, i32 %pivot" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 126 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (3.56ns)   --->   "%icmp_ln26_1 = icmp_slt  i64 %j_2, i64 %sext_ln20_1" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 127 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 3.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%xor_ln26 = xor i1 %icmp_ln26_1, i1 1" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 128 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %icmp_ln26, i1 %xor_ln26" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 129 'and' 'and_ln26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (3.56ns)   --->   "%add_ln27 = add i64 %j_2, i64 18446744073709551615" [array_sorting.cpp:27->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 130 'add' 'add_ln27' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %and_ln26, void %while.end15.i.i, void %while.cond7.i.i" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 131 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i34 %i_2" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 132 'trunc' 'trunc_ln26' <Predicate = (!and_ln26)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i64 %j_2" [array_sorting.cpp:29->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 133 'trunc' 'trunc_ln29' <Predicate = (!and_ln26)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (2.70ns)   --->   "%icmp_ln29 = icmp_slt  i32 %trunc_ln26, i32 %trunc_ln29" [array_sorting.cpp:29->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 134 'icmp' 'icmp_ln29' <Predicate = (!and_ln26)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (1.64ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %if.end.i.i, void %if.then.i.i" [array_sorting.cpp:29->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 135 'br' 'br_ln29' <Predicate = (!and_ln26)> <Delay = 1.64>
ST_7 : Operation 136 [1/1] (1.86ns)   --->   "%switch_ln10 = switch i4 %trunc_ln17, void %arrayidx3.i.i3.case.8, i4 0, void %arrayidx3.i.i3.case.0, i4 1, void %arrayidx3.i.i3.case.1, i4 2, void %arrayidx3.i.i3.case.2, i4 3, void %arrayidx3.i.i3.case.3, i4 4, void %arrayidx3.i.i3.case.4, i4 5, void %arrayidx3.i.i3.case.5, i4 6, void %arrayidx3.i.i3.case.6, i4 7, void %arrayidx3.i.i3.case.7" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 136 'switch' 'switch_ln10' <Predicate = (!and_ln26 & icmp_ln29)> <Delay = 1.86>
ST_7 : Operation 137 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_7, i32 %tmp_1" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 137 'write' 'write_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 138 [1/1] (1.61ns)   --->   "%br_ln10 = br void %arrayidx3.i.i3.exit" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 138 'br' 'br_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 7)> <Delay = 1.61>
ST_7 : Operation 139 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_6, i32 %tmp_1" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 139 'write' 'write_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 6)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 140 [1/1] (1.61ns)   --->   "%br_ln10 = br void %arrayidx3.i.i3.exit" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 140 'br' 'br_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 6)> <Delay = 1.61>
ST_7 : Operation 141 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_5, i32 %tmp_1" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 141 'write' 'write_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 5)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 142 [1/1] (1.61ns)   --->   "%br_ln10 = br void %arrayidx3.i.i3.exit" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 142 'br' 'br_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 5)> <Delay = 1.61>
ST_7 : Operation 143 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_4, i32 %tmp_1" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 143 'write' 'write_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 4)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 144 [1/1] (1.61ns)   --->   "%br_ln10 = br void %arrayidx3.i.i3.exit" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 144 'br' 'br_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 4)> <Delay = 1.61>
ST_7 : Operation 145 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_3, i32 %tmp_1" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 145 'write' 'write_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 3)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 146 [1/1] (1.61ns)   --->   "%br_ln10 = br void %arrayidx3.i.i3.exit" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 146 'br' 'br_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 3)> <Delay = 1.61>
ST_7 : Operation 147 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_2, i32 %tmp_1" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 147 'write' 'write_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 148 [1/1] (1.61ns)   --->   "%br_ln10 = br void %arrayidx3.i.i3.exit" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 148 'br' 'br_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 2)> <Delay = 1.61>
ST_7 : Operation 149 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_1, i32 %tmp_1" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 149 'write' 'write_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 150 [1/1] (1.61ns)   --->   "%br_ln10 = br void %arrayidx3.i.i3.exit" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 150 'br' 'br_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 1)> <Delay = 1.61>
ST_7 : Operation 151 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_0, i32 %tmp_1" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 151 'write' 'write_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 0)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 152 [1/1] (1.61ns)   --->   "%br_ln10 = br void %arrayidx3.i.i3.exit" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 152 'br' 'br_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 == 0)> <Delay = 1.61>
ST_7 : Operation 153 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_8, i32 %tmp_1" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 153 'write' 'write_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln17 != 2 & trunc_ln17 != 3 & trunc_ln17 != 4 & trunc_ln17 != 5 & trunc_ln17 != 6 & trunc_ln17 != 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 154 [1/1] (1.61ns)   --->   "%br_ln10 = br void %arrayidx3.i.i3.exit" [array_sorting.cpp:10->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 154 'br' 'br_ln10' <Predicate = (!and_ln26 & icmp_ln29 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln17 != 2 & trunc_ln17 != 3 & trunc_ln17 != 4 & trunc_ln17 != 5 & trunc_ln17 != 6 & trunc_ln17 != 7)> <Delay = 1.61>

State 8 <SV = 7> <Delay = 1.86>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%mux_case_81899 = phi i32 %mux_case_818100, void %arrayidx3.i.i3.case.7, i32 %mux_case_818100, void %arrayidx3.i.i3.case.6, i32 %mux_case_818100, void %arrayidx3.i.i3.case.5, i32 %mux_case_818100, void %arrayidx3.i.i3.case.4, i32 %mux_case_818100, void %arrayidx3.i.i3.case.3, i32 %mux_case_818100, void %arrayidx3.i.i3.case.2, i32 %mux_case_818100, void %arrayidx3.i.i3.case.1, i32 %mux_case_818100, void %arrayidx3.i.i3.case.0, i32 %tmp_1, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 155 'phi' 'mux_case_81899' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%mux_case_71794 = phi i32 %tmp_1, void %arrayidx3.i.i3.case.7, i32 %mux_case_71795, void %arrayidx3.i.i3.case.6, i32 %mux_case_71795, void %arrayidx3.i.i3.case.5, i32 %mux_case_71795, void %arrayidx3.i.i3.case.4, i32 %mux_case_71795, void %arrayidx3.i.i3.case.3, i32 %mux_case_71795, void %arrayidx3.i.i3.case.2, i32 %mux_case_71795, void %arrayidx3.i.i3.case.1, i32 %mux_case_71795, void %arrayidx3.i.i3.case.0, i32 %mux_case_71795, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 156 'phi' 'mux_case_71794' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%mux_case_61689 = phi i32 %mux_case_61690, void %arrayidx3.i.i3.case.7, i32 %tmp_1, void %arrayidx3.i.i3.case.6, i32 %mux_case_61690, void %arrayidx3.i.i3.case.5, i32 %mux_case_61690, void %arrayidx3.i.i3.case.4, i32 %mux_case_61690, void %arrayidx3.i.i3.case.3, i32 %mux_case_61690, void %arrayidx3.i.i3.case.2, i32 %mux_case_61690, void %arrayidx3.i.i3.case.1, i32 %mux_case_61690, void %arrayidx3.i.i3.case.0, i32 %mux_case_61690, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 157 'phi' 'mux_case_61689' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%mux_case_51584 = phi i32 %mux_case_51585, void %arrayidx3.i.i3.case.7, i32 %mux_case_51585, void %arrayidx3.i.i3.case.6, i32 %tmp_1, void %arrayidx3.i.i3.case.5, i32 %mux_case_51585, void %arrayidx3.i.i3.case.4, i32 %mux_case_51585, void %arrayidx3.i.i3.case.3, i32 %mux_case_51585, void %arrayidx3.i.i3.case.2, i32 %mux_case_51585, void %arrayidx3.i.i3.case.1, i32 %mux_case_51585, void %arrayidx3.i.i3.case.0, i32 %mux_case_51585, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 158 'phi' 'mux_case_51584' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%mux_case_41479 = phi i32 %mux_case_41480, void %arrayidx3.i.i3.case.7, i32 %mux_case_41480, void %arrayidx3.i.i3.case.6, i32 %mux_case_41480, void %arrayidx3.i.i3.case.5, i32 %tmp_1, void %arrayidx3.i.i3.case.4, i32 %mux_case_41480, void %arrayidx3.i.i3.case.3, i32 %mux_case_41480, void %arrayidx3.i.i3.case.2, i32 %mux_case_41480, void %arrayidx3.i.i3.case.1, i32 %mux_case_41480, void %arrayidx3.i.i3.case.0, i32 %mux_case_41480, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 159 'phi' 'mux_case_41479' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%mux_case_31374 = phi i32 %mux_case_31375, void %arrayidx3.i.i3.case.7, i32 %mux_case_31375, void %arrayidx3.i.i3.case.6, i32 %mux_case_31375, void %arrayidx3.i.i3.case.5, i32 %mux_case_31375, void %arrayidx3.i.i3.case.4, i32 %tmp_1, void %arrayidx3.i.i3.case.3, i32 %mux_case_31375, void %arrayidx3.i.i3.case.2, i32 %mux_case_31375, void %arrayidx3.i.i3.case.1, i32 %mux_case_31375, void %arrayidx3.i.i3.case.0, i32 %mux_case_31375, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 160 'phi' 'mux_case_31374' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%mux_case_21269 = phi i32 %mux_case_21270, void %arrayidx3.i.i3.case.7, i32 %mux_case_21270, void %arrayidx3.i.i3.case.6, i32 %mux_case_21270, void %arrayidx3.i.i3.case.5, i32 %mux_case_21270, void %arrayidx3.i.i3.case.4, i32 %mux_case_21270, void %arrayidx3.i.i3.case.3, i32 %tmp_1, void %arrayidx3.i.i3.case.2, i32 %mux_case_21270, void %arrayidx3.i.i3.case.1, i32 %mux_case_21270, void %arrayidx3.i.i3.case.0, i32 %mux_case_21270, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 161 'phi' 'mux_case_21269' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%mux_case_11164 = phi i32 %mux_case_11165, void %arrayidx3.i.i3.case.7, i32 %mux_case_11165, void %arrayidx3.i.i3.case.6, i32 %mux_case_11165, void %arrayidx3.i.i3.case.5, i32 %mux_case_11165, void %arrayidx3.i.i3.case.4, i32 %mux_case_11165, void %arrayidx3.i.i3.case.3, i32 %mux_case_11165, void %arrayidx3.i.i3.case.2, i32 %tmp_1, void %arrayidx3.i.i3.case.1, i32 %mux_case_11165, void %arrayidx3.i.i3.case.0, i32 %mux_case_11165, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 162 'phi' 'mux_case_11164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%mux_case_01059 = phi i32 %mux_case_01060, void %arrayidx3.i.i3.case.7, i32 %mux_case_01060, void %arrayidx3.i.i3.case.6, i32 %mux_case_01060, void %arrayidx3.i.i3.case.5, i32 %mux_case_01060, void %arrayidx3.i.i3.case.4, i32 %mux_case_01060, void %arrayidx3.i.i3.case.3, i32 %mux_case_01060, void %arrayidx3.i.i3.case.2, i32 %mux_case_01060, void %arrayidx3.i.i3.case.1, i32 %tmp_1, void %arrayidx3.i.i3.case.0, i32 %mux_case_01060, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 163 'phi' 'mux_case_01059' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%mux_case_8945 = phi i32 %mux_case_8942, void %arrayidx3.i.i3.case.7, i32 %mux_case_8942, void %arrayidx3.i.i3.case.6, i32 %mux_case_8942, void %arrayidx3.i.i3.case.5, i32 %mux_case_8942, void %arrayidx3.i.i3.case.4, i32 %mux_case_8942, void %arrayidx3.i.i3.case.3, i32 %mux_case_8942, void %arrayidx3.i.i3.case.2, i32 %mux_case_8942, void %arrayidx3.i.i3.case.1, i32 %mux_case_8942, void %arrayidx3.i.i3.case.0, i32 %tmp_1, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 164 'phi' 'mux_case_8945' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%mux_case_7840 = phi i32 %tmp_1, void %arrayidx3.i.i3.case.7, i32 %mux_case_7837, void %arrayidx3.i.i3.case.6, i32 %mux_case_7837, void %arrayidx3.i.i3.case.5, i32 %mux_case_7837, void %arrayidx3.i.i3.case.4, i32 %mux_case_7837, void %arrayidx3.i.i3.case.3, i32 %mux_case_7837, void %arrayidx3.i.i3.case.2, i32 %mux_case_7837, void %arrayidx3.i.i3.case.1, i32 %mux_case_7837, void %arrayidx3.i.i3.case.0, i32 %mux_case_7837, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 165 'phi' 'mux_case_7840' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%mux_case_6735 = phi i32 %mux_case_6732, void %arrayidx3.i.i3.case.7, i32 %tmp_1, void %arrayidx3.i.i3.case.6, i32 %mux_case_6732, void %arrayidx3.i.i3.case.5, i32 %mux_case_6732, void %arrayidx3.i.i3.case.4, i32 %mux_case_6732, void %arrayidx3.i.i3.case.3, i32 %mux_case_6732, void %arrayidx3.i.i3.case.2, i32 %mux_case_6732, void %arrayidx3.i.i3.case.1, i32 %mux_case_6732, void %arrayidx3.i.i3.case.0, i32 %mux_case_6732, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 166 'phi' 'mux_case_6735' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%mux_case_5630 = phi i32 %mux_case_5627, void %arrayidx3.i.i3.case.7, i32 %mux_case_5627, void %arrayidx3.i.i3.case.6, i32 %tmp_1, void %arrayidx3.i.i3.case.5, i32 %mux_case_5627, void %arrayidx3.i.i3.case.4, i32 %mux_case_5627, void %arrayidx3.i.i3.case.3, i32 %mux_case_5627, void %arrayidx3.i.i3.case.2, i32 %mux_case_5627, void %arrayidx3.i.i3.case.1, i32 %mux_case_5627, void %arrayidx3.i.i3.case.0, i32 %mux_case_5627, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 167 'phi' 'mux_case_5630' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%mux_case_4525 = phi i32 %mux_case_4522, void %arrayidx3.i.i3.case.7, i32 %mux_case_4522, void %arrayidx3.i.i3.case.6, i32 %mux_case_4522, void %arrayidx3.i.i3.case.5, i32 %tmp_1, void %arrayidx3.i.i3.case.4, i32 %mux_case_4522, void %arrayidx3.i.i3.case.3, i32 %mux_case_4522, void %arrayidx3.i.i3.case.2, i32 %mux_case_4522, void %arrayidx3.i.i3.case.1, i32 %mux_case_4522, void %arrayidx3.i.i3.case.0, i32 %mux_case_4522, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 168 'phi' 'mux_case_4525' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%mux_case_3420 = phi i32 %mux_case_3417, void %arrayidx3.i.i3.case.7, i32 %mux_case_3417, void %arrayidx3.i.i3.case.6, i32 %mux_case_3417, void %arrayidx3.i.i3.case.5, i32 %mux_case_3417, void %arrayidx3.i.i3.case.4, i32 %tmp_1, void %arrayidx3.i.i3.case.3, i32 %mux_case_3417, void %arrayidx3.i.i3.case.2, i32 %mux_case_3417, void %arrayidx3.i.i3.case.1, i32 %mux_case_3417, void %arrayidx3.i.i3.case.0, i32 %mux_case_3417, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 169 'phi' 'mux_case_3420' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%mux_case_2315 = phi i32 %mux_case_2312, void %arrayidx3.i.i3.case.7, i32 %mux_case_2312, void %arrayidx3.i.i3.case.6, i32 %mux_case_2312, void %arrayidx3.i.i3.case.5, i32 %mux_case_2312, void %arrayidx3.i.i3.case.4, i32 %mux_case_2312, void %arrayidx3.i.i3.case.3, i32 %tmp_1, void %arrayidx3.i.i3.case.2, i32 %mux_case_2312, void %arrayidx3.i.i3.case.1, i32 %mux_case_2312, void %arrayidx3.i.i3.case.0, i32 %mux_case_2312, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 170 'phi' 'mux_case_2315' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%mux_case_1210 = phi i32 %mux_case_126, void %arrayidx3.i.i3.case.7, i32 %mux_case_126, void %arrayidx3.i.i3.case.6, i32 %mux_case_126, void %arrayidx3.i.i3.case.5, i32 %mux_case_126, void %arrayidx3.i.i3.case.4, i32 %mux_case_126, void %arrayidx3.i.i3.case.3, i32 %mux_case_126, void %arrayidx3.i.i3.case.2, i32 %tmp_1, void %arrayidx3.i.i3.case.1, i32 %mux_case_126, void %arrayidx3.i.i3.case.0, i32 %mux_case_126, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 171 'phi' 'mux_case_1210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%mux_case_014 = phi i32 %mux_case_011, void %arrayidx3.i.i3.case.7, i32 %mux_case_011, void %arrayidx3.i.i3.case.6, i32 %mux_case_011, void %arrayidx3.i.i3.case.5, i32 %mux_case_011, void %arrayidx3.i.i3.case.4, i32 %mux_case_011, void %arrayidx3.i.i3.case.3, i32 %mux_case_011, void %arrayidx3.i.i3.case.2, i32 %mux_case_011, void %arrayidx3.i.i3.case.1, i32 %tmp_1, void %arrayidx3.i.i3.case.0, i32 %mux_case_011, void %arrayidx3.i.i3.case.8" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 172 'phi' 'mux_case_014' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (1.86ns)   --->   "%switch_ln11 = switch i4 %trunc_ln18, void %arrayidx9.i.i4.case.8, i4 0, void %arrayidx9.i.i4.case.0, i4 1, void %arrayidx9.i.i4.case.1, i4 2, void %arrayidx9.i.i4.case.2, i4 3, void %arrayidx9.i.i4.case.3, i4 4, void %arrayidx9.i.i4.case.4, i4 5, void %arrayidx9.i.i4.case.5, i4 6, void %arrayidx9.i.i4.case.6, i4 7, void %arrayidx9.i.i4.case.7" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 173 'switch' 'switch_ln11' <Predicate = true> <Delay = 1.86>
ST_8 : Operation 174 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_7, i32 %temp" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 174 'write' 'write_ln11' <Predicate = (trunc_ln18 == 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 175 [1/1] (1.64ns)   --->   "%br_ln11 = br void %if.end.i.i" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 175 'br' 'br_ln11' <Predicate = (trunc_ln18 == 7)> <Delay = 1.64>
ST_8 : Operation 176 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_6, i32 %temp" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 176 'write' 'write_ln11' <Predicate = (trunc_ln18 == 6)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 177 [1/1] (1.64ns)   --->   "%br_ln11 = br void %if.end.i.i" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 177 'br' 'br_ln11' <Predicate = (trunc_ln18 == 6)> <Delay = 1.64>
ST_8 : Operation 178 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_5, i32 %temp" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 178 'write' 'write_ln11' <Predicate = (trunc_ln18 == 5)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 179 [1/1] (1.64ns)   --->   "%br_ln11 = br void %if.end.i.i" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 179 'br' 'br_ln11' <Predicate = (trunc_ln18 == 5)> <Delay = 1.64>
ST_8 : Operation 180 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_4, i32 %temp" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 180 'write' 'write_ln11' <Predicate = (trunc_ln18 == 4)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 181 [1/1] (1.64ns)   --->   "%br_ln11 = br void %if.end.i.i" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 181 'br' 'br_ln11' <Predicate = (trunc_ln18 == 4)> <Delay = 1.64>
ST_8 : Operation 182 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_3, i32 %temp" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 182 'write' 'write_ln11' <Predicate = (trunc_ln18 == 3)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 183 [1/1] (1.64ns)   --->   "%br_ln11 = br void %if.end.i.i" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 183 'br' 'br_ln11' <Predicate = (trunc_ln18 == 3)> <Delay = 1.64>
ST_8 : Operation 184 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_2, i32 %temp" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 184 'write' 'write_ln11' <Predicate = (trunc_ln18 == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 185 [1/1] (1.64ns)   --->   "%br_ln11 = br void %if.end.i.i" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 185 'br' 'br_ln11' <Predicate = (trunc_ln18 == 2)> <Delay = 1.64>
ST_8 : Operation 186 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_1, i32 %temp" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 186 'write' 'write_ln11' <Predicate = (trunc_ln18 == 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 187 [1/1] (1.64ns)   --->   "%br_ln11 = br void %if.end.i.i" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 187 'br' 'br_ln11' <Predicate = (trunc_ln18 == 1)> <Delay = 1.64>
ST_8 : Operation 188 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_0, i32 %temp" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 188 'write' 'write_ln11' <Predicate = (trunc_ln18 == 0)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 189 [1/1] (1.64ns)   --->   "%br_ln11 = br void %if.end.i.i" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 189 'br' 'br_ln11' <Predicate = (trunc_ln18 == 0)> <Delay = 1.64>
ST_8 : Operation 190 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_8, i32 %temp" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 190 'write' 'write_ln11' <Predicate = (trunc_ln18 != 0 & trunc_ln18 != 1 & trunc_ln18 != 2 & trunc_ln18 != 3 & trunc_ln18 != 4 & trunc_ln18 != 5 & trunc_ln18 != 6 & trunc_ln18 != 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 191 [1/1] (1.64ns)   --->   "%br_ln11 = br void %if.end.i.i" [array_sorting.cpp:11->array_sorting.cpp:30->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 191 'br' 'br_ln11' <Predicate = (trunc_ln18 != 0 & trunc_ln18 != 1 & trunc_ln18 != 2 & trunc_ln18 != 3 & trunc_ln18 != 4 & trunc_ln18 != 5 & trunc_ln18 != 6 & trunc_ln18 != 7)> <Delay = 1.64>

State 9 <SV = 8> <Delay = 4.44>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%mux_case_81897 = phi i32 %mux_case_81899, void %arrayidx9.i.i4.case.7, i32 %mux_case_81899, void %arrayidx9.i.i4.case.6, i32 %mux_case_81899, void %arrayidx9.i.i4.case.5, i32 %mux_case_81899, void %arrayidx9.i.i4.case.4, i32 %mux_case_81899, void %arrayidx9.i.i4.case.3, i32 %mux_case_81899, void %arrayidx9.i.i4.case.2, i32 %mux_case_81899, void %arrayidx9.i.i4.case.1, i32 %mux_case_81899, void %arrayidx9.i.i4.case.0, i32 %mux_case_818100, void %while.end15.i.i, i32 %temp, void %arrayidx9.i.i4.case.8"   --->   Operation 192 'phi' 'mux_case_81897' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%mux_case_71792 = phi i32 %temp, void %arrayidx9.i.i4.case.7, i32 %mux_case_71794, void %arrayidx9.i.i4.case.6, i32 %mux_case_71794, void %arrayidx9.i.i4.case.5, i32 %mux_case_71794, void %arrayidx9.i.i4.case.4, i32 %mux_case_71794, void %arrayidx9.i.i4.case.3, i32 %mux_case_71794, void %arrayidx9.i.i4.case.2, i32 %mux_case_71794, void %arrayidx9.i.i4.case.1, i32 %mux_case_71794, void %arrayidx9.i.i4.case.0, i32 %mux_case_71795, void %while.end15.i.i, i32 %mux_case_71794, void %arrayidx9.i.i4.case.8"   --->   Operation 193 'phi' 'mux_case_71792' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%mux_case_61687 = phi i32 %mux_case_61689, void %arrayidx9.i.i4.case.7, i32 %temp, void %arrayidx9.i.i4.case.6, i32 %mux_case_61689, void %arrayidx9.i.i4.case.5, i32 %mux_case_61689, void %arrayidx9.i.i4.case.4, i32 %mux_case_61689, void %arrayidx9.i.i4.case.3, i32 %mux_case_61689, void %arrayidx9.i.i4.case.2, i32 %mux_case_61689, void %arrayidx9.i.i4.case.1, i32 %mux_case_61689, void %arrayidx9.i.i4.case.0, i32 %mux_case_61690, void %while.end15.i.i, i32 %mux_case_61689, void %arrayidx9.i.i4.case.8"   --->   Operation 194 'phi' 'mux_case_61687' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%mux_case_51582 = phi i32 %mux_case_51584, void %arrayidx9.i.i4.case.7, i32 %mux_case_51584, void %arrayidx9.i.i4.case.6, i32 %temp, void %arrayidx9.i.i4.case.5, i32 %mux_case_51584, void %arrayidx9.i.i4.case.4, i32 %mux_case_51584, void %arrayidx9.i.i4.case.3, i32 %mux_case_51584, void %arrayidx9.i.i4.case.2, i32 %mux_case_51584, void %arrayidx9.i.i4.case.1, i32 %mux_case_51584, void %arrayidx9.i.i4.case.0, i32 %mux_case_51585, void %while.end15.i.i, i32 %mux_case_51584, void %arrayidx9.i.i4.case.8"   --->   Operation 195 'phi' 'mux_case_51582' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%mux_case_41477 = phi i32 %mux_case_41479, void %arrayidx9.i.i4.case.7, i32 %mux_case_41479, void %arrayidx9.i.i4.case.6, i32 %mux_case_41479, void %arrayidx9.i.i4.case.5, i32 %temp, void %arrayidx9.i.i4.case.4, i32 %mux_case_41479, void %arrayidx9.i.i4.case.3, i32 %mux_case_41479, void %arrayidx9.i.i4.case.2, i32 %mux_case_41479, void %arrayidx9.i.i4.case.1, i32 %mux_case_41479, void %arrayidx9.i.i4.case.0, i32 %mux_case_41480, void %while.end15.i.i, i32 %mux_case_41479, void %arrayidx9.i.i4.case.8"   --->   Operation 196 'phi' 'mux_case_41477' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%mux_case_31372 = phi i32 %mux_case_31374, void %arrayidx9.i.i4.case.7, i32 %mux_case_31374, void %arrayidx9.i.i4.case.6, i32 %mux_case_31374, void %arrayidx9.i.i4.case.5, i32 %mux_case_31374, void %arrayidx9.i.i4.case.4, i32 %temp, void %arrayidx9.i.i4.case.3, i32 %mux_case_31374, void %arrayidx9.i.i4.case.2, i32 %mux_case_31374, void %arrayidx9.i.i4.case.1, i32 %mux_case_31374, void %arrayidx9.i.i4.case.0, i32 %mux_case_31375, void %while.end15.i.i, i32 %mux_case_31374, void %arrayidx9.i.i4.case.8"   --->   Operation 197 'phi' 'mux_case_31372' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%mux_case_21267 = phi i32 %mux_case_21269, void %arrayidx9.i.i4.case.7, i32 %mux_case_21269, void %arrayidx9.i.i4.case.6, i32 %mux_case_21269, void %arrayidx9.i.i4.case.5, i32 %mux_case_21269, void %arrayidx9.i.i4.case.4, i32 %mux_case_21269, void %arrayidx9.i.i4.case.3, i32 %temp, void %arrayidx9.i.i4.case.2, i32 %mux_case_21269, void %arrayidx9.i.i4.case.1, i32 %mux_case_21269, void %arrayidx9.i.i4.case.0, i32 %mux_case_21270, void %while.end15.i.i, i32 %mux_case_21269, void %arrayidx9.i.i4.case.8"   --->   Operation 198 'phi' 'mux_case_21267' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%mux_case_11162 = phi i32 %mux_case_11164, void %arrayidx9.i.i4.case.7, i32 %mux_case_11164, void %arrayidx9.i.i4.case.6, i32 %mux_case_11164, void %arrayidx9.i.i4.case.5, i32 %mux_case_11164, void %arrayidx9.i.i4.case.4, i32 %mux_case_11164, void %arrayidx9.i.i4.case.3, i32 %mux_case_11164, void %arrayidx9.i.i4.case.2, i32 %temp, void %arrayidx9.i.i4.case.1, i32 %mux_case_11164, void %arrayidx9.i.i4.case.0, i32 %mux_case_11165, void %while.end15.i.i, i32 %mux_case_11164, void %arrayidx9.i.i4.case.8"   --->   Operation 199 'phi' 'mux_case_11162' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%mux_case_01057 = phi i32 %mux_case_01059, void %arrayidx9.i.i4.case.7, i32 %mux_case_01059, void %arrayidx9.i.i4.case.6, i32 %mux_case_01059, void %arrayidx9.i.i4.case.5, i32 %mux_case_01059, void %arrayidx9.i.i4.case.4, i32 %mux_case_01059, void %arrayidx9.i.i4.case.3, i32 %mux_case_01059, void %arrayidx9.i.i4.case.2, i32 %mux_case_01059, void %arrayidx9.i.i4.case.1, i32 %temp, void %arrayidx9.i.i4.case.0, i32 %mux_case_01060, void %while.end15.i.i, i32 %mux_case_01059, void %arrayidx9.i.i4.case.8"   --->   Operation 200 'phi' 'mux_case_01057' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%mux_case_8943 = phi i32 %mux_case_8945, void %arrayidx9.i.i4.case.7, i32 %mux_case_8945, void %arrayidx9.i.i4.case.6, i32 %mux_case_8945, void %arrayidx9.i.i4.case.5, i32 %mux_case_8945, void %arrayidx9.i.i4.case.4, i32 %mux_case_8945, void %arrayidx9.i.i4.case.3, i32 %mux_case_8945, void %arrayidx9.i.i4.case.2, i32 %mux_case_8945, void %arrayidx9.i.i4.case.1, i32 %mux_case_8945, void %arrayidx9.i.i4.case.0, i32 %mux_case_8942, void %while.end15.i.i, i32 %temp, void %arrayidx9.i.i4.case.8"   --->   Operation 201 'phi' 'mux_case_8943' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%mux_case_7838 = phi i32 %temp, void %arrayidx9.i.i4.case.7, i32 %mux_case_7840, void %arrayidx9.i.i4.case.6, i32 %mux_case_7840, void %arrayidx9.i.i4.case.5, i32 %mux_case_7840, void %arrayidx9.i.i4.case.4, i32 %mux_case_7840, void %arrayidx9.i.i4.case.3, i32 %mux_case_7840, void %arrayidx9.i.i4.case.2, i32 %mux_case_7840, void %arrayidx9.i.i4.case.1, i32 %mux_case_7840, void %arrayidx9.i.i4.case.0, i32 %mux_case_7837, void %while.end15.i.i, i32 %mux_case_7840, void %arrayidx9.i.i4.case.8"   --->   Operation 202 'phi' 'mux_case_7838' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%mux_case_6733 = phi i32 %mux_case_6735, void %arrayidx9.i.i4.case.7, i32 %temp, void %arrayidx9.i.i4.case.6, i32 %mux_case_6735, void %arrayidx9.i.i4.case.5, i32 %mux_case_6735, void %arrayidx9.i.i4.case.4, i32 %mux_case_6735, void %arrayidx9.i.i4.case.3, i32 %mux_case_6735, void %arrayidx9.i.i4.case.2, i32 %mux_case_6735, void %arrayidx9.i.i4.case.1, i32 %mux_case_6735, void %arrayidx9.i.i4.case.0, i32 %mux_case_6732, void %while.end15.i.i, i32 %mux_case_6735, void %arrayidx9.i.i4.case.8"   --->   Operation 203 'phi' 'mux_case_6733' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%mux_case_5628 = phi i32 %mux_case_5630, void %arrayidx9.i.i4.case.7, i32 %mux_case_5630, void %arrayidx9.i.i4.case.6, i32 %temp, void %arrayidx9.i.i4.case.5, i32 %mux_case_5630, void %arrayidx9.i.i4.case.4, i32 %mux_case_5630, void %arrayidx9.i.i4.case.3, i32 %mux_case_5630, void %arrayidx9.i.i4.case.2, i32 %mux_case_5630, void %arrayidx9.i.i4.case.1, i32 %mux_case_5630, void %arrayidx9.i.i4.case.0, i32 %mux_case_5627, void %while.end15.i.i, i32 %mux_case_5630, void %arrayidx9.i.i4.case.8"   --->   Operation 204 'phi' 'mux_case_5628' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%mux_case_4523 = phi i32 %mux_case_4525, void %arrayidx9.i.i4.case.7, i32 %mux_case_4525, void %arrayidx9.i.i4.case.6, i32 %mux_case_4525, void %arrayidx9.i.i4.case.5, i32 %temp, void %arrayidx9.i.i4.case.4, i32 %mux_case_4525, void %arrayidx9.i.i4.case.3, i32 %mux_case_4525, void %arrayidx9.i.i4.case.2, i32 %mux_case_4525, void %arrayidx9.i.i4.case.1, i32 %mux_case_4525, void %arrayidx9.i.i4.case.0, i32 %mux_case_4522, void %while.end15.i.i, i32 %mux_case_4525, void %arrayidx9.i.i4.case.8"   --->   Operation 205 'phi' 'mux_case_4523' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%mux_case_3418 = phi i32 %mux_case_3420, void %arrayidx9.i.i4.case.7, i32 %mux_case_3420, void %arrayidx9.i.i4.case.6, i32 %mux_case_3420, void %arrayidx9.i.i4.case.5, i32 %mux_case_3420, void %arrayidx9.i.i4.case.4, i32 %temp, void %arrayidx9.i.i4.case.3, i32 %mux_case_3420, void %arrayidx9.i.i4.case.2, i32 %mux_case_3420, void %arrayidx9.i.i4.case.1, i32 %mux_case_3420, void %arrayidx9.i.i4.case.0, i32 %mux_case_3417, void %while.end15.i.i, i32 %mux_case_3420, void %arrayidx9.i.i4.case.8"   --->   Operation 206 'phi' 'mux_case_3418' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%mux_case_2313 = phi i32 %mux_case_2315, void %arrayidx9.i.i4.case.7, i32 %mux_case_2315, void %arrayidx9.i.i4.case.6, i32 %mux_case_2315, void %arrayidx9.i.i4.case.5, i32 %mux_case_2315, void %arrayidx9.i.i4.case.4, i32 %mux_case_2315, void %arrayidx9.i.i4.case.3, i32 %temp, void %arrayidx9.i.i4.case.2, i32 %mux_case_2315, void %arrayidx9.i.i4.case.1, i32 %mux_case_2315, void %arrayidx9.i.i4.case.0, i32 %mux_case_2312, void %while.end15.i.i, i32 %mux_case_2315, void %arrayidx9.i.i4.case.8"   --->   Operation 207 'phi' 'mux_case_2313' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%mux_case_127 = phi i32 %mux_case_1210, void %arrayidx9.i.i4.case.7, i32 %mux_case_1210, void %arrayidx9.i.i4.case.6, i32 %mux_case_1210, void %arrayidx9.i.i4.case.5, i32 %mux_case_1210, void %arrayidx9.i.i4.case.4, i32 %mux_case_1210, void %arrayidx9.i.i4.case.3, i32 %mux_case_1210, void %arrayidx9.i.i4.case.2, i32 %temp, void %arrayidx9.i.i4.case.1, i32 %mux_case_1210, void %arrayidx9.i.i4.case.0, i32 %mux_case_126, void %while.end15.i.i, i32 %mux_case_1210, void %arrayidx9.i.i4.case.8"   --->   Operation 208 'phi' 'mux_case_127' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%mux_case_012 = phi i32 %mux_case_014, void %arrayidx9.i.i4.case.7, i32 %mux_case_014, void %arrayidx9.i.i4.case.6, i32 %mux_case_014, void %arrayidx9.i.i4.case.5, i32 %mux_case_014, void %arrayidx9.i.i4.case.4, i32 %mux_case_014, void %arrayidx9.i.i4.case.3, i32 %mux_case_014, void %arrayidx9.i.i4.case.2, i32 %mux_case_014, void %arrayidx9.i.i4.case.1, i32 %temp, void %arrayidx9.i.i4.case.0, i32 %mux_case_011, void %while.end15.i.i, i32 %mux_case_014, void %arrayidx9.i.i4.case.8"   --->   Operation 209 'phi' 'mux_case_012' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln29, void %_Z9partitionPiii.exit.i.loopexit, void %while.body.i.i" [array_sorting.cpp:20->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 210 'br' 'br_ln20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (1.61ns)   --->   "%br_ln0 = br void %_Z9partitionPiii.exit.i"   --->   Operation 211 'br' 'br_ln0' <Predicate = (icmp_ln20 & !icmp_ln29)> <Delay = 1.61>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%mux_case_827 = phi i32 %arr_8_read, void %while.body.i, i32 %mux_case_81897, void %_Z9partitionPiii.exit.i.loopexit" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 212 'phi' 'mux_case_827' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%mux_case_726 = phi i32 %arr_7_read, void %while.body.i, i32 %mux_case_71792, void %_Z9partitionPiii.exit.i.loopexit" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 213 'phi' 'mux_case_726' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_625 = phi i32 %arr_6_read, void %while.body.i, i32 %mux_case_61687, void %_Z9partitionPiii.exit.i.loopexit" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 214 'phi' 'mux_case_625' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_524 = phi i32 %arr_5_read, void %while.body.i, i32 %mux_case_51582, void %_Z9partitionPiii.exit.i.loopexit" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 215 'phi' 'mux_case_524' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_423 = phi i32 %arr_4_read, void %while.body.i, i32 %mux_case_41477, void %_Z9partitionPiii.exit.i.loopexit" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 216 'phi' 'mux_case_423' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_322 = phi i32 %arr_3_read, void %while.body.i, i32 %mux_case_31372, void %_Z9partitionPiii.exit.i.loopexit" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 217 'phi' 'mux_case_322' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_221 = phi i32 %arr_2_read, void %while.body.i, i32 %mux_case_21267, void %_Z9partitionPiii.exit.i.loopexit" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 218 'phi' 'mux_case_221' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_120 = phi i32 %arr_1_read, void %while.body.i, i32 %mux_case_11162, void %_Z9partitionPiii.exit.i.loopexit" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 219 'phi' 'mux_case_120' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_019 = phi i32 %arr_0_read, void %while.body.i, i32 %mux_case_01057, void %_Z9partitionPiii.exit.i.loopexit" [array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 220 'phi' 'mux_case_019' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%j_0_i_i_lcssa = phi i32 %j, void %while.body.i, i32 %trunc_ln29, void %_Z9partitionPiii.exit.i.loopexit"   --->   Operation 221 'phi' 'j_0_i_i_lcssa' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %j_0_i_i_lcssa" [array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 222 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (1.83ns)   --->   "%temp_1 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %mux_case_019, i32 %mux_case_120, i32 %mux_case_221, i32 %mux_case_322, i32 %mux_case_423, i32 %mux_case_524, i32 %mux_case_625, i32 %mux_case_726, i32 %mux_case_827, i4 %trunc_ln37" [array_sorting.cpp:9->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 223 'mux' 'temp_1' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 1.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (1.83ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 %mux_case_019, i32 %mux_case_120, i32 %mux_case_221, i32 %mux_case_322, i32 %mux_case_423, i32 %mux_case_524, i32 %mux_case_625, i32 %mux_case_726, i32 %mux_case_827, i4 %trunc_ln33" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 224 'mux' 'tmp' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 1.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (1.86ns)   --->   "%switch_ln10 = switch i4 %trunc_ln37, void %arrayidx.i.i1.case.8, i4 0, void %arrayidx.i.i1.case.0, i4 1, void %arrayidx.i.i1.case.1, i4 2, void %arrayidx.i.i1.case.2, i4 3, void %arrayidx.i.i1.case.3, i4 4, void %arrayidx.i.i1.case.4, i4 5, void %arrayidx.i.i1.case.5, i4 6, void %arrayidx.i.i1.case.6, i4 7, void %arrayidx.i.i1.case.7" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 225 'switch' 'switch_ln10' <Predicate = (!icmp_ln29) | (!icmp_ln20)> <Delay = 1.86>
ST_9 : Operation 226 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_7, i32 %tmp" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 226 'write' 'write_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 7) | (!icmp_ln20 & trunc_ln37 == 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx.i.i1.exit" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 227 'br' 'br_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 7) | (!icmp_ln20 & trunc_ln37 == 7)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_6, i32 %tmp" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 228 'write' 'write_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 6) | (!icmp_ln20 & trunc_ln37 == 6)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx.i.i1.exit" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 229 'br' 'br_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 6) | (!icmp_ln20 & trunc_ln37 == 6)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_5, i32 %tmp" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 230 'write' 'write_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 5) | (!icmp_ln20 & trunc_ln37 == 5)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx.i.i1.exit" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 231 'br' 'br_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 5) | (!icmp_ln20 & trunc_ln37 == 5)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_4, i32 %tmp" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 232 'write' 'write_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 4) | (!icmp_ln20 & trunc_ln37 == 4)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx.i.i1.exit" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 233 'br' 'br_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 4) | (!icmp_ln20 & trunc_ln37 == 4)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_3, i32 %tmp" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 234 'write' 'write_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 3) | (!icmp_ln20 & trunc_ln37 == 3)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx.i.i1.exit" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 235 'br' 'br_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 3) | (!icmp_ln20 & trunc_ln37 == 3)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_2, i32 %tmp" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 236 'write' 'write_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 2) | (!icmp_ln20 & trunc_ln37 == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx.i.i1.exit" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 237 'br' 'br_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 2) | (!icmp_ln20 & trunc_ln37 == 2)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_1, i32 %tmp" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 238 'write' 'write_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 1) | (!icmp_ln20 & trunc_ln37 == 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx.i.i1.exit" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 239 'br' 'br_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 1) | (!icmp_ln20 & trunc_ln37 == 1)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_0, i32 %tmp" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 240 'write' 'write_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 0) | (!icmp_ln20 & trunc_ln37 == 0)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx.i.i1.exit" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 241 'br' 'br_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 == 0) | (!icmp_ln20 & trunc_ln37 == 0)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (1.00ns)   --->   "%write_ln10 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_8, i32 %tmp" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 242 'write' 'write_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 != 2 & trunc_ln37 != 3 & trunc_ln37 != 4 & trunc_ln37 != 5 & trunc_ln37 != 6 & trunc_ln37 != 7) | (!icmp_ln20 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 != 2 & trunc_ln37 != 3 & trunc_ln37 != 4 & trunc_ln37 != 5 & trunc_ln37 != 6 & trunc_ln37 != 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx.i.i1.exit" [array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 243 'br' 'br_ln10' <Predicate = (!icmp_ln29 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 != 2 & trunc_ln37 != 3 & trunc_ln37 != 4 & trunc_ln37 != 5 & trunc_ln37 != 6 & trunc_ln37 != 7) | (!icmp_ln20 & trunc_ln37 != 0 & trunc_ln37 != 1 & trunc_ln37 != 2 & trunc_ln37 != 3 & trunc_ln37 != 4 & trunc_ln37 != 5 & trunc_ln37 != 6 & trunc_ln37 != 7)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 244 [1/1] (1.86ns)   --->   "%switch_ln11 = switch i4 %trunc_ln33, void %arrayidx25.i.i2.case.8, i4 0, void %arrayidx25.i.i2.case.0, i4 1, void %arrayidx25.i.i2.case.1, i4 2, void %arrayidx25.i.i2.case.2, i4 3, void %arrayidx25.i.i2.case.3, i4 4, void %arrayidx25.i.i2.case.4, i4 5, void %arrayidx25.i.i2.case.5, i4 6, void %arrayidx25.i.i2.case.6, i4 7, void %arrayidx25.i.i2.case.7" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 244 'switch' 'switch_ln11' <Predicate = true> <Delay = 1.86>
ST_10 : Operation 245 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_7, i32 %temp_1" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 245 'write' 'write_ln11' <Predicate = (trunc_ln33 == 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln11 = br void %arrayidx25.i.i2.exit" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 246 'br' 'br_ln11' <Predicate = (trunc_ln33 == 7)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_6, i32 %temp_1" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 247 'write' 'write_ln11' <Predicate = (trunc_ln33 == 6)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln11 = br void %arrayidx25.i.i2.exit" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 248 'br' 'br_ln11' <Predicate = (trunc_ln33 == 6)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_5, i32 %temp_1" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 249 'write' 'write_ln11' <Predicate = (trunc_ln33 == 5)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln11 = br void %arrayidx25.i.i2.exit" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 250 'br' 'br_ln11' <Predicate = (trunc_ln33 == 5)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_4, i32 %temp_1" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 251 'write' 'write_ln11' <Predicate = (trunc_ln33 == 4)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln11 = br void %arrayidx25.i.i2.exit" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 252 'br' 'br_ln11' <Predicate = (trunc_ln33 == 4)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_3, i32 %temp_1" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 253 'write' 'write_ln11' <Predicate = (trunc_ln33 == 3)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln11 = br void %arrayidx25.i.i2.exit" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 254 'br' 'br_ln11' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_2, i32 %temp_1" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 255 'write' 'write_ln11' <Predicate = (trunc_ln33 == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln11 = br void %arrayidx25.i.i2.exit" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 256 'br' 'br_ln11' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_1, i32 %temp_1" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 257 'write' 'write_ln11' <Predicate = (trunc_ln33 == 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln11 = br void %arrayidx25.i.i2.exit" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 258 'br' 'br_ln11' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_0, i32 %temp_1" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 259 'write' 'write_ln11' <Predicate = (trunc_ln33 == 0)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln11 = br void %arrayidx25.i.i2.exit" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 260 'br' 'br_ln11' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (1.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %arr_8, i32 %temp_1" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 261 'write' 'write_ln11' <Predicate = (trunc_ln33 != 0 & trunc_ln33 != 1 & trunc_ln33 != 2 & trunc_ln33 != 3 & trunc_ln33 != 4 & trunc_ln33 != 5 & trunc_ln33 != 6 & trunc_ln33 != 7)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln11 = br void %arrayidx25.i.i2.exit" [array_sorting.cpp:11->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69]   --->   Operation 262 'br' 'br_ln11' <Predicate = (trunc_ln33 != 0 & trunc_ln33 != 1 & trunc_ln33 != 2 & trunc_ln33 != 3 & trunc_ln33 != 4 & trunc_ln33 != 5 & trunc_ln33 != 6 & trunc_ln33 != 7)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (2.70ns)   --->   "%add_ln52 = add i32 %j_0_i_i_lcssa, i32 4294967295" [array_sorting.cpp:52->array_sorting.cpp:69]   --->   Operation 263 'add' 'add_ln52' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (2.70ns)   --->   "%icmp_ln52 = icmp_sgt  i32 %add_ln52, i32 %i" [array_sorting.cpp:52->array_sorting.cpp:69]   --->   Operation 264 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (1.61ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %if.end.i, void %if.then.i" [array_sorting.cpp:52->array_sorting.cpp:69]   --->   Operation 265 'br' 'br_ln52' <Predicate = true> <Delay = 1.61>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %add_ln52, i7 %stack_addr_2" [array_sorting.cpp:54->array_sorting.cpp:69]   --->   Operation 266 'store' 'store_ln54' <Predicate = (icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 267 [1/1] (1.61ns)   --->   "%br_ln55 = br void %if.end.i" [array_sorting.cpp:55->array_sorting.cpp:69]   --->   Operation 267 'br' 'br_ln55' <Predicate = (icmp_ln52)> <Delay = 1.61>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%top_3 = phi i32 %top_7, void %if.then.i, i32 %top_9, void %arrayidx25.i.i2.exit"   --->   Operation 268 'phi' 'top_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i32 %top_3" [array_sorting.cpp:40->array_sorting.cpp:69]   --->   Operation 269 'trunc' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (2.70ns)   --->   "%add_ln57 = add i32 %j_0_i_i_lcssa, i32 1" [array_sorting.cpp:57->array_sorting.cpp:69]   --->   Operation 270 'add' 'add_ln57' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (2.70ns)   --->   "%icmp_ln57 = icmp_slt  i32 %add_ln57, i32 %j" [array_sorting.cpp:57->array_sorting.cpp:69]   --->   Operation 271 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (1.61ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %if.end26.i, void %if.then18.i" [array_sorting.cpp:57->array_sorting.cpp:69]   --->   Operation 272 'br' 'br_ln57' <Predicate = true> <Delay = 1.61>

State 12 <SV = 11> <Delay = 5.95>
ST_12 : Operation 273 [1/1] (2.03ns)   --->   "%top_10 = add i7 %trunc_ln40_1, i7 1" [array_sorting.cpp:58->array_sorting.cpp:69]   --->   Operation 273 'add' 'top_10' <Predicate = (icmp_ln57)> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i7 %top_10" [array_sorting.cpp:58->array_sorting.cpp:69]   --->   Operation 274 'zext' 'zext_ln58' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%stack_addr_4 = getelementptr i32 %stack, i64 0, i64 %zext_ln58" [array_sorting.cpp:58->array_sorting.cpp:69]   --->   Operation 275 'getelementptr' 'stack_addr_4' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln58 = store i32 %add_ln57, i7 %stack_addr_4" [array_sorting.cpp:58->array_sorting.cpp:69]   --->   Operation 276 'store' 'store_ln58' <Predicate = (icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 277 [1/1] (2.70ns)   --->   "%top_11 = add i32 %top_3, i32 2" [array_sorting.cpp:59->array_sorting.cpp:69]   --->   Operation 277 'add' 'top_11' <Predicate = (icmp_ln57)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %top_11" [array_sorting.cpp:59->array_sorting.cpp:69]   --->   Operation 278 'zext' 'zext_ln59' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%stack_addr_5 = getelementptr i32 %stack, i64 0, i64 %zext_ln59" [array_sorting.cpp:59->array_sorting.cpp:69]   --->   Operation 279 'getelementptr' 'stack_addr_5' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %j, i7 %stack_addr_5" [array_sorting.cpp:59->array_sorting.cpp:69]   --->   Operation 280 'store' 'store_ln59' <Predicate = (icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 281 [1/1] (1.61ns)   --->   "%br_ln60 = br void %if.end26.i" [array_sorting.cpp:60->array_sorting.cpp:69]   --->   Operation 281 'br' 'br_ln60' <Predicate = (icmp_ln57)> <Delay = 1.61>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%top_6 = phi i32 %top_11, void %if.then18.i, i32 %top_3, void %if.end.i"   --->   Operation 282 'phi' 'top_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (1.61ns)   --->   "%store_ln45 = store i32 %top_6, i32 %top" [array_sorting.cpp:45->array_sorting.cpp:69]   --->   Operation 283 'store' 'store_ln45' <Predicate = true> <Delay = 1.61>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln45 = br void %while.cond.i" [array_sorting.cpp:45->array_sorting.cpp:69]   --->   Operation 284 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.257ns
The critical path consists of the following:
	'alloca' operation ('stack', array_sorting.cpp:39->array_sorting.cpp:69) [40]  (0.000 ns)
	'getelementptr' operation ('stack_addr', array_sorting.cpp:42->array_sorting.cpp:69) [41]  (0.000 ns)
	'store' operation ('store_ln42', array_sorting.cpp:42->array_sorting.cpp:69) of constant 0 on array 'stack', array_sorting.cpp:39->array_sorting.cpp:69 [42]  (3.257 ns)

 <State 2>: 5.287ns
The critical path consists of the following:
	'load' operation ('top', array_sorting.cpp:40->array_sorting.cpp:69) on local variable 'top' [48]  (0.000 ns)
	'add' operation ('top', array_sorting.cpp:47->array_sorting.cpp:69) [55]  (2.030 ns)
	'getelementptr' operation ('stack_addr_3', array_sorting.cpp:48->array_sorting.cpp:69) [61]  (0.000 ns)
	'load' operation ('low', array_sorting.cpp:48->array_sorting.cpp:69) on array 'stack', array_sorting.cpp:39->array_sorting.cpp:69 [62]  (3.257 ns)

 <State 3>: 3.257ns
The critical path consists of the following:
	'load' operation ('high', array_sorting.cpp:47->array_sorting.cpp:69) on array 'stack', array_sorting.cpp:39->array_sorting.cpp:69 [58]  (3.257 ns)

 <State 4>: 4.312ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln20', array_sorting.cpp:20->array_sorting.cpp:50->array_sorting.cpp:69) [76]  (2.702 ns)
	multiplexor before 'phi' operation ('mux_case_827', array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69) with incoming values : ('arr_8_read', array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69) ('temp', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) ('tmp_1', array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69) [237]  (1.610 ns)

 <State 5>: 1.610ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', array_sorting.cpp:23->array_sorting.cpp:50->array_sorting.cpp:69) with incoming values : ('sext_ln22', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) ('add_ln23', array_sorting.cpp:23->array_sorting.cpp:50->array_sorting.cpp:69) [108]  (1.610 ns)

 <State 6>: 5.517ns
The critical path consists of the following:
	'phi' operation ('i', array_sorting.cpp:23->array_sorting.cpp:50->array_sorting.cpp:69) with incoming values : ('sext_ln22', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) ('add_ln23', array_sorting.cpp:23->array_sorting.cpp:50->array_sorting.cpp:69) [108]  (0.000 ns)
	'mux' operation ('temp', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) [111]  (1.837 ns)
	'icmp' operation ('icmp_ln22', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) [112]  (2.702 ns)
	'xor' operation ('xor_ln22', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) [113]  (0.000 ns)
	'and' operation ('and_ln22', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) [116]  (0.978 ns)

 <State 7>: 6.517ns
The critical path consists of the following:
	'phi' operation ('j', array_sorting.cpp:27->array_sorting.cpp:50->array_sorting.cpp:69) with incoming values : ('sext_ln26', array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69) ('add_ln27', array_sorting.cpp:27->array_sorting.cpp:50->array_sorting.cpp:69) [123]  (0.000 ns)
	'mux' operation ('tmp_1', array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69) [126]  (1.837 ns)
	'icmp' operation ('icmp_ln26', array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69) [127]  (2.702 ns)
	'and' operation ('and_ln26', array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69) [130]  (0.978 ns)
	blocking operation 1 ns on control path)

 <State 8>: 1.870ns
The critical path consists of the following:

 <State 9>: 4.447ns
The critical path consists of the following:
	'phi' operation ('temp') with incoming values : ('arr_8_read', array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69) ('temp', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) ('tmp_1', array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69) [215]  (0.000 ns)
	multiplexor before 'phi' operation ('mux_case_827', array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69) with incoming values : ('arr_8_read', array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69) ('temp', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) ('tmp_1', array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69) [237]  (1.610 ns)
	'phi' operation ('mux_case_827', array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69) with incoming values : ('arr_8_read', array_sorting.cpp:16->array_sorting.cpp:50->array_sorting.cpp:69) ('temp', array_sorting.cpp:22->array_sorting.cpp:50->array_sorting.cpp:69) ('tmp_1', array_sorting.cpp:26->array_sorting.cpp:50->array_sorting.cpp:69) [237]  (0.000 ns)
	'mux' operation ('tmp', array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69) [249]  (1.837 ns)
	s_axi write operation ('write_ln10', array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69) on port 'arr_8' (array_sorting.cpp:10->array_sorting.cpp:33->array_sorting.cpp:50->array_sorting.cpp:69) [276]  (1.000 ns)

 <State 10>: 7.014ns
The critical path consists of the following:
	'add' operation ('add_ln52', array_sorting.cpp:52->array_sorting.cpp:69) [308]  (2.702 ns)
	'icmp' operation ('icmp_ln52', array_sorting.cpp:52->array_sorting.cpp:69) [309]  (2.702 ns)
	multiplexor before 'phi' operation ('top') with incoming values : ('top', array_sorting.cpp:40->array_sorting.cpp:69) ('top', array_sorting.cpp:48->array_sorting.cpp:69) [315]  (1.610 ns)

 <State 11>: 7.014ns
The critical path consists of the following:
	'add' operation ('add_ln57', array_sorting.cpp:57->array_sorting.cpp:69) [317]  (2.702 ns)
	'icmp' operation ('icmp_ln57', array_sorting.cpp:57->array_sorting.cpp:69) [318]  (2.702 ns)
	multiplexor before 'phi' operation ('top') with incoming values : ('top', array_sorting.cpp:40->array_sorting.cpp:69) ('top', array_sorting.cpp:48->array_sorting.cpp:69) ('top', array_sorting.cpp:59->array_sorting.cpp:69) [331]  (1.610 ns)

 <State 12>: 5.959ns
The critical path consists of the following:
	'add' operation ('top', array_sorting.cpp:59->array_sorting.cpp:69) [325]  (2.702 ns)
	'getelementptr' operation ('stack_addr_5', array_sorting.cpp:59->array_sorting.cpp:69) [327]  (0.000 ns)
	'store' operation ('store_ln59', array_sorting.cpp:59->array_sorting.cpp:69) of variable 'high', array_sorting.cpp:47->array_sorting.cpp:69 on array 'stack', array_sorting.cpp:39->array_sorting.cpp:69 [328]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
