###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 22:37:32 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [53]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.676
= Slack Time                   -1.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.226 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.042 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.799 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.545 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.274 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.032 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.329 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.451 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.590 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.761 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.804 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.861 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.946 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.140 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.530 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.803 | 
     | axi_master/U3070                        | S ^ -> Y v                     | MUX2X1  | 0.303 | 0.639 |   3.668 |    2.442 | 
     |                                         | \memif_pdfifo0.f0_wdata [53] v |         | 0.303 | 0.008 |   3.676 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [55]               (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.672
= Slack Time                   -1.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.222 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.037 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.795 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.541 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.270 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.028 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.333 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.455 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.594 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.766 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.809 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.865 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.950 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.144 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.534 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.808 | 
     | axi_master/U3074                        | S ^ -> Y ^                     | MUX2X1  | 0.410 | 0.631 |   3.660 |    2.438 | 
     |                                         | \memif_pdfifo0.f0_wdata [55] ^ |         | 0.410 | 0.012 |   3.672 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [37]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.671
= Slack Time                   -1.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.221 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.037 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.798 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.545 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.282 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |   -0.033 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.243 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.381 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.460 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.661 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.754 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.885 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.950 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.128 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.296 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.464 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.813 | 
     | axi_master/U2734                        | S ^ -> Y v                     | MUX2X1  | 0.320 | 0.617 |   3.651 |    2.430 | 
     |                                         | \memif_pdfifo2.f0_wdata [37] v |         | 0.320 | 0.020 |   3.671 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [63]               (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.667
= Slack Time                   -1.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.217 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.032 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.790 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.536 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.265 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.023 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.338 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.460 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.599 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.771 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.813 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.870 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.955 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.149 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.539 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.812 | 
     | axi_master/U3090                        | S ^ -> Y ^                     | MUX2X1  | 0.411 | 0.624 |   3.653 |    2.436 | 
     |                                         | \memif_pdfifo0.f0_wdata [63] ^ |         | 0.411 | 0.014 |   3.667 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [59]               (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.664
= Slack Time                   -1.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.214 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.030 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.787 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.533 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.263 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.020 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.341 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.462 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.602 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.773 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.816 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.873 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.957 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.151 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.542 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.815 | 
     | axi_master/U3082                        | S ^ -> Y ^                     | MUX2X1  | 0.391 | 0.622 |   3.651 |    2.436 | 
     |                                         | \memif_pdfifo0.f0_wdata [59] ^ |         | 0.391 | 0.014 |   3.664 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [43]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.662
= Slack Time                   -1.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.212 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.028 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.785 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.531 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.260 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.018 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.343 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.464 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.604 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.775 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.818 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.875 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.959 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.153 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.544 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.817 | 
     | axi_master/U3050                        | S ^ -> Y v                     | MUX2X1  | 0.306 | 0.626 |   3.655 |    2.443 | 
     |                                         | \memif_pdfifo0.f0_wdata [43] v |         | 0.306 | 0.007 |   3.662 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [34]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.661
= Slack Time                   -1.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.211 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.026 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.784 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.530 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.259 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.017 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.344 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.466 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.605 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.777 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.820 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.876 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.961 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.155 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.545 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.819 | 
     | axi_master/U3032                        | S ^ -> Y v                     | MUX2X1  | 0.277 | 0.626 |   3.655 |    2.444 | 
     |                                         | \memif_pdfifo0.f0_wdata [34] v |         | 0.277 | 0.006 |   3.661 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [38]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.657
= Slack Time                   -1.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.207 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.023 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.781 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.527 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.256 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.014 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.347 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.469 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.608 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.780 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.823 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.879 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.964 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.158 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.549 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.822 | 
     | axi_master/U3040                        | S ^ -> Y v                     | MUX2X1  | 0.287 | 0.619 |   3.648 |    2.440 | 
     |                                         | \memif_pdfifo0.f0_wdata [38] v |         | 0.287 | 0.010 |   3.657 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [45]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.656
= Slack Time                   -1.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.206 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.022 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.779 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.525 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.255 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.012 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.349 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.470 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.610 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.781 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.824 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.881 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.965 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.159 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.550 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.823 | 
     | axi_master/U3054                        | S ^ -> Y v                     | MUX2X1  | 0.250 | 0.619 |   3.648 |    2.442 | 
     |                                         | \memif_pdfifo0.f0_wdata [45] v |         | 0.250 | 0.008 |   3.656 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [33]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.654
= Slack Time                   -1.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.204 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.020 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.777 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.523 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.252 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.010 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.351 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.472 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.612 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.783 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.826 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.883 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.967 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.161 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.552 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.825 | 
     | axi_master/U3030                        | S ^ -> Y v                     | MUX2X1  | 0.276 | 0.619 |   3.648 |    2.444 | 
     |                                         | \memif_pdfifo0.f0_wdata [33] v |         | 0.276 | 0.006 |   3.654 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [51]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.654
= Slack Time                   -1.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.204 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.020 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.777 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.523 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.252 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.010 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.351 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.472 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.612 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.783 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.826 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.883 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.967 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.161 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.552 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.825 | 
     | axi_master/U3066                        | S ^ -> Y v                     | MUX2X1  | 0.259 | 0.618 |   3.648 |    2.444 | 
     |                                         | \memif_pdfifo0.f0_wdata [51] v |         | 0.259 | 0.007 |   3.654 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [32]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.653
= Slack Time                   -1.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.203 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.019 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.777 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.523 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.252 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.010 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.351 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.473 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.612 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.784 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.827 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.883 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.968 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.162 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.553 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.826 | 
     | axi_master/U3028                        | S ^ -> Y v                     | MUX2X1  | 0.266 | 0.617 |   3.646 |    2.443 | 
     |                                         | \memif_pdfifo0.f0_wdata [32] v |         | 0.266 | 0.007 |   3.653 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [48]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.652
= Slack Time                   -1.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.202 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.017 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.775 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.521 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.250 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.008 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.353 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.475 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.614 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.786 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.829 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.885 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.970 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.164 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.554 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.828 | 
     | axi_master/U3060                        | S ^ -> Y v                     | MUX2X1  | 0.287 | 0.614 |   3.643 |    2.442 | 
     |                                         | \memif_pdfifo0.f0_wdata [48] v |         | 0.287 | 0.008 |   3.652 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [59]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.651
= Slack Time                   -1.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.201 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.016 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.777 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.525 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.262 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |   -0.013 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.263 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.401 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.481 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.682 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.774 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.905 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.970 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.148 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.316 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.485 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.834 | 
     | axi_master/U2778                        | S ^ -> Y v                     | MUX2X1  | 0.251 | 0.611 |   3.645 |    2.444 | 
     |                                         | \memif_pdfifo2.f0_wdata [59] v |         | 0.251 | 0.006 |   3.651 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [57]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.650
= Slack Time                   -1.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.200 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.016 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.773 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.520 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.249 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.006 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.355 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.476 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.616 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.787 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.830 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.886 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.971 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.165 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.556 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.829 | 
     | axi_master/U3078                        | S ^ -> Y v                     | MUX2X1  | 0.280 | 0.616 |   3.645 |    2.445 | 
     |                                         | \memif_pdfifo0.f0_wdata [57] v |         | 0.280 | 0.005 |   3.650 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [46]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.650
= Slack Time                   -1.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.200 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.016 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.773 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.519 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.248 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.006 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.355 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.476 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.616 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.787 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.830 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.887 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.971 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.165 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.556 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.829 | 
     | axi_master/U3056                        | S ^ -> Y v                     | MUX2X1  | 0.287 | 0.614 |   3.643 |    2.443 | 
     |                                         | \memif_pdfifo0.f0_wdata [46] v |         | 0.287 | 0.007 |   3.650 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [39]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.650
= Slack Time                   -1.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.200 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.016 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.773 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.519 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.248 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.006 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.355 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.477 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.616 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.787 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.830 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.887 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.972 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.166 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.556 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.829 | 
     | axi_master/U3042                        | S ^ -> Y v                     | MUX2X1  | 0.277 | 0.612 |   3.642 |    2.442 | 
     |                                         | \memif_pdfifo0.f0_wdata [39] v |         | 0.277 | 0.008 |   3.650 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [49]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.644
= Slack Time                   -1.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.194 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.010 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.767 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.513 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.243 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |   -0.000 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.361 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.482 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.622 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.793 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.836 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.893 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.977 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.171 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.562 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.835 | 
     | axi_master/U3062                        | S ^ -> Y v                     | MUX2X1  | 0.247 | 0.609 |   3.638 |    2.444 | 
     |                                         | \memif_pdfifo0.f0_wdata [49] v |         | 0.247 | 0.007 |   3.644 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [41]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.644
= Slack Time                   -1.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.194 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.010 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.767 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.513 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.242 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |    0.000 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.361 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.483 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.622 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.793 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.836 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.893 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.978 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.172 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.562 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.835 | 
     | axi_master/U3046                        | S ^ -> Y v                     | MUX2X1  | 0.272 | 0.609 |   3.639 |    2.445 | 
     |                                         | \memif_pdfifo0.f0_wdata [41] v |         | 0.272 | 0.005 |   3.644 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [55]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.644
= Slack Time                   -1.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.194 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.009 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.771 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.518 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.255 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |   -0.006 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.270 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.408 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.487 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.688 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.781 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.912 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.977 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.155 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.323 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.492 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.840 | 
     | axi_master/U2770                        | S ^ -> Y v                     | MUX2X1  | 0.221 | 0.605 |   3.640 |    2.446 | 
     |                                         | \memif_pdfifo2.f0_wdata [55] v |         | 0.221 | 0.004 |   3.644 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [40]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.643
= Slack Time                   -1.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.193 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.009 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.766 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.512 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.241 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |    0.001 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.362 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.484 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.623 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.794 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.837 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.894 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.979 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.173 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.563 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.836 | 
     | axi_master/U3044                        | S ^ -> Y v                     | MUX2X1  | 0.278 | 0.609 |   3.638 |    2.445 | 
     |                                         | \memif_pdfifo0.f0_wdata [40] v |         | 0.278 | 0.005 |   3.643 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [48]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.641
= Slack Time                   -1.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.191 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.007 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.768 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.516 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.253 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |   -0.004 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.272 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.410 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.490 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.691 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.783 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.914 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.979 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.157 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.325 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.494 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.843 | 
     | axi_master/U2756                        | S ^ -> Y v                     | MUX2X1  | 0.309 | 0.593 |   3.627 |    2.436 | 
     |                                         | \memif_pdfifo2.f0_wdata [48] v |         | 0.309 | 0.014 |   3.641 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [47]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.640
= Slack Time                   -1.190
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.190 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.006 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.763 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.510 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.239 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |    0.004 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.365 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.486 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.626 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.797 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.840 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.896 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.981 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.175 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.566 | 
     | axi_master/U976                         | A v -> Y ^                     | INVX8   | 0.377 | 0.273 |   3.029 |    1.839 | 
     | axi_master/U3058                        | S ^ -> Y v                     | MUX2X1  | 0.250 | 0.607 |   3.636 |    2.445 | 
     |                                         | \memif_pdfifo0.f0_wdata [47] v |         | 0.250 | 0.005 |   3.640 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [25]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.639
= Slack Time                   -1.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.189 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.005 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.766 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.514 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.251 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |   -0.002 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.274 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.412 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.492 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.693 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.785 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.916 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.981 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.160 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.328 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.496 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.845 | 
     | axi_master/U2710                        | S ^ -> Y v                     | MUX2X1  | 0.339 | 0.586 |   3.620 |    2.431 | 
     |                                         | \memif_pdfifo2.f0_wdata [25] v |         | 0.339 | 0.019 |   3.639 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [35]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.637
= Slack Time                   -1.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.187 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.002 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.764 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.511 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.248 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.001 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.277 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.415 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.494 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.695 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.788 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.919 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.984 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.162 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.330 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.499 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.847 | 
     | axi_master/U2730                        | S ^ -> Y v                     | MUX2X1  | 0.218 | 0.600 |   3.634 |    2.447 | 
     |                                         | \memif_pdfifo2.f0_wdata [35] v |         | 0.218 | 0.003 |   3.637 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [62]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.635
= Slack Time                   -1.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.185 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.001 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.762 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.509 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.246 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.003 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.279 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.417 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.496 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.697 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.790 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.921 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.986 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.164 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.332 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.500 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.849 | 
     | axi_master/U2784                        | S ^ -> Y v                     | MUX2X1  | 0.214 | 0.597 |   3.631 |    2.446 | 
     |                                         | \memif_pdfifo2.f0_wdata [62] v |         | 0.214 | 0.004 |   3.635 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [45]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.635
= Slack Time                   -1.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.185 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.001 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.762 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.509 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.246 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.003 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.279 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.417 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.496 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.697 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.790 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.921 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.986 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.164 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.332 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.500 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.849 | 
     | axi_master/U2750                        | S ^ -> Y v                     | MUX2X1  | 0.234 | 0.596 |   3.630 |    2.445 | 
     |                                         | \memif_pdfifo2.f0_wdata [45] v |         | 0.234 | 0.005 |   3.635 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [61]               (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.633
= Slack Time                   -1.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.183 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.999 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.756 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.502 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.231 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |    0.011 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.372 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.493 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.633 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.804 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.847 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.904 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.989 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.183 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.573 | 
     | axi_master/U564                         | A v -> Y ^                     | INVX8   | 0.355 | 0.279 |   3.035 |    1.852 | 
     | axi_master/U3086                        | S ^ -> Y ^                     | MUX2X1  | 0.441 | 0.583 |   3.617 |    2.434 | 
     |                                         | \memif_pdfifo0.f0_wdata [61] ^ |         | 0.441 | 0.016 |   3.633 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [34]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.632
= Slack Time                   -1.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.182 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.998 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.759 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.506 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.243 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.006 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.282 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.420 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.499 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.700 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.793 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.924 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.989 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.167 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.335 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.503 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.852 | 
     | axi_master/U2728                        | S ^ -> Y v                     | MUX2X1  | 0.226 | 0.595 |   3.629 |    2.447 | 
     |                                         | \memif_pdfifo2.f0_wdata [34] v |         | 0.226 | 0.003 |   3.632 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [38]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.630
= Slack Time                   -1.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.180 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.995 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.756 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.504 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.241 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.008 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.284 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.422 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.502 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.703 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.795 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.926 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.991 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.169 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.337 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.506 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.855 | 
     | axi_master/U2736                        | S ^ -> Y v                     | MUX2X1  | 0.210 | 0.592 |   3.626 |    2.447 | 
     |                                         | \memif_pdfifo2.f0_wdata [38] v |         | 0.210 | 0.003 |   3.630 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [37]               (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.629
= Slack Time                   -1.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.179 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.994 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.752 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.498 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.227 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |    0.015 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.376 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.498 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.637 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.809 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.852 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.908 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    0.993 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.187 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.577 | 
     | axi_master/U564                         | A v -> Y ^                     | INVX8   | 0.355 | 0.279 |   3.035 |    1.856 | 
     | axi_master/U3038                        | S ^ -> Y ^                     | MUX2X1  | 0.430 | 0.577 |   3.612 |    2.433 | 
     |                                         | \memif_pdfifo0.f0_wdata [37] ^ |         | 0.430 | 0.017 |   3.629 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [44]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.628
= Slack Time                   -1.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.178 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.994 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.755 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.502 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.239 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.010 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.286 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.424 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.503 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.704 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.797 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.928 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.993 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.171 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.339 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.507 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.856 | 
     | axi_master/U2748                        | S ^ -> Y v                     | MUX2X1  | 0.203 | 0.590 |   3.624 |    2.447 | 
     |                                         | \memif_pdfifo2.f0_wdata [44] v |         | 0.203 | 0.003 |   3.628 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [32]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.626
= Slack Time                   -1.176
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.176 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.991 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.753 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.500 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.237 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.012 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.288 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.426 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.505 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.707 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.799 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.930 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    0.995 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.173 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.341 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.510 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.859 | 
     | axi_master/U2724                        | S ^ -> Y v                     | MUX2X1  | 0.198 | 0.590 |   3.624 |    2.448 | 
     |                                         | \memif_pdfifo2.f0_wdata [32] v |         | 0.198 | 0.002 |   3.626 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [33]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.620
= Slack Time                   -1.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.170 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.985 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.747 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.494 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.231 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.018 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.294 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.432 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.512 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.713 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.805 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.936 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.001 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.179 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.347 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.516 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.865 | 
     | axi_master/U2726                        | S ^ -> Y v                     | MUX2X1  | 0.211 | 0.583 |   3.618 |    2.448 | 
     |                                         | \memif_pdfifo2.f0_wdata [33] v |         | 0.211 | 0.002 |   3.620 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [60]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.620
= Slack Time                   -1.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.170 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.985 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.747 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.494 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.231 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.018 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.294 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.432 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.512 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.713 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.805 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.936 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.001 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.179 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.347 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.516 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.865 | 
     | axi_master/U2780                        | S ^ -> Y v                     | MUX2X1  | 0.197 | 0.583 |   3.617 |    2.447 | 
     |                                         | \memif_pdfifo2.f0_wdata [60] v |         | 0.197 | 0.003 |   3.620 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [39]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.616
= Slack Time                   -1.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.166 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.982 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.743 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.491 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.227 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.022 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.298 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.436 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.515 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.716 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.809 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.939 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.004 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.183 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.351 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.519 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.868 | 
     | axi_master/U2738                        | S ^ -> Y v                     | MUX2X1  | 0.181 | 0.581 |   3.615 |    2.449 | 
     |                                         | \memif_pdfifo2.f0_wdata [39] v |         | 0.181 | 0.001 |   3.616 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [43]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.610
= Slack Time                   -1.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.160 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.976 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.737 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.485 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.222 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.027 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.303 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.441 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.521 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.722 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.814 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.945 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.010 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.189 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.357 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.525 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.874 | 
     | axi_master/U2746                        | S ^ -> Y v                     | MUX2X1  | 0.234 | 0.574 |   3.608 |    2.447 | 
     |                                         | \memif_pdfifo2.f0_wdata [43] v |         | 0.234 | 0.003 |   3.610 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [50]               (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.609
= Slack Time                   -1.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.159 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.974 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.732 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.478 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.207 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |    0.035 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.396 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.518 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.657 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.829 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.871 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.928 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    1.013 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.207 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.597 | 
     | axi_master/U564                         | A v -> Y ^                     | INVX8   | 0.355 | 0.279 |   3.035 |    1.876 | 
     | axi_master/U3064                        | S ^ -> Y ^                     | MUX2X1  | 0.418 | 0.563 |   3.598 |    2.439 | 
     |                                         | \memif_pdfifo0.f0_wdata [50] ^ |         | 0.418 | 0.011 |   3.609 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [52]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.606
= Slack Time                   -1.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.156 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.972 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.733 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.481 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.218 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.031 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.307 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.445 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.525 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.726 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.818 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.949 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.014 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.193 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.361 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.529 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.878 | 
     | axi_master/U2764                        | S ^ -> Y v                     | MUX2X1  | 0.154 | 0.572 |   3.606 |    2.450 | 
     |                                         | \memif_pdfifo2.f0_wdata [52] v |         | 0.154 | 0.000 |   3.606 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [57]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.606
= Slack Time                   -1.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.156 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.972 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.733 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.481 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.218 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.032 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.308 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.445 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.525 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.726 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.818 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.949 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.014 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.193 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.361 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.529 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.878 | 
     | axi_master/U2774                        | S ^ -> Y v                     | MUX2X1  | 0.176 | 0.572 |   3.606 |    2.449 | 
     |                                         | \memif_pdfifo2.f0_wdata [57] v |         | 0.176 | 0.001 |   3.606 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [36]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.606
= Slack Time                   -1.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.156 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.972 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.733 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.480 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.217 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.032 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.308 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.446 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.525 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.726 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.819 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.950 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.015 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.193 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.361 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.529 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.878 | 
     | axi_master/U2732                        | S ^ -> Y v                     | MUX2X1  | 0.169 | 0.571 |   3.605 |    2.449 | 
     |                                         | \memif_pdfifo2.f0_wdata [36] v |         | 0.169 | 0.001 |   3.606 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62]               (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.604
= Slack Time                   -1.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.154 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.970 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.727 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.473 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.203 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |    0.040 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.401 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.522 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.662 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.833 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.876 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.933 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    1.017 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.211 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.602 | 
     | axi_master/U564                         | A v -> Y ^                     | INVX8   | 0.355 | 0.279 |   3.035 |    1.880 | 
     | axi_master/U3088                        | S ^ -> Y ^                     | MUX2X1  | 0.415 | 0.555 |   3.590 |    2.435 | 
     |                                         | \memif_pdfifo0.f0_wdata [62] ^ |         | 0.415 | 0.015 |   3.604 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [46]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.604
= Slack Time                   -1.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.154 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.969 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.731 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.478 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.215 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.034 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.310 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.448 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.527 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.728 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.821 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.952 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.017 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.195 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.363 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.532 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.880 | 
     | axi_master/U2752                        | S ^ -> Y v                     | MUX2X1  | 0.163 | 0.569 |   3.603 |    2.450 | 
     |                                         | \memif_pdfifo2.f0_wdata [46] v |         | 0.163 | 0.000 |   3.604 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [53]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.602
= Slack Time                   -1.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.152 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.968 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.729 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.476 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.213 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.036 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.312 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.450 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.529 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.730 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.823 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.954 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.019 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.197 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.365 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.533 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.882 | 
     | axi_master/U2766                        | S ^ -> Y v                     | MUX2X1  | 0.159 | 0.567 |   3.602 |    2.450 | 
     |                                         | \memif_pdfifo2.f0_wdata [53] v |         | 0.159 | 0.000 |   3.602 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [50]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.601
= Slack Time                   -1.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.151 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.966 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.727 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.475 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.212 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.037 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.313 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.451 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.531 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.732 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.824 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.955 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.020 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.198 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.366 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.535 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.884 | 
     | axi_master/U2760                        | S ^ -> Y v                     | MUX2X1  | 0.146 | 0.566 |   3.600 |    2.450 | 
     |                                         | \memif_pdfifo2.f0_wdata [50] v |         | 0.146 | 0.000 |   3.601 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [51]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.599
= Slack Time                   -1.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.149 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.965 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.726 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.474 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.211 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.038 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.314 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.452 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.532 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.733 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.825 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.956 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.021 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.200 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.368 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.536 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.885 | 
     | axi_master/U2762                        | S ^ -> Y v                     | MUX2X1  | 0.152 | 0.565 |   3.599 |    2.450 | 
     |                                         | \memif_pdfifo2.f0_wdata [51] v |         | 0.152 | 0.000 |   3.599 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [44]               (^) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.599
= Slack Time                   -1.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.149 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.965 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.722 | 
     | FECTS_clks_clk___L3_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.468 | 
     | FECTS_clks_clk___L4_I26                 | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.198 | 
     | FECTS_clks_clk___L5_I138                | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.242 |   1.194 |    0.045 | 
     | axi_master/\pkt0_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.177 | 0.361 |   1.555 |    0.406 | 
     | axi_master/U973                         | A ^ -> Y v                     | NOR2X1  | 0.101 | 0.121 |   1.676 |    0.527 | 
     | axi_master/U423                         | B v -> Y ^                     | NAND3X1 | 0.139 | 0.139 |   1.816 |    0.667 | 
     | axi_master/U422                         | B ^ -> Y ^                     | OR2X2   | 0.089 | 0.171 |   1.987 |    0.838 | 
     | axi_master/U28                          | A ^ -> Y v                     | INVX2   | 0.042 | 0.043 |   2.030 |    0.881 | 
     | axi_master/U418                         | B v -> Y ^                     | NOR2X1  | 0.056 | 0.057 |   2.087 |    0.938 | 
     | axi_master/U498                         | A ^ -> Y ^                     | AND2X2  | 0.051 | 0.085 |   2.171 |    1.022 | 
     | axi_master/FE_PSC100_n1685              | A ^ -> Y ^                     | BUFX4   | 0.200 | 0.194 |   2.365 |    1.216 | 
     | axi_master/U975                         | A ^ -> Y v                     | INVX1   | 0.402 | 0.390 |   2.756 |    1.607 | 
     | axi_master/U564                         | A v -> Y ^                     | INVX8   | 0.355 | 0.279 |   3.035 |    1.885 | 
     | axi_master/U3052                        | S ^ -> Y ^                     | MUX2X1  | 0.391 | 0.553 |   3.587 |    2.438 | 
     |                                         | \memif_pdfifo0.f0_wdata [44] ^ |         | 0.391 | 0.012 |   3.599 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [40]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.598
= Slack Time                   -1.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.148 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.964 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.725 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.473 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.209 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.040 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.316 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.454 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.533 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.734 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.827 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.957 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.022 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.201 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.369 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.537 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.886 | 
     | axi_master/U2740                        | S ^ -> Y v                     | MUX2X1  | 0.168 | 0.564 |   3.598 |    2.450 | 
     |                                         | \memif_pdfifo2.f0_wdata [40] v |         | 0.168 | 0.000 |   3.598 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [47]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.598
= Slack Time                   -1.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.148 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.964 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.725 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.472 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.209 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.040 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.316 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.454 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.533 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.734 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.827 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.958 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.023 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.201 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.369 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.537 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.886 | 
     | axi_master/U2754                        | S ^ -> Y v                     | MUX2X1  | 0.150 | 0.564 |   3.598 |    2.450 | 
     |                                         | \memif_pdfifo2.f0_wdata [47] v |         | 0.150 | 0.000 |   3.598 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [41]               (v) checked with  
leading edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/depth_left_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.596
= Slack Time                   -1.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.146 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.961 | 
     | FECTS_clks_clk___L2_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.723 | 
     | FECTS_clks_clk___L3_I0                  | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.470 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.263 |   0.939 |   -0.207 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^                     | CLKBUF1 | 0.161 | 0.249 |   1.188 |    0.042 | 
     | axi_master/\pkt2_fifo/depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.276 |   1.464 |    0.318 | 
     | axi_master/FE_PSC92_pkt2_fifo_n7        | A ^ -> Y ^                     | BUFX4   | 0.091 | 0.138 |   1.602 |    0.456 | 
     | axi_master/U904                         | A ^ -> Y v                     | NOR2X1  | 0.068 | 0.079 |   1.681 |    0.535 | 
     | axi_master/U907                         | B v -> Y ^                     | NAND3X1 | 0.239 | 0.201 |   1.882 |    0.736 | 
     | axi_master/U517                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.093 |   1.975 |    0.829 | 
     | axi_master/U514                         | A v -> Y ^                     | NAND3X1 | 0.114 | 0.131 |   2.106 |    0.960 | 
     | axi_master/U550                         | B ^ -> Y v                     | NAND3X1 | 0.080 | 0.065 |   2.171 |    1.025 | 
     | axi_master/FE_PSC124_n1428              | A v -> Y v                     | BUFX4   | 0.133 | 0.178 |   2.349 |    1.203 | 
     | axi_master/U397                         | A v -> Y ^                     | INVX2   | 0.150 | 0.168 |   2.517 |    1.371 | 
     | axi_master/U909                         | A ^ -> Y v                     | INVX1   | 0.156 | 0.168 |   2.685 |    1.539 | 
     | axi_master/U2272                        | A v -> Y ^                     | INVX8   | 0.681 | 0.349 |   3.034 |    1.888 | 
     | axi_master/U2742                        | S ^ -> Y v                     | MUX2X1  | 0.162 | 0.562 |   3.596 |    2.450 | 
     |                                         | \memif_pdfifo2.f0_wdata [41] v |         | 0.162 | 0.000 |   3.596 |    2.450 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

