Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b0b23f20ee1547669e4c4a5b59a4016d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPL_tb_behav xil_defaultlib.testPL_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/Git/fpgaLearning/YeHuo/vivado2018/testPL/testPL/testPL.srcs/sources_1/new/testPL.v" Line 1. Module led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.testPL_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPL_tb_behav
