
*** Running vivado
    with args -log fmchc_python1300c_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fmchc_python1300c_clk_wiz_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fmchc_python1300c_clk_wiz_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 246.289 ; gain = 35.145
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:53 . Memory (MB): peak = 351.402 ; gain = 140.258
INFO: [Synth 8-638] synthesizing module 'fmchc_python1300c_clk_wiz_0_0' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_clk_wiz_0_0/fmchc_python1300c_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'fmchc_python1300c_clk_wiz_0_0_clk_wiz' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_clk_wiz_0_0/fmchc_python1300c_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'fmchc_python1300c_clk_wiz_0_0_clk_wiz' (4#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_clk_wiz_0_0/fmchc_python1300c_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'fmchc_python1300c_clk_wiz_0_0' (5#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_clk_wiz_0_0/fmchc_python1300c_clk_wiz_0_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 389.133 ; gain = 177.988
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 389.133 ; gain = 177.988
INFO: [Device 21-403] Loading part xc7z030sbg485-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 637.527 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 637.527 ; gain = 426.383
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 637.527 ; gain = 426.383
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 637.527 ; gain = 426.383
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:25 . Memory (MB): peak = 637.527 ; gain = 426.383
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:26 . Memory (MB): peak = 637.527 ; gain = 426.383
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:42 . Memory (MB): peak = 654.512 ; gain = 443.367
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:42 . Memory (MB): peak = 654.512 ; gain = 443.367
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:43 . Memory (MB): peak = 664.191 ; gain = 453.047
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:43 . Memory (MB): peak = 664.191 ; gain = 453.047
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:43 . Memory (MB): peak = 664.191 ; gain = 453.047
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:43 . Memory (MB): peak = 664.191 ; gain = 453.047
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:43 . Memory (MB): peak = 664.191 ; gain = 453.047
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:43 . Memory (MB): peak = 664.191 ; gain = 453.047
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:43 . Memory (MB): peak = 664.191 ; gain = 453.047

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:43 . Memory (MB): peak = 664.191 ; gain = 453.047
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.082 ; gain = 361.031
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:11 . Memory (MB): peak = 1056.438 ; gain = 786.129
