#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_DelSig_Ext_CP_Clk */
#define ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_DelSig_theACLK */
#define ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_theACLK__INDEX 0x00u
#define ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_theACLK__PM_STBY_MSK 0x01u

/* Pyrano_DOWN_Neg */
#define Pyrano_DOWN_Neg__0__MASK 0x10u
#define Pyrano_DOWN_Neg__0__PC CYREG_PRT2_PC4
#define Pyrano_DOWN_Neg__0__PORT 2u
#define Pyrano_DOWN_Neg__0__SHIFT 4
#define Pyrano_DOWN_Neg__AG CYREG_PRT2_AG
#define Pyrano_DOWN_Neg__AMUX CYREG_PRT2_AMUX
#define Pyrano_DOWN_Neg__BIE CYREG_PRT2_BIE
#define Pyrano_DOWN_Neg__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pyrano_DOWN_Neg__BYP CYREG_PRT2_BYP
#define Pyrano_DOWN_Neg__CTL CYREG_PRT2_CTL
#define Pyrano_DOWN_Neg__DM0 CYREG_PRT2_DM0
#define Pyrano_DOWN_Neg__DM1 CYREG_PRT2_DM1
#define Pyrano_DOWN_Neg__DM2 CYREG_PRT2_DM2
#define Pyrano_DOWN_Neg__DR CYREG_PRT2_DR
#define Pyrano_DOWN_Neg__INP_DIS CYREG_PRT2_INP_DIS
#define Pyrano_DOWN_Neg__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pyrano_DOWN_Neg__LCD_EN CYREG_PRT2_LCD_EN
#define Pyrano_DOWN_Neg__MASK 0x10u
#define Pyrano_DOWN_Neg__PORT 2u
#define Pyrano_DOWN_Neg__PRT CYREG_PRT2_PRT
#define Pyrano_DOWN_Neg__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pyrano_DOWN_Neg__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pyrano_DOWN_Neg__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pyrano_DOWN_Neg__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pyrano_DOWN_Neg__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pyrano_DOWN_Neg__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pyrano_DOWN_Neg__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pyrano_DOWN_Neg__PS CYREG_PRT2_PS
#define Pyrano_DOWN_Neg__SHIFT 4
#define Pyrano_DOWN_Neg__SLW CYREG_PRT2_SLW

/* Pyrano_DOWN_Pos */
#define Pyrano_DOWN_Pos__0__MASK 0x20u
#define Pyrano_DOWN_Pos__0__PC CYREG_PRT2_PC5
#define Pyrano_DOWN_Pos__0__PORT 2u
#define Pyrano_DOWN_Pos__0__SHIFT 5
#define Pyrano_DOWN_Pos__AG CYREG_PRT2_AG
#define Pyrano_DOWN_Pos__AMUX CYREG_PRT2_AMUX
#define Pyrano_DOWN_Pos__BIE CYREG_PRT2_BIE
#define Pyrano_DOWN_Pos__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pyrano_DOWN_Pos__BYP CYREG_PRT2_BYP
#define Pyrano_DOWN_Pos__CTL CYREG_PRT2_CTL
#define Pyrano_DOWN_Pos__DM0 CYREG_PRT2_DM0
#define Pyrano_DOWN_Pos__DM1 CYREG_PRT2_DM1
#define Pyrano_DOWN_Pos__DM2 CYREG_PRT2_DM2
#define Pyrano_DOWN_Pos__DR CYREG_PRT2_DR
#define Pyrano_DOWN_Pos__INP_DIS CYREG_PRT2_INP_DIS
#define Pyrano_DOWN_Pos__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pyrano_DOWN_Pos__LCD_EN CYREG_PRT2_LCD_EN
#define Pyrano_DOWN_Pos__MASK 0x20u
#define Pyrano_DOWN_Pos__PORT 2u
#define Pyrano_DOWN_Pos__PRT CYREG_PRT2_PRT
#define Pyrano_DOWN_Pos__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pyrano_DOWN_Pos__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pyrano_DOWN_Pos__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pyrano_DOWN_Pos__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pyrano_DOWN_Pos__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pyrano_DOWN_Pos__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pyrano_DOWN_Pos__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pyrano_DOWN_Pos__PS CYREG_PRT2_PS
#define Pyrano_DOWN_Pos__SHIFT 5
#define Pyrano_DOWN_Pos__SLW CYREG_PRT2_SLW

/* Pyrgeo_DOWN_Neg */
#define Pyrgeo_DOWN_Neg__0__MASK 0x01u
#define Pyrgeo_DOWN_Neg__0__PC CYREG_PRT2_PC0
#define Pyrgeo_DOWN_Neg__0__PORT 2u
#define Pyrgeo_DOWN_Neg__0__SHIFT 0
#define Pyrgeo_DOWN_Neg__AG CYREG_PRT2_AG
#define Pyrgeo_DOWN_Neg__AMUX CYREG_PRT2_AMUX
#define Pyrgeo_DOWN_Neg__BIE CYREG_PRT2_BIE
#define Pyrgeo_DOWN_Neg__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pyrgeo_DOWN_Neg__BYP CYREG_PRT2_BYP
#define Pyrgeo_DOWN_Neg__CTL CYREG_PRT2_CTL
#define Pyrgeo_DOWN_Neg__DM0 CYREG_PRT2_DM0
#define Pyrgeo_DOWN_Neg__DM1 CYREG_PRT2_DM1
#define Pyrgeo_DOWN_Neg__DM2 CYREG_PRT2_DM2
#define Pyrgeo_DOWN_Neg__DR CYREG_PRT2_DR
#define Pyrgeo_DOWN_Neg__INP_DIS CYREG_PRT2_INP_DIS
#define Pyrgeo_DOWN_Neg__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pyrgeo_DOWN_Neg__LCD_EN CYREG_PRT2_LCD_EN
#define Pyrgeo_DOWN_Neg__MASK 0x01u
#define Pyrgeo_DOWN_Neg__PORT 2u
#define Pyrgeo_DOWN_Neg__PRT CYREG_PRT2_PRT
#define Pyrgeo_DOWN_Neg__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pyrgeo_DOWN_Neg__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pyrgeo_DOWN_Neg__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pyrgeo_DOWN_Neg__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pyrgeo_DOWN_Neg__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pyrgeo_DOWN_Neg__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pyrgeo_DOWN_Neg__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pyrgeo_DOWN_Neg__PS CYREG_PRT2_PS
#define Pyrgeo_DOWN_Neg__SHIFT 0
#define Pyrgeo_DOWN_Neg__SLW CYREG_PRT2_SLW

/* Pyrgeo_DOWN_Pos */
#define Pyrgeo_DOWN_Pos__0__MASK 0x02u
#define Pyrgeo_DOWN_Pos__0__PC CYREG_PRT2_PC1
#define Pyrgeo_DOWN_Pos__0__PORT 2u
#define Pyrgeo_DOWN_Pos__0__SHIFT 1
#define Pyrgeo_DOWN_Pos__AG CYREG_PRT2_AG
#define Pyrgeo_DOWN_Pos__AMUX CYREG_PRT2_AMUX
#define Pyrgeo_DOWN_Pos__BIE CYREG_PRT2_BIE
#define Pyrgeo_DOWN_Pos__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pyrgeo_DOWN_Pos__BYP CYREG_PRT2_BYP
#define Pyrgeo_DOWN_Pos__CTL CYREG_PRT2_CTL
#define Pyrgeo_DOWN_Pos__DM0 CYREG_PRT2_DM0
#define Pyrgeo_DOWN_Pos__DM1 CYREG_PRT2_DM1
#define Pyrgeo_DOWN_Pos__DM2 CYREG_PRT2_DM2
#define Pyrgeo_DOWN_Pos__DR CYREG_PRT2_DR
#define Pyrgeo_DOWN_Pos__INP_DIS CYREG_PRT2_INP_DIS
#define Pyrgeo_DOWN_Pos__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pyrgeo_DOWN_Pos__LCD_EN CYREG_PRT2_LCD_EN
#define Pyrgeo_DOWN_Pos__MASK 0x02u
#define Pyrgeo_DOWN_Pos__PORT 2u
#define Pyrgeo_DOWN_Pos__PRT CYREG_PRT2_PRT
#define Pyrgeo_DOWN_Pos__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pyrgeo_DOWN_Pos__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pyrgeo_DOWN_Pos__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pyrgeo_DOWN_Pos__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pyrgeo_DOWN_Pos__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pyrgeo_DOWN_Pos__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pyrgeo_DOWN_Pos__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pyrgeo_DOWN_Pos__PS CYREG_PRT2_PS
#define Pyrgeo_DOWN_Pos__SHIFT 1
#define Pyrgeo_DOWN_Pos__SLW CYREG_PRT2_SLW

/* ADC_DelSig_DEC */
#define ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_DSM */
#define ADC_DelSig_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_IRQ */
#define ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PT100_Ref_Neg */
#define PT100_Ref_Neg__0__MASK 0x04u
#define PT100_Ref_Neg__0__PC CYREG_PRT0_PC2
#define PT100_Ref_Neg__0__PORT 0u
#define PT100_Ref_Neg__0__SHIFT 2
#define PT100_Ref_Neg__AG CYREG_PRT0_AG
#define PT100_Ref_Neg__AMUX CYREG_PRT0_AMUX
#define PT100_Ref_Neg__BIE CYREG_PRT0_BIE
#define PT100_Ref_Neg__BIT_MASK CYREG_PRT0_BIT_MASK
#define PT100_Ref_Neg__BYP CYREG_PRT0_BYP
#define PT100_Ref_Neg__CTL CYREG_PRT0_CTL
#define PT100_Ref_Neg__DM0 CYREG_PRT0_DM0
#define PT100_Ref_Neg__DM1 CYREG_PRT0_DM1
#define PT100_Ref_Neg__DM2 CYREG_PRT0_DM2
#define PT100_Ref_Neg__DR CYREG_PRT0_DR
#define PT100_Ref_Neg__INP_DIS CYREG_PRT0_INP_DIS
#define PT100_Ref_Neg__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PT100_Ref_Neg__LCD_EN CYREG_PRT0_LCD_EN
#define PT100_Ref_Neg__MASK 0x04u
#define PT100_Ref_Neg__PORT 0u
#define PT100_Ref_Neg__PRT CYREG_PRT0_PRT
#define PT100_Ref_Neg__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PT100_Ref_Neg__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PT100_Ref_Neg__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PT100_Ref_Neg__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PT100_Ref_Neg__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PT100_Ref_Neg__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PT100_Ref_Neg__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PT100_Ref_Neg__PS CYREG_PRT0_PS
#define PT100_Ref_Neg__SHIFT 2
#define PT100_Ref_Neg__SLW CYREG_PRT0_SLW

/* PT100_Ref_Pos */
#define PT100_Ref_Pos__0__MASK 0x01u
#define PT100_Ref_Pos__0__PC CYREG_PRT0_PC0
#define PT100_Ref_Pos__0__PORT 0u
#define PT100_Ref_Pos__0__SHIFT 0
#define PT100_Ref_Pos__AG CYREG_PRT0_AG
#define PT100_Ref_Pos__AMUX CYREG_PRT0_AMUX
#define PT100_Ref_Pos__BIE CYREG_PRT0_BIE
#define PT100_Ref_Pos__BIT_MASK CYREG_PRT0_BIT_MASK
#define PT100_Ref_Pos__BYP CYREG_PRT0_BYP
#define PT100_Ref_Pos__CTL CYREG_PRT0_CTL
#define PT100_Ref_Pos__DM0 CYREG_PRT0_DM0
#define PT100_Ref_Pos__DM1 CYREG_PRT0_DM1
#define PT100_Ref_Pos__DM2 CYREG_PRT0_DM2
#define PT100_Ref_Pos__DR CYREG_PRT0_DR
#define PT100_Ref_Pos__INP_DIS CYREG_PRT0_INP_DIS
#define PT100_Ref_Pos__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PT100_Ref_Pos__LCD_EN CYREG_PRT0_LCD_EN
#define PT100_Ref_Pos__MASK 0x01u
#define PT100_Ref_Pos__PORT 0u
#define PT100_Ref_Pos__PRT CYREG_PRT0_PRT
#define PT100_Ref_Pos__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PT100_Ref_Pos__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PT100_Ref_Pos__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PT100_Ref_Pos__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PT100_Ref_Pos__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PT100_Ref_Pos__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PT100_Ref_Pos__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PT100_Ref_Pos__PS CYREG_PRT0_PS
#define PT100_Ref_Pos__SHIFT 0
#define PT100_Ref_Pos__SLW CYREG_PRT0_SLW

/* Pyrano_UP_Neg */
#define Pyrano_UP_Neg__0__MASK 0x40u
#define Pyrano_UP_Neg__0__PC CYREG_PRT2_PC6
#define Pyrano_UP_Neg__0__PORT 2u
#define Pyrano_UP_Neg__0__SHIFT 6
#define Pyrano_UP_Neg__AG CYREG_PRT2_AG
#define Pyrano_UP_Neg__AMUX CYREG_PRT2_AMUX
#define Pyrano_UP_Neg__BIE CYREG_PRT2_BIE
#define Pyrano_UP_Neg__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pyrano_UP_Neg__BYP CYREG_PRT2_BYP
#define Pyrano_UP_Neg__CTL CYREG_PRT2_CTL
#define Pyrano_UP_Neg__DM0 CYREG_PRT2_DM0
#define Pyrano_UP_Neg__DM1 CYREG_PRT2_DM1
#define Pyrano_UP_Neg__DM2 CYREG_PRT2_DM2
#define Pyrano_UP_Neg__DR CYREG_PRT2_DR
#define Pyrano_UP_Neg__INP_DIS CYREG_PRT2_INP_DIS
#define Pyrano_UP_Neg__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pyrano_UP_Neg__LCD_EN CYREG_PRT2_LCD_EN
#define Pyrano_UP_Neg__MASK 0x40u
#define Pyrano_UP_Neg__PORT 2u
#define Pyrano_UP_Neg__PRT CYREG_PRT2_PRT
#define Pyrano_UP_Neg__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pyrano_UP_Neg__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pyrano_UP_Neg__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pyrano_UP_Neg__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pyrano_UP_Neg__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pyrano_UP_Neg__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pyrano_UP_Neg__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pyrano_UP_Neg__PS CYREG_PRT2_PS
#define Pyrano_UP_Neg__SHIFT 6
#define Pyrano_UP_Neg__SLW CYREG_PRT2_SLW

/* Pyrano_UP_Pos */
#define Pyrano_UP_Pos__0__MASK 0x80u
#define Pyrano_UP_Pos__0__PC CYREG_PRT2_PC7
#define Pyrano_UP_Pos__0__PORT 2u
#define Pyrano_UP_Pos__0__SHIFT 7
#define Pyrano_UP_Pos__AG CYREG_PRT2_AG
#define Pyrano_UP_Pos__AMUX CYREG_PRT2_AMUX
#define Pyrano_UP_Pos__BIE CYREG_PRT2_BIE
#define Pyrano_UP_Pos__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pyrano_UP_Pos__BYP CYREG_PRT2_BYP
#define Pyrano_UP_Pos__CTL CYREG_PRT2_CTL
#define Pyrano_UP_Pos__DM0 CYREG_PRT2_DM0
#define Pyrano_UP_Pos__DM1 CYREG_PRT2_DM1
#define Pyrano_UP_Pos__DM2 CYREG_PRT2_DM2
#define Pyrano_UP_Pos__DR CYREG_PRT2_DR
#define Pyrano_UP_Pos__INP_DIS CYREG_PRT2_INP_DIS
#define Pyrano_UP_Pos__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pyrano_UP_Pos__LCD_EN CYREG_PRT2_LCD_EN
#define Pyrano_UP_Pos__MASK 0x80u
#define Pyrano_UP_Pos__PORT 2u
#define Pyrano_UP_Pos__PRT CYREG_PRT2_PRT
#define Pyrano_UP_Pos__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pyrano_UP_Pos__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pyrano_UP_Pos__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pyrano_UP_Pos__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pyrano_UP_Pos__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pyrano_UP_Pos__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pyrano_UP_Pos__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pyrano_UP_Pos__PS CYREG_PRT2_PS
#define Pyrano_UP_Pos__SHIFT 7
#define Pyrano_UP_Pos__SLW CYREG_PRT2_SLW

/* Pyrgeo_UP_Neg */
#define Pyrgeo_UP_Neg__0__MASK 0x04u
#define Pyrgeo_UP_Neg__0__PC CYREG_PRT2_PC2
#define Pyrgeo_UP_Neg__0__PORT 2u
#define Pyrgeo_UP_Neg__0__SHIFT 2
#define Pyrgeo_UP_Neg__AG CYREG_PRT2_AG
#define Pyrgeo_UP_Neg__AMUX CYREG_PRT2_AMUX
#define Pyrgeo_UP_Neg__BIE CYREG_PRT2_BIE
#define Pyrgeo_UP_Neg__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pyrgeo_UP_Neg__BYP CYREG_PRT2_BYP
#define Pyrgeo_UP_Neg__CTL CYREG_PRT2_CTL
#define Pyrgeo_UP_Neg__DM0 CYREG_PRT2_DM0
#define Pyrgeo_UP_Neg__DM1 CYREG_PRT2_DM1
#define Pyrgeo_UP_Neg__DM2 CYREG_PRT2_DM2
#define Pyrgeo_UP_Neg__DR CYREG_PRT2_DR
#define Pyrgeo_UP_Neg__INP_DIS CYREG_PRT2_INP_DIS
#define Pyrgeo_UP_Neg__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pyrgeo_UP_Neg__LCD_EN CYREG_PRT2_LCD_EN
#define Pyrgeo_UP_Neg__MASK 0x04u
#define Pyrgeo_UP_Neg__PORT 2u
#define Pyrgeo_UP_Neg__PRT CYREG_PRT2_PRT
#define Pyrgeo_UP_Neg__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pyrgeo_UP_Neg__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pyrgeo_UP_Neg__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pyrgeo_UP_Neg__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pyrgeo_UP_Neg__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pyrgeo_UP_Neg__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pyrgeo_UP_Neg__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pyrgeo_UP_Neg__PS CYREG_PRT2_PS
#define Pyrgeo_UP_Neg__SHIFT 2
#define Pyrgeo_UP_Neg__SLW CYREG_PRT2_SLW

/* Pyrgeo_UP_Pos */
#define Pyrgeo_UP_Pos__0__MASK 0x08u
#define Pyrgeo_UP_Pos__0__PC CYREG_PRT2_PC3
#define Pyrgeo_UP_Pos__0__PORT 2u
#define Pyrgeo_UP_Pos__0__SHIFT 3
#define Pyrgeo_UP_Pos__AG CYREG_PRT2_AG
#define Pyrgeo_UP_Pos__AMUX CYREG_PRT2_AMUX
#define Pyrgeo_UP_Pos__BIE CYREG_PRT2_BIE
#define Pyrgeo_UP_Pos__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pyrgeo_UP_Pos__BYP CYREG_PRT2_BYP
#define Pyrgeo_UP_Pos__CTL CYREG_PRT2_CTL
#define Pyrgeo_UP_Pos__DM0 CYREG_PRT2_DM0
#define Pyrgeo_UP_Pos__DM1 CYREG_PRT2_DM1
#define Pyrgeo_UP_Pos__DM2 CYREG_PRT2_DM2
#define Pyrgeo_UP_Pos__DR CYREG_PRT2_DR
#define Pyrgeo_UP_Pos__INP_DIS CYREG_PRT2_INP_DIS
#define Pyrgeo_UP_Pos__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pyrgeo_UP_Pos__LCD_EN CYREG_PRT2_LCD_EN
#define Pyrgeo_UP_Pos__MASK 0x08u
#define Pyrgeo_UP_Pos__PORT 2u
#define Pyrgeo_UP_Pos__PRT CYREG_PRT2_PRT
#define Pyrgeo_UP_Pos__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pyrgeo_UP_Pos__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pyrgeo_UP_Pos__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pyrgeo_UP_Pos__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pyrgeo_UP_Pos__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pyrgeo_UP_Pos__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pyrgeo_UP_Pos__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pyrgeo_UP_Pos__PS CYREG_PRT2_PS
#define Pyrgeo_UP_Pos__SHIFT 3
#define Pyrgeo_UP_Pos__SLW CYREG_PRT2_SLW

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* Vaisala_Temp */
#define Vaisala_Temp__0__MASK 0x20u
#define Vaisala_Temp__0__PC CYREG_IO_PC_PRT15_PC5
#define Vaisala_Temp__0__PORT 15u
#define Vaisala_Temp__0__SHIFT 5
#define Vaisala_Temp__AG CYREG_PRT15_AG
#define Vaisala_Temp__AMUX CYREG_PRT15_AMUX
#define Vaisala_Temp__BIE CYREG_PRT15_BIE
#define Vaisala_Temp__BIT_MASK CYREG_PRT15_BIT_MASK
#define Vaisala_Temp__BYP CYREG_PRT15_BYP
#define Vaisala_Temp__CTL CYREG_PRT15_CTL
#define Vaisala_Temp__DM0 CYREG_PRT15_DM0
#define Vaisala_Temp__DM1 CYREG_PRT15_DM1
#define Vaisala_Temp__DM2 CYREG_PRT15_DM2
#define Vaisala_Temp__DR CYREG_PRT15_DR
#define Vaisala_Temp__INP_DIS CYREG_PRT15_INP_DIS
#define Vaisala_Temp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Vaisala_Temp__LCD_EN CYREG_PRT15_LCD_EN
#define Vaisala_Temp__MASK 0x20u
#define Vaisala_Temp__PORT 15u
#define Vaisala_Temp__PRT CYREG_PRT15_PRT
#define Vaisala_Temp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Vaisala_Temp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Vaisala_Temp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Vaisala_Temp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Vaisala_Temp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Vaisala_Temp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Vaisala_Temp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Vaisala_Temp__PS CYREG_PRT15_PS
#define Vaisala_Temp__SHIFT 5
#define Vaisala_Temp__SLW CYREG_PRT15_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB09_ST
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1

/* Vaisala_RH */
#define Vaisala_RH__0__MASK 0x10u
#define Vaisala_RH__0__PC CYREG_IO_PC_PRT15_PC4
#define Vaisala_RH__0__PORT 15u
#define Vaisala_RH__0__SHIFT 4
#define Vaisala_RH__AG CYREG_PRT15_AG
#define Vaisala_RH__AMUX CYREG_PRT15_AMUX
#define Vaisala_RH__BIE CYREG_PRT15_BIE
#define Vaisala_RH__BIT_MASK CYREG_PRT15_BIT_MASK
#define Vaisala_RH__BYP CYREG_PRT15_BYP
#define Vaisala_RH__CTL CYREG_PRT15_CTL
#define Vaisala_RH__DM0 CYREG_PRT15_DM0
#define Vaisala_RH__DM1 CYREG_PRT15_DM1
#define Vaisala_RH__DM2 CYREG_PRT15_DM2
#define Vaisala_RH__DR CYREG_PRT15_DR
#define Vaisala_RH__INP_DIS CYREG_PRT15_INP_DIS
#define Vaisala_RH__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Vaisala_RH__LCD_EN CYREG_PRT15_LCD_EN
#define Vaisala_RH__MASK 0x10u
#define Vaisala_RH__PORT 15u
#define Vaisala_RH__PRT CYREG_PRT15_PRT
#define Vaisala_RH__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Vaisala_RH__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Vaisala_RH__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Vaisala_RH__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Vaisala_RH__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Vaisala_RH__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Vaisala_RH__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Vaisala_RH__PS CYREG_PRT15_PS
#define Vaisala_RH__SHIFT 4
#define Vaisala_RH__SLW CYREG_PRT15_SLW

/* PT100_Neg */
#define PT100_Neg__0__MASK 0x10u
#define PT100_Neg__0__PC CYREG_PRT0_PC4
#define PT100_Neg__0__PORT 0u
#define PT100_Neg__0__SHIFT 4
#define PT100_Neg__AG CYREG_PRT0_AG
#define PT100_Neg__AMUX CYREG_PRT0_AMUX
#define PT100_Neg__BIE CYREG_PRT0_BIE
#define PT100_Neg__BIT_MASK CYREG_PRT0_BIT_MASK
#define PT100_Neg__BYP CYREG_PRT0_BYP
#define PT100_Neg__CTL CYREG_PRT0_CTL
#define PT100_Neg__DM0 CYREG_PRT0_DM0
#define PT100_Neg__DM1 CYREG_PRT0_DM1
#define PT100_Neg__DM2 CYREG_PRT0_DM2
#define PT100_Neg__DR CYREG_PRT0_DR
#define PT100_Neg__INP_DIS CYREG_PRT0_INP_DIS
#define PT100_Neg__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PT100_Neg__LCD_EN CYREG_PRT0_LCD_EN
#define PT100_Neg__MASK 0x10u
#define PT100_Neg__PORT 0u
#define PT100_Neg__PRT CYREG_PRT0_PRT
#define PT100_Neg__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PT100_Neg__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PT100_Neg__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PT100_Neg__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PT100_Neg__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PT100_Neg__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PT100_Neg__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PT100_Neg__PS CYREG_PRT0_PS
#define PT100_Neg__SHIFT 4
#define PT100_Neg__SLW CYREG_PRT0_SLW

/* PT100_Pos */
#define PT100_Pos__0__MASK 0x08u
#define PT100_Pos__0__PC CYREG_PRT0_PC3
#define PT100_Pos__0__PORT 0u
#define PT100_Pos__0__SHIFT 3
#define PT100_Pos__AG CYREG_PRT0_AG
#define PT100_Pos__AMUX CYREG_PRT0_AMUX
#define PT100_Pos__BIE CYREG_PRT0_BIE
#define PT100_Pos__BIT_MASK CYREG_PRT0_BIT_MASK
#define PT100_Pos__BYP CYREG_PRT0_BYP
#define PT100_Pos__CTL CYREG_PRT0_CTL
#define PT100_Pos__DM0 CYREG_PRT0_DM0
#define PT100_Pos__DM1 CYREG_PRT0_DM1
#define PT100_Pos__DM2 CYREG_PRT0_DM2
#define PT100_Pos__DR CYREG_PRT0_DR
#define PT100_Pos__INP_DIS CYREG_PRT0_INP_DIS
#define PT100_Pos__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PT100_Pos__LCD_EN CYREG_PRT0_LCD_EN
#define PT100_Pos__MASK 0x08u
#define PT100_Pos__PORT 0u
#define PT100_Pos__PRT CYREG_PRT0_PRT
#define PT100_Pos__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PT100_Pos__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PT100_Pos__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PT100_Pos__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PT100_Pos__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PT100_Pos__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PT100_Pos__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PT100_Pos__PS CYREG_PRT0_PS
#define PT100_Pos__SHIFT 3
#define PT100_Pos__SLW CYREG_PRT0_SLW

/* NOAA_Rx */
#define NOAA_Rx__0__MASK 0x10u
#define NOAA_Rx__0__PC CYREG_PRT1_PC4
#define NOAA_Rx__0__PORT 1u
#define NOAA_Rx__0__SHIFT 4
#define NOAA_Rx__AG CYREG_PRT1_AG
#define NOAA_Rx__AMUX CYREG_PRT1_AMUX
#define NOAA_Rx__BIE CYREG_PRT1_BIE
#define NOAA_Rx__BIT_MASK CYREG_PRT1_BIT_MASK
#define NOAA_Rx__BYP CYREG_PRT1_BYP
#define NOAA_Rx__CTL CYREG_PRT1_CTL
#define NOAA_Rx__DM0 CYREG_PRT1_DM0
#define NOAA_Rx__DM1 CYREG_PRT1_DM1
#define NOAA_Rx__DM2 CYREG_PRT1_DM2
#define NOAA_Rx__DR CYREG_PRT1_DR
#define NOAA_Rx__INP_DIS CYREG_PRT1_INP_DIS
#define NOAA_Rx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define NOAA_Rx__LCD_EN CYREG_PRT1_LCD_EN
#define NOAA_Rx__MASK 0x10u
#define NOAA_Rx__PORT 1u
#define NOAA_Rx__PRT CYREG_PRT1_PRT
#define NOAA_Rx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define NOAA_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define NOAA_Rx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define NOAA_Rx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define NOAA_Rx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define NOAA_Rx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define NOAA_Rx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define NOAA_Rx__PS CYREG_PRT1_PS
#define NOAA_Rx__SHIFT 4
#define NOAA_Rx__SLW CYREG_PRT1_SLW

/* NOAA_Tx */
#define NOAA_Tx__0__MASK 0x10u
#define NOAA_Tx__0__PC CYREG_PRT3_PC4
#define NOAA_Tx__0__PORT 3u
#define NOAA_Tx__0__SHIFT 4
#define NOAA_Tx__AG CYREG_PRT3_AG
#define NOAA_Tx__AMUX CYREG_PRT3_AMUX
#define NOAA_Tx__BIE CYREG_PRT3_BIE
#define NOAA_Tx__BIT_MASK CYREG_PRT3_BIT_MASK
#define NOAA_Tx__BYP CYREG_PRT3_BYP
#define NOAA_Tx__CTL CYREG_PRT3_CTL
#define NOAA_Tx__DM0 CYREG_PRT3_DM0
#define NOAA_Tx__DM1 CYREG_PRT3_DM1
#define NOAA_Tx__DM2 CYREG_PRT3_DM2
#define NOAA_Tx__DR CYREG_PRT3_DR
#define NOAA_Tx__INP_DIS CYREG_PRT3_INP_DIS
#define NOAA_Tx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define NOAA_Tx__LCD_EN CYREG_PRT3_LCD_EN
#define NOAA_Tx__MASK 0x10u
#define NOAA_Tx__PORT 3u
#define NOAA_Tx__PRT CYREG_PRT3_PRT
#define NOAA_Tx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define NOAA_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define NOAA_Tx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define NOAA_Tx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define NOAA_Tx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define NOAA_Tx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define NOAA_Tx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define NOAA_Tx__PS CYREG_PRT3_PS
#define NOAA_Tx__SHIFT 4
#define NOAA_Tx__SLW CYREG_PRT3_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E127069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
