
---------- Begin Simulation Statistics ----------
final_tick                                17289286500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149139                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664528                       # Number of bytes of host memory used
host_op_rate                                   149193                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.05                       # Real time elapsed on the host
host_tick_rate                              257850019                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017289                       # Number of seconds simulated
sim_ticks                                 17289286500                       # Number of ticks simulated
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.457857                       # CPI: cycles per instruction
system.cpu.discardedOps                          4481                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        22834802                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.289196                       # IPC: instructions per cycle
system.cpu.numCycles                         34578573                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5005810     50.04%     50.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.04% # Class of committed instruction
system.cpu.op_class_0::MemRead                3685721     36.84%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1311987     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10003630                       # Class of committed instruction
system.cpu.tickCycles                        11743771                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115924                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        265063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       147711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          446                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       296890                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            447                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   66746                       # Number of BP lookups
system.cpu.branchPred.condPredicted             64675                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               824                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                62740                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   61658                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.275422                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     558                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             367                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              193                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data      4579704                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4579704                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4579739                       # number of overall hits
system.cpu.dcache.overall_hits::total         4579739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       297155                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         297155                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       297172                       # number of overall misses
system.cpu.dcache.overall_misses::total        297172                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23282161500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23282161500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23282161500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23282161500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4876859                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4876859                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4876911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4876911                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060932                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060934                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060934                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78350.226313                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78350.226313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78345.744215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78345.744215                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147522                       # number of writebacks
system.cpu.dcache.writebacks::total            147522                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       148513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       148513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       148513                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       148513                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       148642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       148642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       148656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       148656                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11891695000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11891695000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11892787500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11892787500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030482                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030482                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80002.253737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80002.253737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80002.068534                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80002.068534                       # average overall mshr miss latency
system.cpu.dcache.replacements                 147632                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3567179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3567179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9543000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9543000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3567299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3567299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        79525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        79525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79048.245614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79048.245614                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1012525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1012525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       297035                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       297035                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23272618500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23272618500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1309560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.226820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.226820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78349.751713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78349.751713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       148507                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       148507                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       148528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       148528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11882683500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11882683500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80002.985969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80002.985969                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1092500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1092500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78035.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78035.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.379911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4728423                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            148656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.807818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.379911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994512                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994512                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          762                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9902534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9902534                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions             4973253                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            3705897                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           1315404                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst       610596                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           610596                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       610596                       # number of overall hits
system.cpu.icache.overall_hits::total          610596                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          524                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            524                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          524                       # number of overall misses
system.cpu.icache.overall_misses::total           524                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38924500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38924500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38924500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38924500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       611120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       611120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       611120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       611120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000857                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000857                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74283.396947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74283.396947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74283.396947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74283.396947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           78                       # number of writebacks
system.cpu.icache.writebacks::total                78                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38400500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38400500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38400500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38400500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000857                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000857                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000857                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000857                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73283.396947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73283.396947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73283.396947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73283.396947                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       610596                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          610596                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          524                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           524                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       611120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       611120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74283.396947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74283.396947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38400500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38400500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73283.396947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73283.396947                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           445.331917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              611120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1166.259542                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   445.331917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.434894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.434894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.435547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1222764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1222764                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  17289286500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   10003630                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       36                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      36                       # number of overall hits
system.l2.demand_misses::.cpu.inst                501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             148643                       # number of demand (read+write) misses
system.l2.demand_misses::total                 149144                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               501                       # number of overall misses
system.l2.overall_misses::.cpu.data            148643                       # number of overall misses
system.l2.overall_misses::total                149144                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11669650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11707010000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37360000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11669650000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11707010000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           148656                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149180                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          148656                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149180                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.956107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999759                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.956107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999759                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74570.858283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78507.901482                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78494.676286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74570.858283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78507.901482                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78494.676286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              115776                       # number of writebacks
system.l2.writebacks::total                    115776                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        148640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            149139                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       148640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           149139                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32233500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10183048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10215282000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32233500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10183048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10215282000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999725                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999725                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64596.192385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68508.130382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68495.041538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64596.192385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68508.130382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68495.041538                       # average overall mshr miss latency
system.l2.replacements                         116371                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       147522                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           147522                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       147522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       147522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           72                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               72                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           72                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           72                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          148528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              148528                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11659891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11659891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        148528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78502.982603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78502.982603                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       148528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         148528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10174611000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10174611000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68502.982603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68502.982603                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.956107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74570.858283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74570.858283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32233500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32233500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64596.192385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64596.192385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9759000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9759000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84860.869565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84860.869565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8437500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8437500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75334.821429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75334.821429                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29338.838148                       # Cycle average of tags in use
system.l2.tags.total_refs                      296856                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    149139                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.990465                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        99.729053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29239.109095                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.892307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.895350                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24278                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2524027                       # Number of tag accesses
system.l2.tags.data_accesses                  2524027                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    115776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    148640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000075526500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7191                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              410950                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108799                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149139                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115776                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149139                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115776                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149139                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  149045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.739118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.129952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    388.217480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         7190     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7191                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.097205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.090536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.485829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6901     95.97%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.07%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              161      2.24%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              124      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7191                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 9544896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7409664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    552.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    428.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   17289239000                       # Total gap between requests
system.mem_ctrls.avgGap                      65263.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9512960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7408320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1847155.462430447806                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 550222821.514352202415                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 428491944.997267484665                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          499                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       148640                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       115776                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11815500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4064283000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 337718623000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23678.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27343.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2917000.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9512960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       9544896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7409664                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7409664                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       148640                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         149139                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       115776                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        115776                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1847155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    550222822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        552069977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1847155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1847155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    428569681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       428569681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    428569681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1847155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    550222822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       980639658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               149139                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              115755                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7168                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1279742250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             745695000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4076098500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8580.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27330.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              137059                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             107422                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   830.532556                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   684.426695                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   328.485406                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1295      6.34%      6.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1097      5.37%     11.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          646      3.16%     14.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          848      4.15%     19.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          681      3.34%     22.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          548      2.68%     25.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          625      3.06%     28.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1135      5.56%     33.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13536     66.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9544896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7408320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              552.069977                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              428.491945                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.66                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        72835140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        38712795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      531187440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     301475880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1364500800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4083001770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3200769120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9592482945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   554.822372                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8211308750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    577200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8500777750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        72913680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        38746950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      533665020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     302765220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1364500800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4092121770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3193089120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9597802560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   555.130055                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8187137250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    577200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8524949250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       115776                       # Transaction distribution
system.membus.trans_dist::CleanEvict              148                       # Transaction distribution
system.membus.trans_dist::ReadExReq            148528                       # Transaction distribution
system.membus.trans_dist::ReadExResp           148528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           611                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       414202                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 414202                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     16954560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                16954560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            149139                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  149139    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              149139                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           787185500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          785712250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       263298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           78                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           148528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          148528                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1126                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       444944                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                446070                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        38528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18955392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               18993920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          116371                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7409664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           265551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001800                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042477                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 265074     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    476      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             265551                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17289286500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          296045000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            786998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         222985497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
