    \section{\sc Experience}

% ------------------------------------------------------------------------------
%   Agrani Labs
% ------------------------------------------------------------------------------
    \begin{tabular}{@{}p{4in}p{2in}}
        {\bf{Microarchitect}}  & June 2025 - Present \\
    \end{tabular}  
    \textit{Agrani Labs, Bangalore} 
    
    \begin{itemize}        
    \setlength\itemsep{0em}
        \item Currently in Stealth Mode
    \end{itemize}

% ------------------------------------------------------------------------------
%   InCore Semiconductors
% ------------------------------------------------------------------------------
    \begin{tabular}{@{}p{4in}p{2in}}
    {\bf{CPU Design Engineer - II}}  & Nov 2023 - June 2025 \\
    \end{tabular}  
    \textit{InCore Semiconductors, Bangalore} 

    \begin{itemize}
    \setlength\itemsep{0em}
    \item MultiCore Cache Subsystem Microarchitect (Sept 2024 - June 2025)
        \subitem Mid Level and Last Level Cache Microarchitecture and RTL Design 
        \subitem Tilelink to AXI4 Bridge RTL Design
        \subitem Bluecheck based Unit Level Test Setup
        \subitem Advisors: Niraj Sharma and Gautam Doshi     
    \item In-Tst-1 SoC Tapeout Contributor (Jan 2024 - Aug 2024)
    \subitem Azurite + Calcite SoC on TSMC 40LP 
    - {\bf \textcolor{red} {\textit{{silicon proven}}}} 
    \subitem Linting, CDC, Synthesis and LEC
    \subitem IO-PAD and PinMux Integration
    \subitem SRAM and ROM Generation and Integration
    \subitem PinMux uArch and BSV Generator Design
    \subitem Advisor: Arjun Menon and Niraj Sharma
    \item RISC-V CPU Extecution Cluster Retiming (July - Nov 2023)
    \subitem Integer, Multiply/Divide, Floating Point, Bit-Manip and Packed-SIMD
    \subitem Advisors: Babu P.S. and Neel Gala  
    \end{itemize}
    
% ------------------------------------------------------------------------------
%   IIITB
% ------------------------------------------------------------------------------
    \begin{tabular}{@{}p{4in}p{2in}}
    {\bf{VLSI Design Intern}} & Jan 2023 – June 2023 \\
    \end{tabular}
    \textit{International Institute of Information Technology, Bangalore}  
    \begin{itemize}
    \setlength\itemsep{0em}
    \item Ganaka Architecture Performance Intern
    \subitem Memory Subsytem Performance Modeling using SPEC CPU 2017
    \subitem Dr. G. N. Srinivasa Prasanna 
    \end{itemize}

% ------------------------------------------------------------------------------
%   CIE - PESU
% ------------------------------------------------------------------------------
    \begin{tabular}{@{}p{4in}p{2in}}
    {\bf{Hardware Accelerator Research Intern}}  & Jan 2023 – June 2023 \\
    \end{tabular}
    \textit{Centre for Innovation and Entrepreneurship, PES University} 
    \begin{itemize}
    \setlength\itemsep{0em}
    \item Implementation of Architectures for Hardware Acceleration on the Intel
    Cyclone DE10 FPGA
    \item FPGA Track Lead for the CIE Summer Workshop 2023
    \subitem Prof. Sathya Prasad 
    \end{itemize}

% ------------------------------------------------------------------------------
%   OrbitAID Aerospace
% ------------------------------------------------------------------------------
    \begin{tabular}{@{}p{4in}p{2in}}
    {\bf{Electronics Research Intern}} & Sept 2022 – Dec 2022 \\
    \end{tabular}
    \textit{OrbitAID Aerospace, Indian Institute of Science, Bangalore}  
    \begin{itemize}
    \setlength\itemsep{0em}
    \item Research topic: On Orbit Servicing of Space System Architectures
    \subitem Advisor: Sakthikumar R.
    \end{itemize}

