\hypertarget{struct_d_m_a___type_def}{}\section{D\+M\+A\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{L\+I\+S\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{H\+I\+S\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{L\+I\+F\+C\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{H\+I\+F\+C\+R}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+F\+C\+R@{H\+I\+F\+C\+R}}
\index{H\+I\+F\+C\+R@{H\+I\+F\+C\+R}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{H\+I\+F\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+H\+I\+F\+C\+R}\label{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}
D\+M\+A high interrupt flag clear register, Address offset\+: 0x0\+C \hypertarget{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+S\+R@{H\+I\+S\+R}}
\index{H\+I\+S\+R@{H\+I\+S\+R}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{H\+I\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+H\+I\+S\+R}\label{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}
D\+M\+A high interrupt status register, Address offset\+: 0x04 \hypertarget{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+F\+C\+R@{L\+I\+F\+C\+R}}
\index{L\+I\+F\+C\+R@{L\+I\+F\+C\+R}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{L\+I\+F\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+L\+I\+F\+C\+R}\label{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}
D\+M\+A low interrupt flag clear register, Address offset\+: 0x08 \hypertarget{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+S\+R@{L\+I\+S\+R}}
\index{L\+I\+S\+R@{L\+I\+S\+R}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{L\+I\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+L\+I\+S\+R}\label{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}
D\+M\+A low interrupt status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\+\_\+hide/\+M\+P\+U/\+S\+T\+M32\+F4/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
