{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4230, "design__instance__area": 73679.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 83, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 6, "power__internal__total": 0.05558043345808983, "power__switching__total": 0.020647816359996796, "power__leakage__total": 1.1218978670513025e-06, "power__total": 0.07622937113046646, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.290668, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.290668, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.579484, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.968064, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.579484, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.036947, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 83, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.517787, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.517787, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.068772, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.871485, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -119.308998, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.871485, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.309511, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 119, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.715528, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 108, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 83, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.189545, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.189545, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26227, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.990146, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.26227, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.547111, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 83, "design__max_cap_violation__count": 6, "clock__skew__worst_hold": 0.52538, "clock__skew__worst_setup": 0.186661, "timing__hold__ws": 0.027844, "timing__setup__ws": -3.052807, "timing__hold__tns": 0.0, "timing__setup__tns": -140.528091, "timing__hold__wns": 0.0, "timing__setup__wns": -3.052807, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.26072, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 340, "timing__setup_r2r__ws": -2.824073, "timing__setup_r2r_vio__count": 307, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4230, "design__instance__area__stdcell": 73679.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.467394, "design__instance__utilization__stdcell": 0.467394, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 11381881, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81040.8, "design__violations": 0, "design__instance__count__setup_buffer": 46, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2184, "route__net__special": 2, "route__drc_errors__iter:1": 444, "route__wirelength__iter:1": 92764, "route__drc_errors__iter:2": 36, "route__wirelength__iter:2": 92086, "route__drc_errors__iter:3": 34, "route__wirelength__iter:3": 91959, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 91954, "route__drc_errors": 0, "route__wirelength": 91954, "route__vias": 14378, "route__vias__singlecut": 14378, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 652.29, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 83, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.286705, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.286705, "timing__hold__ws__corner:min_tt_025C_5v00": 0.574577, "timing__setup__ws__corner:min_tt_025C_5v00": 2.051821, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.574577, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.086451, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 83, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.511416, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.511416, "timing__hold__ws__corner:min_ss_125C_4v50": 0.105026, "timing__setup__ws__corner:min_ss_125C_4v50": -2.718116, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -103.844551, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.718116, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.29704, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 92, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.624759, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 81, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 83, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.186661, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.186661, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26072, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.021283, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.26072, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.579349, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 83, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.295335, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.295335, "timing__hold__ws__corner:max_tt_025C_5v00": 0.582233, "timing__setup__ws__corner:max_tt_025C_5v00": 1.863803, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.582233, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.977048, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 83, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.52538, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.52538, "timing__hold__ws__corner:max_ss_125C_4v50": 0.027844, "timing__setup__ws__corner:max_ss_125C_4v50": -3.052807, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -140.528091, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.052807, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.31803, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 129, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.824073, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 118, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 83, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.19292, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.19292, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26412, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.952703, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.26412, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.508934, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99861, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99961, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00139221, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00126367, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00038971, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00126367, "ir__voltage__worst": 5, "ir__drop__avg": 0.000392, "ir__drop__worst": 0.00139, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}