{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588068495022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588068495031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 19:08:14 2020 " "Processing started: Tue Apr 28 19:08:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588068495031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588068495031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588068495031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588068495822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588068495822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm.sv(86) " "Verilog HDL information at fsm.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "fsm.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/fsm.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588068507455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 3 3 " "Found 3 design units, including 3 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588068507457 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm_moore " "Found entity 2: fsm_moore" {  } { { "fsm.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/fsm.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588068507457 ""} { "Info" "ISGN_ENTITY_NAME" "3 fsm_mealy " "Found entity 3: fsm_mealy" {  } { { "fsm.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/fsm.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588068507457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588068507457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fsm " "Found entity 1: tb_fsm" {  } { { "tb_fsm.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/tb_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588068507459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588068507459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "moore_Y tb_fsm.sv(3) " "Verilog HDL Implicit Net warning at tb_fsm.sv(3): created implicit net for \"moore_Y\"" {  } { { "tb_fsm.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/tb_fsm.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588068507459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mealy_Y tb_fsm.sv(3) " "Verilog HDL Implicit Net warning at tb_fsm.sv(3): created implicit net for \"mealy_Y\"" {  } { { "tb_fsm.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/tb_fsm.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588068507459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588068507497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_moore fsm_moore:dut_moore " "Elaborating entity \"fsm_moore\" for hierarchy \"fsm_moore:dut_moore\"" {  } { { "fsm.sv" "dut_moore" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/fsm.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588068507500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_mealy fsm_mealy:dut_mealy " "Elaborating entity \"fsm_mealy\" for hierarchy \"fsm_mealy:dut_mealy\"" {  } { { "fsm.sv" "dut_mealy" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/fsm.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588068507502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588068508126 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588068508321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/output_files/fsm.map.smsg " "Generated suppressed messages file C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/snail_test/fsm/output_files/fsm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588068508347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588068508448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588068508448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588068508491 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588068508491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588068508491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588068508491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588068508511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 19:08:28 2020 " "Processing ended: Tue Apr 28 19:08:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588068508511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588068508511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588068508511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588068508511 ""}
