# Verik

Verik is a DSL embedded in Kotlin that compiles transparently to SystemVerilog. It aims to improve the syntax and
environment support for SystemVerilog while maintaing its core semantics in order to bring modern software tools and
methodologies to hardware design.

`\common` : library for the Verik DSL

`\core` : compiler to generate SystemVerilog source

`\examples` : example projects

`\mockups` : mockups of unimplemented features

`\utils` : scripts for building and running simulations
