#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed May 10 20:43:08 2017
# Process ID: 7888
# Current directory: C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8844 C:\Users\Peter\Documents\15_16Sophomore\EECE2030\basiclogicfunctions\basiclogicfunctions.xpr
# Log file: C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/vivado.log
# Journal file: C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'basiclogicfunctions.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_top_ch2_basicLogic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_top_ch2_basicLogic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.srcs/sources_1/new/fourIn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fourIn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.srcs/sources_1/new/threeIn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity threeIn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.srcs/sources_1/new/top_ch2_basicLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_ch2_basicLogic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.srcs/sim_1/new/tb_top_ch2_basicLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top_ch2_basicLogic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto cd5d9054257d485f9fdb935d52b04435 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_ch2_basicLogic_behav xil_defaultlib.tb_top_ch2_basicLogic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.threeIn [threein_default]
Compiling architecture behavioral of entity xil_defaultlib.fourIn [fourin_default]
Compiling architecture behavioral of entity xil_defaultlib.top_ch2_basicLogic [top_ch2_basiclogic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_ch2_basiclogic
Built simulation snapshot tb_top_ch2_basicLogic_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.sim/sim_1/behav/xsim.dir/tb_top_ch2_basicLogic_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.sim/sim_1/behav/xsim.dir/tb_top_ch2_basicLogic_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 10 20:44:03 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 10 20:44:03 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Peter/Documents/15_16Sophomore/EECE2030/basiclogicfunctions/basiclogicfunctions.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_ch2_basicLogic_behav -key {Behavioral:sim_1:Functional:tb_top_ch2_basicLogic} -tclbatch {tb_top_ch2_basicLogic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tb_top_ch2_basicLogic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_ch2_basicLogic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 833.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 20:44:30 2017...
