---
layout: default
title: zenn-articles
---

# ã€Semiconductorã€‘ğŸ§  00. OpenLane Overview | Beginner-friendly Â· One Article to See the Whole Picture
topics: ["OpenLane", "EDA", "VLSI", "Semiconductor", "SKY130"]

---

This article is written for **people who are touching OpenLane for the first time**.

ğŸ‘‰ **What kind of tool OpenLane actually is**  
ğŸ‘‰ **What you should expect / should NOT expect from it**  
ğŸ‘‰ **What you should understand next after this article**

All of these are organized so that **you can grasp the whole picture in a single read**.

âš ï¸ This article does **not** explain commands or step-by-step procedures.  
âš ï¸ The top priority here is to **understand the overall structure correctly**.

---

## ğŸ§© 1. What is OpenLane?

**OpenLane is an open-source physical design flow that runs from RTL (Verilog) to GDS in one go.**

### ğŸ“¥ Inputs
- Verilog RTL
- Constraints such as clock and I/O information

### ğŸ“¤ Outputs
- GDS (final layout data)

### ğŸ¯ Target
- Digital ASIC designs  
- Mainly **SKY130 PDK**

ğŸ‘‰ You can think of OpenLane as  
**â€œa fixed flow that executes synthesis, placement, routing, and DRC/LVS end-to-end.â€**

---

## ğŸš§ 2. Why OpenLane Exists

Traditional ASIC design environments have long suffered from:

- ğŸ’¸ Extremely expensive commercial EDA tools  
- ğŸ§µ Complex tool integration and configuration  
- ğŸ“š Very high learning costs  

OpenLane was created to address these issues by:

- Combining open-source EDA tools  
- Fixing the overall flow in advance  
- Allowing designers to **experience the full RTL â†’ GDS process**

---

## ğŸ§° 3. Whatâ€™s Inside OpenLane (Tool Composition)

OpenLane itself is **not** a single EDA tool.  
It is a **flow manager** that runs multiple EDA tools in a predefined order.

| Stage | Tool | Role |
|---|---|---|
| Logic synthesis | Yosys | RTL â†’ gates |
| Placement | RePlAce | Standard-cell placement |
| CTS | TritonCTS | Clock tree generation |
| Routing | TritonRoute | Signal routing |
| Verification | Magic / Netgen | DRC / LVS |

ğŸ‘‰ OpenLane does **not** design circuits by itself.  
ğŸ‘‰ It acts as a **controller that drives tools in the correct sequence**.

---

## ğŸ” 4. Basic Flow (Fixed Order)

The processing order in OpenLane is **always fixed**:

1. Load RTL  
2. Logic synthesis  
3. Floorplanning  
4. Standard-cell placement  
5. Clock Tree Synthesis (CTS)  
6. Signal routing  
7. DRC / LVS  
8. GDS generation  

âš ï¸ **This order never changes.**

---

## ğŸ¤¯ 5. Common Misunderstandings with OpenLane

The following misunderstandings arise **naturally from OpenLaneâ€™s characteristics**.

### âŒ â€œItâ€™s automatic, so everything will passâ€
ğŸ‘‰ **No.**  
If the RTL is problematic, synthesis or routing will fail normally.

### âŒ â€œTuning parameters will fix everythingâ€
ğŸ‘‰ **If the design itself is broken, tuning will not save it.**

### âŒ â€œIt can replace commercial EDA toolsâ€
ğŸ‘‰ **Its main purpose is learning, experimentation, and understanding.**

OpenLane is  
ğŸª **a tool that exposes the reality of physical design.**

---

## ğŸªœ 6. Recommended Learning Order

The recommended way to proceed is:

1. ğŸ§  **Understand the big picture with this article**  
2. â–¶ï¸ Run a minimal RTL and generate GDS  
3. ğŸ“„ Read the logs  
4. ğŸ’¥ Understand why failures occur  
5. ğŸ”§ Adjust parameters only when necessary  

ğŸ‘‰ **Do not aim for optimization from the beginning.**

---

## âœ… 7. What OpenLane Can / Cannot Do

### âœ… Can do
- Provide an end-to-end RTL â†’ GDS experience  
- Help you understand the full physical design flow  
- Enable failure analysis through logs  

### âŒ Cannot do
- Design high-performance production ASICs  
- Match commercial EDA-level optimization  
- Fully automate physical design without human judgment  

---

## ğŸ—º 8. Position of This Article (00)

This article is:

- Not a step-by-step guide  
- Not an experiment log  

ğŸ‘‰ It serves as **the map for the entire OpenLane article series**.

Subsequent articles will cover:

- Minimal flows  
- Practical design examples  
- Failure cases and operational lessons  

---

## ğŸ“˜ 9. What to Read Next

- **09. Running OpenLane with a Minimal RTL (No Tuning)**  
  - Observe what happens with default settings

---

## ğŸ Summary

- OpenLane is a learning-oriented RTL â†’ GDS physical design flow  
- It is automatic, but not omnipotent  
- **Understanding the overall structure comes first**

If you get lost, **come back to this article (00).**
