{
  "design": {
    "design_info": {
      "boundary_crc": "0x9968FAA60925749E",
      "device": "xc7z015clg485-1",
      "gen_directory": "../../../../apex_z7_wib_i2c_sm.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2.2",
      "validated": "true"
    },
    "design_tree": {
      "eth1": {
        "proc_sys_reset_1": "",
        "axi_ethernet_0": "",
        "axi_ethernet_0_dma": "",
        "axi_mem_intercon": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": "",
            "auto_cc": ""
          },
          "s01_couplers": {
            "auto_us": "",
            "auto_cc": ""
          },
          "s02_couplers": {
            "auto_us": "",
            "auto_cc": ""
          },
          "m00_couplers": {
            "auto_pc": ""
          }
        }
      },
      "cpu": {
        "processing_system7_0": "",
        "xlconstant_0": "",
        "proc_sys_reset_0": "",
        "xlconcat_0": "",
        "proc_sys_reset_1": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "tier2_xbar_0": "",
          "tier2_xbar_1": "",
          "tier2_xbar_2": "",
          "i00_couplers": {},
          "i01_couplers": {},
          "i02_couplers": {},
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_pc": ""
          },
          "m00_couplers": {
            "m00_regslice": "",
            "auto_pc": ""
          },
          "m01_couplers": {
            "m01_regslice": "",
            "auto_pc": ""
          },
          "m02_couplers": {
            "m02_regslice": "",
            "auto_pc": ""
          },
          "m03_couplers": {
            "m03_regslice": "",
            "auto_cc": "",
            "auto_pc": ""
          },
          "m04_couplers": {
            "auto_cc": "",
            "auto_pc": ""
          },
          "m05_couplers": {},
          "m06_couplers": {
            "auto_pc": ""
          },
          "m07_couplers": {},
          "m08_couplers": {
            "auto_pc": ""
          },
          "m09_couplers": {
            "auto_pc": ""
          },
          "m10_couplers": {
            "auto_pc": ""
          },
          "m11_couplers": {
            "auto_pc": ""
          },
          "m12_couplers": {
            "auto_pc": ""
          },
          "m13_couplers": {
            "auto_pc": ""
          },
          "m14_couplers": {},
          "m15_couplers": {},
          "m16_couplers": {
            "auto_pc": ""
          },
          "m17_couplers": {
            "auto_pc": ""
          },
          "m18_couplers": {},
          "m19_couplers": {
            "auto_pc": ""
          }
        }
      },
      "dbg": {
        "debug_bridge_0": "",
        "debug_bridge_1": ""
      },
      "i2c": {
        "axi_iic_0": "",
        "axi_iic_1": "",
        "axi_iic_2": "",
        "axi_iic_3": "",
        "axi_iic_4": ""
      },
      "bram_loopback": {
        "axi_bram_ctrl_0": "",
        "blk_mem_gen_0": ""
      },
      "axi_jtag_1": "",
      "axi_jtag_0": "",
      "pok_alarm_0": "",
      "xadc_wiz_0": "",
      "reg_bank_0": "",
      "axis_jtag_0": "",
      "i2c_switch_dual_0": "",
      "ipmb_watchdog_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "axi_chip2chip_0": "",
      "axi_chip2chip_1": "",
      "axi_dma_0": "",
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "axi_gpio_2": "",
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {},
        "s02_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        }
      },
      "axis_data_fifo_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "util_vector_logic_4": "",
      "util_vector_logic_5": "",
      "i2cSlave_0": "",
      "i2cSlave_1": "",
      "axisafety_1": "",
      "axisafety_2": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "mdio_phy": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDC": {
            "physical_name": "mdio_phy_mdc",
            "direction": "O"
          },
          "MDIO_I": {
            "physical_name": "mdio_phy_mdio_i",
            "direction": "I"
          },
          "MDIO_O": {
            "physical_name": "mdio_phy_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "mdio_phy_mdio_t",
            "direction": "O"
          }
        }
      },
      "rgmii": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
        "port_maps": {
          "RD": {
            "physical_name": "rgmii_rd",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RXC": {
            "physical_name": "rgmii_rxc",
            "direction": "I"
          },
          "RX_CTL": {
            "physical_name": "rgmii_rx_ctl",
            "direction": "I"
          },
          "TD": {
            "physical_name": "rgmii_td",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TXC": {
            "physical_name": "rgmii_txc",
            "direction": "O"
          },
          "TX_CTL": {
            "physical_name": "rgmii_tx_ctl",
            "direction": "O"
          }
        }
      },
      "scf_i2c_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "scf_i2c_0_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "scf_i2c_0_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "scf_i2c_0_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "scf_i2c_0_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "scf_i2c_0_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "scf_i2c_0_sda_t",
            "direction": "O"
          }
        }
      },
      "scf_i2c_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "scf_i2c_1_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "scf_i2c_1_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "scf_i2c_1_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "scf_i2c_1_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "scf_i2c_1_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "scf_i2c_1_sda_t",
            "direction": "O"
          }
        }
      },
      "scf_i2c_2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "scf_i2c_2_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "scf_i2c_2_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "scf_i2c_2_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "scf_i2c_2_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "scf_i2c_2_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "scf_i2c_2_sda_t",
            "direction": "O"
          }
        }
      },
      "i2c_10g": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "i2c_10g_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "i2c_10g_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "i2c_10g_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "i2c_10g_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "i2c_10g_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "i2c_10g_sda_t",
            "direction": "O"
          }
        }
      },
      "local_i2c": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "local_i2c_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "local_i2c_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "local_i2c_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "local_i2c_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "local_i2c_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "local_i2c_sda_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "phy_rst": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "scf_tdi_1": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "scf_tms_1": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "scf_tck_1": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "clk",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "scf_tdo_0": {
        "direction": "I"
      },
      "scf_tdi_0": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "scf_tms_0": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "scf_tck_0": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "clk",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "scf_tdo_1": {
        "direction": "I"
      },
      "ipmc_sda_0": {
        "direction": "IO"
      },
      "ipmc_scl_0": {
        "direction": "IO"
      },
      "ipmc_scl_1": {
        "direction": "IO"
      },
      "ipmc_sda_1": {
        "direction": "IO"
      },
      "en_ipmb_zynq": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "id": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "ready_ipmb_zynq": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "los_10g": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ha": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "pim_alarm": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "qbv_on_off": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "hot_swap_sw": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "axi_c2c_phy_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_axi_c2c_phy_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "93750000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "mgt_unlocked_top": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "mgt_unlocked_bot": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "mgt_chup_top": {
        "direction": "I"
      },
      "mgt_chup_bot": {
        "direction": "I"
      },
      "prbs_sel": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "prbs_err": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "tx_polarity": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "rxd_raw2": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "rxd_raw3": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "rxk_raw0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rxk_raw1": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rxk_raw2": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rxk_raw3": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "align_b0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rxd_raw0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "rxd_raw1": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "align_lock": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rxdata_top": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "rxvalid_top": {
        "direction": "I"
      },
      "rxdata_bot": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "rxvalid_bot": {
        "direction": "I"
      },
      "axi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "txdata_top": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "txready_top": {
        "direction": "I"
      },
      "txvalid_top": {
        "direction": "O"
      },
      "txready_bot": {
        "direction": "I"
      },
      "txvalid_bot": {
        "direction": "O"
      },
      "txdata_bot": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gtp_reset": {
        "direction": "O"
      },
      "do_cc_bot": {
        "direction": "O"
      },
      "do_cc_top": {
        "direction": "O"
      },
      "rxclkcorcnt_top": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "rxclkcorcnt_bot": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "txk_raw1": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "txk_raw2": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "txd_raw0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "txd_raw1": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "txd_raw2": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "txd_raw3": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "txk_raw0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "txk_raw3": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "link_up_top": {
        "direction": "O"
      },
      "link_up_bot": {
        "direction": "O"
      },
      "c2c_slave_reset_top": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "c2c_slave_reset_bot": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pok_change": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "pok_payload": {
        "direction": "I"
      }
    },
    "components": {
      "eth1": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "mdio_phy": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "rgmii": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "mac_irq": {
            "type": "intr",
            "direction": "O"
          },
          "gtx_clk": {
            "type": "clk",
            "direction": "I"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "phy_rst": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ref_clk": {
            "type": "clk",
            "direction": "I"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1_0",
            "xci_path": "ip/design_1_proc_sys_reset_1_0_2/design_1_proc_sys_reset_1_0.xci",
            "inst_hier_path": "eth1/proc_sys_reset_1"
          },
          "axi_ethernet_0": {
            "vlnv": "xilinx.com:ip:axi_ethernet:7.2",
            "xci_name": "design_1_axi_ethernet_0_0",
            "xci_path": "ip/design_1_axi_ethernet_0_0_2/design_1_axi_ethernet_0_0.xci",
            "inst_hier_path": "eth1/axi_ethernet_0",
            "parameters": {
              "PHY_TYPE": {
                "value": "RGMII"
              }
            },
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "18"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "memory_map_ref": "s_axi"
              },
              "s_axis_txd": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axis_txc": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_rxd": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_rxs": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "mdio": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
                "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
              },
              "rgmii": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
                "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi": {
                  "address_blocks": {
                    "Reg0": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "18",
                      "usage": "register",
                      "bank_blocks": {
                        "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                          "base_address": "0",
                          "range": "256K",
                          "width": "18",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "axi_ethernet_0_dma": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_1_axi_ethernet_0_dma_0",
            "xci_path": "ip/design_1_axi_ethernet_0_dma_0_2/design_1_axi_ethernet_0_dma_0.xci",
            "inst_hier_path": "eth1/axi_ethernet_0_dma",
            "parameters": {
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_sg_length_width": {
                "value": "16"
              },
              "c_sg_use_stsapp_length": {
                "value": "1"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_mem_intercon": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_1_axi_mem_intercon_0_2/design_1_axi_mem_intercon_0.xci",
            "inst_hier_path": "eth1/axi_mem_intercon",
            "xci_name": "design_1_axi_mem_intercon_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_3",
                "xci_path": "ip/design_1_xbar_3_1/design_1_xbar_3.xci",
                "inst_hier_path": "eth1/axi_mem_intercon/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_0",
                    "xci_path": "ip/design_1_auto_us_0/design_1_auto_us_0.xci",
                    "inst_hier_path": "eth1/axi_mem_intercon/s00_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_0",
                    "xci_path": "ip/design_1_auto_cc_0/design_1_auto_cc_0.xci",
                    "inst_hier_path": "eth1/axi_mem_intercon/s00_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_1",
                    "xci_path": "ip/design_1_auto_us_1/design_1_auto_us_1.xci",
                    "inst_hier_path": "eth1/axi_mem_intercon/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_1",
                    "xci_path": "ip/design_1_auto_cc_1/design_1_auto_cc_1.xci",
                    "inst_hier_path": "eth1/axi_mem_intercon/s01_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_2",
                    "xci_path": "ip/design_1_auto_us_2/design_1_auto_us_2.xci",
                    "inst_hier_path": "eth1/axi_mem_intercon/s02_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_2",
                    "xci_path": "ip/design_1_auto_cc_2/design_1_auto_cc_2.xci",
                    "inst_hier_path": "eth1/axi_mem_intercon/s02_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_0",
                    "xci_path": "ip/design_1_auto_pc_0/design_1_auto_pc_0.xci",
                    "inst_hier_path": "eth1/axi_mem_intercon/m00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_mem_intercon_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN"
                ]
              },
              "axi_mem_intercon_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_mem_intercon_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_ethernet_0_dma_M_AXIS_CNTRL": {
            "interface_ports": [
              "axi_ethernet_0_dma/M_AXIS_CNTRL",
              "axi_ethernet_0/s_axis_txc"
            ]
          },
          "axi_ethernet_0_dma_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_ethernet_0_dma/M_AXIS_MM2S",
              "axi_ethernet_0/s_axis_txd"
            ]
          },
          "axi_ethernet_0_dma_M_AXI_MM2S": {
            "interface_ports": [
              "axi_ethernet_0_dma/M_AXI_MM2S",
              "axi_mem_intercon/S01_AXI"
            ]
          },
          "axi_ethernet_0_dma_M_AXI_S2MM": {
            "interface_ports": [
              "axi_ethernet_0_dma/M_AXI_S2MM",
              "axi_mem_intercon/S02_AXI"
            ]
          },
          "axi_ethernet_0_dma_M_AXI_SG": {
            "interface_ports": [
              "axi_ethernet_0_dma/M_AXI_SG",
              "axi_mem_intercon/S00_AXI"
            ]
          },
          "axi_ethernet_0_m_axis_rxd": {
            "interface_ports": [
              "axi_ethernet_0_dma/S_AXIS_S2MM",
              "axi_ethernet_0/m_axis_rxd"
            ]
          },
          "axi_ethernet_0_m_axis_rxs": {
            "interface_ports": [
              "axi_ethernet_0_dma/S_AXIS_STS",
              "axi_ethernet_0/m_axis_rxs"
            ]
          },
          "axi_ethernet_0_mdio": {
            "interface_ports": [
              "mdio_phy",
              "axi_ethernet_0/mdio"
            ]
          },
          "axi_ethernet_0_rgmii": {
            "interface_ports": [
              "rgmii",
              "axi_ethernet_0/rgmii"
            ]
          },
          "axi_mem_intercon_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_mem_intercon/M00_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "s_axi",
              "axi_ethernet_0/s_axi"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_ethernet_0_dma/S_AXI_LITE"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "ARESETN",
              "axi_mem_intercon/ARESETN"
            ]
          },
          "Net": {
            "ports": [
              "s_axi_lite_aclk",
              "axi_ethernet_0/s_axi_lite_clk",
              "axi_ethernet_0_dma/s_axi_lite_aclk",
              "axi_mem_intercon/ACLK",
              "axi_mem_intercon/M00_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "proc_sys_reset_1/peripheral_aresetn",
              "axi_mem_intercon/S00_ARESETN",
              "axi_mem_intercon/S01_ARESETN",
              "axi_mem_intercon/S02_ARESETN"
            ]
          },
          "axi_ethernet_0_dma_mm2s_cntrl_reset_out_n": {
            "ports": [
              "axi_ethernet_0_dma/mm2s_cntrl_reset_out_n",
              "axi_ethernet_0/axi_txc_arstn"
            ]
          },
          "axi_ethernet_0_dma_mm2s_introut": {
            "ports": [
              "axi_ethernet_0_dma/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "axi_ethernet_0_dma_mm2s_prmry_reset_out_n": {
            "ports": [
              "axi_ethernet_0_dma/mm2s_prmry_reset_out_n",
              "axi_ethernet_0/axi_txd_arstn"
            ]
          },
          "axi_ethernet_0_dma_s2mm_introut": {
            "ports": [
              "axi_ethernet_0_dma/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "axi_ethernet_0_dma_s2mm_prmry_reset_out_n": {
            "ports": [
              "axi_ethernet_0_dma/s2mm_prmry_reset_out_n",
              "axi_ethernet_0/axi_rxd_arstn"
            ]
          },
          "axi_ethernet_0_dma_s2mm_sts_reset_out_n": {
            "ports": [
              "axi_ethernet_0_dma/s2mm_sts_reset_out_n",
              "axi_ethernet_0/axi_rxs_arstn"
            ]
          },
          "axi_ethernet_0_interrupt": {
            "ports": [
              "axi_ethernet_0/interrupt",
              "interrupt"
            ]
          },
          "axi_ethernet_0_mac_irq": {
            "ports": [
              "axi_ethernet_0/mac_irq",
              "mac_irq"
            ]
          },
          "axi_ethernet_0_phy_rst_n": {
            "ports": [
              "axi_ethernet_0/phy_rst_n",
              "phy_rst"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "ext_reset_in",
              "proc_sys_reset_1/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "axi_ethernet_0/s_axi_lite_resetn",
              "axi_ethernet_0_dma/axi_resetn",
              "axi_mem_intercon/M00_ARESETN"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "ref_clk",
              "axi_ethernet_0/ref_clk"
            ]
          },
          "processing_system7_0_FCLK_CLK2": {
            "ports": [
              "gtx_clk",
              "proc_sys_reset_1/slowest_sync_clk",
              "axi_ethernet_0/axis_clk",
              "axi_ethernet_0/gtx_clk",
              "axi_ethernet_0_dma/m_axi_sg_aclk",
              "axi_ethernet_0_dma/m_axi_mm2s_aclk",
              "axi_ethernet_0_dma/m_axi_s2mm_aclk",
              "axi_mem_intercon/S00_ACLK",
              "axi_mem_intercon/S01_ACLK",
              "axi_mem_intercon/S02_ACLK"
            ]
          }
        }
      },
      "cpu": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "S_AXI_HP0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "IIC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_HP1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "FCLK_CLK1": {
            "type": "clk",
            "direction": "O"
          },
          "FCLK_CLK2": {
            "type": "clk",
            "direction": "O"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "O"
          },
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In6": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "In7": {
            "type": "intr",
            "direction": "I"
          },
          "In8": {
            "type": "intr",
            "direction": "I"
          },
          "In9": {
            "type": "intr",
            "direction": "I"
          },
          "In10": {
            "type": "intr",
            "direction": "I"
          },
          "In11": {
            "type": "intr",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "In5": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In12": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "design_1_processing_system7_0_0",
            "xci_path": "ip/design_1_processing_system7_0_0_3/design_1_processing_system7_0_0.xci",
            "inst_hier_path": "cpu/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666666"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_BASEADDR": {
                "value": "0xE0009000"
              },
              "PCW_CAN1_CAN1_IO": {
                "value": "MIO 8 .. 9"
              },
              "PCW_CAN1_GRP_CLK_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_HIGHADDR": {
                "value": "0xE0009FFF"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_CLK0_FREQ": {
                "value": "100000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "200000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "125000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CORE0_FIQ_INTR": {
                "value": "0"
              },
              "PCW_CORE0_IRQ_INTR": {
                "value": "0"
              },
              "PCW_CORE1_FIQ_INTR": {
                "value": "0"
              },
              "PCW_CORE1_IRQ_INTR": {
                "value": "0"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_BASEADDR": {
                "value": "0x00100000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x3FFFFFFF"
              },
              "PCW_DM_WIDTH": {
                "value": "4"
              },
              "PCW_DQS_WIDTH": {
                "value": "4"
              },
              "PCW_DQ_WIDTH": {
                "value": "32"
              },
              "PCW_ENET0_BASEADDR": {
                "value": "0xE000B000"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "MIO 52 .. 53"
              },
              "PCW_ENET0_HIGHADDR": {
                "value": "0xE000BFFF"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "1"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG0_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "1"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "1"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "1"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "1"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "1"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "0"
              },
              "PCW_EN_I2C1": {
                "value": "1"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_PTP_ENET0": {
                "value": "1"
              },
              "PCW_EN_PTP_ENET1": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_RST0_PORT": {
                "value": "1"
              },
              "PCW_EN_RST1_PORT": {
                "value": "0"
              },
              "PCW_EN_RST2_PORT": {
                "value": "0"
              },
              "PCW_EN_RST3_PORT": {
                "value": "0"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SDIO1": {
                "value": "1"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "0"
              },
              "PCW_EN_SPI1": {
                "value": "0"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "0"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "0"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "FALSE"
              },
              "PCW_FCLK_CLK1_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK2_BUF": {
                "value": "FALSE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK1_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK2_ENABLE": {
                "value": "1"
              },
              "PCW_GP0_EN_MODIFIABLE_TXN": {
                "value": "0"
              },
              "PCW_GP0_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP0_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GP1_EN_MODIFIABLE_TXN": {
                "value": "0"
              },
              "PCW_GP1_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP1_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GPIO_BASEADDR": {
                "value": "0xE000A000"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_HIGHADDR": {
                "value": "0xE000AFFF"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_BASEADDR": {
                "value": "0xE0005000"
              },
              "PCW_I2C1_HIGHADDR": {
                "value": "0xE0005FFF"
              },
              "PCW_I2C1_I2C1_IO": {
                "value": "EMIO"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "None"
              },
              "PCW_INCLUDE_ACP_TRANS_CHECK": {
                "value": "0"
              },
              "PCW_IRQ_F2P_INTR": {
                "value": "1"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_PRIMITIVE": {
                "value": "54"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": [
                  "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#CAN 1#CAN 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
                  "0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
                ]
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#tx#rx#data[0]#cmd#clk#data[1]#data[2]#data[3]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
              },
              "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
                "value": "1"
              },
              "PCW_M_AXI_GP0_FREQMHZ": {
                "value": "62"
              },
              "PCW_M_AXI_GP0_ID_WIDTH": {
                "value": "12"
              },
              "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
                "value": "0"
              },
              "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
                "value": "6"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "2"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "2"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "2"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "2"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "2"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "2"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "2"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "2"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "2"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "2"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_P2F_CAN1_INTR": {
                "value": "0"
              },
              "PCW_P2F_ENET0_INTR": {
                "value": "0"
              },
              "PCW_P2F_GPIO_INTR": {
                "value": "0"
              },
              "PCW_P2F_I2C1_INTR": {
                "value": "0"
              },
              "PCW_P2F_QSPI_INTR": {
                "value": "0"
              },
              "PCW_P2F_SDIO0_INTR": {
                "value": "0"
              },
              "PCW_P2F_SDIO1_INTR": {
                "value": "0"
              },
              "PCW_P2F_UART1_INTR": {
                "value": "0"
              },
              "PCW_P2F_USB0_INTR": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.080"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.063"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.057"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.068"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.047"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.025"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.006"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.017"
              },
              "PCW_PACKAGE_NAME": {
                "value": "clg485"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PERIPHERAL_BOARD_PRESET": {
                "value": "None"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_PS7_SI_REV": {
                "value": "PRODUCTION"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "EMIO"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_WP_IO": {
                "value": "EMIO"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SD1_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD1_GRP_CD_IO": {
                "value": "EMIO"
              },
              "PCW_SD1_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD1_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD1_GRP_WP_IO": {
                "value": "EMIO"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD1_SD1_IO": {
                "value": "MIO 10 .. 15"
              },
              "PCW_SDIO0_BASEADDR": {
                "value": "0xE0100000"
              },
              "PCW_SDIO0_HIGHADDR": {
                "value": "0xE0100FFF"
              },
              "PCW_SDIO1_BASEADDR": {
                "value": "0xE0101000"
              },
              "PCW_SDIO1_HIGHADDR": {
                "value": "0xE0101FFF"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_CYCLE_T0": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T1": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T2": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T3": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T4": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T5": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T6": {
                "value": "NA"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_S_AXI_HP0_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP0_FREQMHZ": {
                "value": "62"
              },
              "PCW_S_AXI_HP0_ID_WIDTH": {
                "value": "6"
              },
              "PCW_S_AXI_HP1_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP1_ID_WIDTH": {
                "value": "6"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_BASEADDR": {
                "value": "0xE0001000"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_HIGHADDR": {
                "value": "0xE0001FFF"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 48 .. 49"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.271"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.259"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.219"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.207"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "32 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "101.239"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "79.5025"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "60.536"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "71.7715"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.229"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.250"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.121"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.146"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "104.5365"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "70.676"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "59.1615"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "81.319"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41J256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_UIPARAM_GENERATE_SUMMARY": {
                "value": "NA"
              },
              "PCW_USB0_BASEADDR": {
                "value": "0xE0102000"
              },
              "PCW_USB0_HIGHADDR": {
                "value": "0xE0102fff"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 7"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_AXI_FABRIC_IDLE": {
                "value": "0"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CORESIGHT": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_CR_FABRIC": {
                "value": "1"
              },
              "PCW_USE_DDR_BYPASS": {
                "value": "0"
              },
              "PCW_USE_DEBUG": {
                "value": "0"
              },
              "PCW_USE_DMA0": {
                "value": "0"
              },
              "PCW_USE_DMA1": {
                "value": "0"
              },
              "PCW_USE_DMA2": {
                "value": "0"
              },
              "PCW_USE_DMA3": {
                "value": "0"
              },
              "PCW_USE_EXPANDED_IOP": {
                "value": "0"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "1"
              },
              "PCW_USE_HIGH_OCM": {
                "value": "0"
              },
              "PCW_USE_M_AXI_GP0": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP1": {
                "value": "0"
              },
              "PCW_USE_PROC_EVENT_BUS": {
                "value": "0"
              },
              "PCW_USE_PS_SLCR_REGISTERS": {
                "value": "0"
              },
              "PCW_USE_S_AXI_ACP": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP0": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP1": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP1": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP2": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP3": {
                "value": "0"
              },
              "PCW_USE_TRACE": {
                "value": "0"
              },
              "PCW_VALUE_SILVERSION": {
                "value": "3"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "preset": {
                "value": "None"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_HP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              },
              "S_AXI_HP1": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP1"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IOPeripheralRegisters",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMCMemories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCRRegisters",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PSSystemRegisters",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPUPrivateRegisters",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "arm > design_1 bram_loopback/axi_bram_ctrl_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_0",
            "xci_path": "ip/design_1_xlconstant_0_0_3/design_1_xlconstant_0_0.xci",
            "inst_hier_path": "cpu/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_0",
            "xci_path": "ip/design_1_proc_sys_reset_0_0_3/design_1_proc_sys_reset_0_0.xci",
            "inst_hier_path": "cpu/proc_sys_reset_0"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_0_0",
            "xci_path": "ip/design_1_xlconcat_0_0_3/design_1_xlconcat_0_0.xci",
            "inst_hier_path": "cpu/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "13"
              },
              "dout_width": {
                "value": "13"
              }
            }
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1_1",
            "xci_path": "ip/design_1_proc_sys_reset_1_1_1/design_1_proc_sys_reset_1_1.xci",
            "inst_hier_path": "cpu/proc_sys_reset_1"
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_1_ps7_0_axi_periph_0_3/design_1_ps7_0_axi_periph_0.xci",
            "inst_hier_path": "cpu/ps7_0_axi_periph",
            "xci_name": "design_1_ps7_0_axi_periph_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "M02_HAS_REGSLICE": {
                "value": "4"
              },
              "M03_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "20"
              },
              "S00_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M16_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M17_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M18_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M19_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M13_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M13_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M13_ARESETN"
                  }
                }
              },
              "M13_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M14_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M14_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M14_ARESETN"
                  }
                }
              },
              "M14_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M15_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M15_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M15_ARESETN"
                  }
                }
              },
              "M15_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M16_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M16_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M16_ARESETN"
                  }
                }
              },
              "M16_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M17_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M17_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M17_ARESETN"
                  }
                }
              },
              "M17_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M18_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M18_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M18_ARESETN"
                  }
                }
              },
              "M18_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M19_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M19_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M19_ARESETN"
                  }
                }
              },
              "M19_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_5",
                "xci_path": "ip/design_1_xbar_5/design_1_xbar_5.xci",
                "inst_hier_path": "cpu/ps7_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_0": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_tier2_xbar_0_0",
                "xci_path": "ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0.xci",
                "inst_hier_path": "cpu/ps7_0_axi_periph/tier2_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_1": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_tier2_xbar_1_0",
                "xci_path": "ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0.xci",
                "inst_hier_path": "cpu/ps7_0_axi_periph/tier2_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_2": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_tier2_xbar_2_0",
                "xci_path": "ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0.xci",
                "inst_hier_path": "cpu/ps7_0_axi_periph/tier2_xbar_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI"
                    ]
                  }
                }
              },
              "i00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i00_couplers_to_i00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i01_couplers_to_i01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i02_couplers_to_i02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_s00_regslice_0",
                    "xci_path": "ip/design_1_s00_regslice_0/design_1_s00_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                    "xci_name": "design_1_s00_data_fifo_0",
                    "xci_path": "ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_16",
                    "xci_path": "ip/design_1_auto_pc_16/design_1_auto_pc_16.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_data_fifo/M_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_pc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "s00_data_fifo/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "s00_data_fifo/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m00_regslice_0",
                    "xci_path": "ip/design_1_m00_regslice_0/design_1_m00_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_1",
                    "xci_path": "ip/design_1_auto_pc_1/design_1_auto_pc_1.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_regslice": {
                    "interface_ports": [
                      "m00_regslice/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m01_regslice_0",
                    "xci_path": "ip/design_1_m01_regslice_0/design_1_m01_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_2",
                    "xci_path": "ip/design_1_auto_pc_2/design_1_auto_pc_2.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m01_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m01_regslice": {
                    "interface_ports": [
                      "m01_regslice/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m01_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m02_regslice_0",
                    "xci_path": "ip/design_1_m02_regslice_0/design_1_m02_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m02_couplers/m02_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_3",
                    "xci_path": "ip/design_1_auto_pc_3/design_1_auto_pc_3.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m02_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m02_regslice": {
                    "interface_ports": [
                      "m02_regslice/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m02_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m03_regslice_0",
                    "xci_path": "ip/design_1_m03_regslice_0/design_1_m03_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m03_couplers/m03_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_3",
                    "xci_path": "ip/design_1_auto_cc_3/design_1_auto_cc_3.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m03_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_4",
                    "xci_path": "ip/design_1_auto_pc_4/design_1_auto_pc_4.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m03_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_auto_pc": {
                    "interface_ports": [
                      "auto_cc/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m03_regslice": {
                    "interface_ports": [
                      "m03_regslice/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m03_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m03_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk",
                      "auto_cc/m_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn",
                      "auto_cc/m_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_4",
                    "xci_path": "ip/design_1_auto_cc_4/design_1_auto_cc_4.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m04_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_5",
                    "xci_path": "ip/design_1_auto_pc_5/design_1_auto_pc_5.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m04_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_auto_pc": {
                    "interface_ports": [
                      "auto_cc/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m04_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_6",
                    "xci_path": "ip/design_1_auto_pc_6/design_1_auto_pc_6.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m06_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m06_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m06_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_7",
                    "xci_path": "ip/design_1_auto_pc_7/design_1_auto_pc_7.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m08_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m08_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m08_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_8",
                    "xci_path": "ip/design_1_auto_pc_8/design_1_auto_pc_8.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m09_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m09_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m09_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_9",
                    "xci_path": "ip/design_1_auto_pc_9/design_1_auto_pc_9.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m10_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m10_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m10_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_10",
                    "xci_path": "ip/design_1_auto_pc_10/design_1_auto_pc_10.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m11_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m11_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m11_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_11",
                    "xci_path": "ip/design_1_auto_pc_11/design_1_auto_pc_11.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m12_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m12_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m12_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m13_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_12",
                    "xci_path": "ip/design_1_auto_pc_12/design_1_auto_pc_12.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m13_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m13_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m13_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m14_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m14_couplers_to_m14_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m15_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m15_couplers_to_m15_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m16_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_13",
                    "xci_path": "ip/design_1_auto_pc_13/design_1_auto_pc_13.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m16_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m16_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m16_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m17_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_14",
                    "xci_path": "ip/design_1_auto_pc_14/design_1_auto_pc_14.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m17_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m17_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m17_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m18_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m18_couplers_to_m18_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m19_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_15",
                    "xci_path": "ip/design_1_auto_pc_15/design_1_auto_pc_15.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m19_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m19_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m19_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "i00_couplers_to_tier2_xbar_0": {
                "interface_ports": [
                  "i00_couplers/M_AXI",
                  "tier2_xbar_0/S00_AXI"
                ]
              },
              "i01_couplers_to_tier2_xbar_1": {
                "interface_ports": [
                  "i01_couplers/M_AXI",
                  "tier2_xbar_1/S00_AXI"
                ]
              },
              "i02_couplers_to_tier2_xbar_2": {
                "interface_ports": [
                  "i02_couplers/M_AXI",
                  "tier2_xbar_2/S00_AXI"
                ]
              },
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "m09_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "m10_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "m11_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "m12_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "m13_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M13_AXI",
                  "m13_couplers/M_AXI"
                ]
              },
              "m14_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M14_AXI",
                  "m14_couplers/M_AXI"
                ]
              },
              "m15_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M15_AXI",
                  "m15_couplers/M_AXI"
                ]
              },
              "m16_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M16_AXI",
                  "m16_couplers/M_AXI"
                ]
              },
              "m17_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M17_AXI",
                  "m17_couplers/M_AXI"
                ]
              },
              "m18_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M18_AXI",
                  "m18_couplers/M_AXI"
                ]
              },
              "m19_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M19_AXI",
                  "m19_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "tier2_xbar_0_to_m00_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m01_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m02_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m03_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m04_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m05_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m06_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m07_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m08_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M00_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m09_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M01_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m10_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M02_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m11_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M03_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m12_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M04_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m13_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M05_AXI",
                  "m13_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m14_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M06_AXI",
                  "m14_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m15_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M07_AXI",
                  "m15_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m16_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M00_AXI",
                  "m16_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m17_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M01_AXI",
                  "m17_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m18_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M02_AXI",
                  "m18_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m19_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M03_AXI",
                  "m19_couplers/S_AXI"
                ]
              },
              "xbar_to_i00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "i00_couplers/S_AXI"
                ]
              },
              "xbar_to_i01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "i01_couplers/S_AXI"
                ]
              },
              "xbar_to_i02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "i02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "M09_ACLK_1": {
                "ports": [
                  "M09_ACLK",
                  "m09_couplers/M_ACLK"
                ]
              },
              "M09_ARESETN_1": {
                "ports": [
                  "M09_ARESETN",
                  "m09_couplers/M_ARESETN"
                ]
              },
              "M10_ACLK_1": {
                "ports": [
                  "M10_ACLK",
                  "m10_couplers/M_ACLK"
                ]
              },
              "M10_ARESETN_1": {
                "ports": [
                  "M10_ARESETN",
                  "m10_couplers/M_ARESETN"
                ]
              },
              "M11_ACLK_1": {
                "ports": [
                  "M11_ACLK",
                  "m11_couplers/M_ACLK"
                ]
              },
              "M11_ARESETN_1": {
                "ports": [
                  "M11_ARESETN",
                  "m11_couplers/M_ARESETN"
                ]
              },
              "M12_ACLK_1": {
                "ports": [
                  "M12_ACLK",
                  "m12_couplers/M_ACLK"
                ]
              },
              "M12_ARESETN_1": {
                "ports": [
                  "M12_ARESETN",
                  "m12_couplers/M_ARESETN"
                ]
              },
              "M13_ACLK_1": {
                "ports": [
                  "M13_ACLK",
                  "m13_couplers/M_ACLK"
                ]
              },
              "M13_ARESETN_1": {
                "ports": [
                  "M13_ARESETN",
                  "m13_couplers/M_ARESETN"
                ]
              },
              "M14_ACLK_1": {
                "ports": [
                  "M14_ACLK",
                  "m14_couplers/M_ACLK"
                ]
              },
              "M14_ARESETN_1": {
                "ports": [
                  "M14_ARESETN",
                  "m14_couplers/M_ARESETN"
                ]
              },
              "M15_ACLK_1": {
                "ports": [
                  "M15_ACLK",
                  "m15_couplers/M_ACLK"
                ]
              },
              "M15_ARESETN_1": {
                "ports": [
                  "M15_ARESETN",
                  "m15_couplers/M_ARESETN"
                ]
              },
              "M16_ACLK_1": {
                "ports": [
                  "M16_ACLK",
                  "m16_couplers/M_ACLK"
                ]
              },
              "M16_ARESETN_1": {
                "ports": [
                  "M16_ARESETN",
                  "m16_couplers/M_ARESETN"
                ]
              },
              "M17_ACLK_1": {
                "ports": [
                  "M17_ACLK",
                  "m17_couplers/M_ACLK"
                ]
              },
              "M17_ARESETN_1": {
                "ports": [
                  "M17_ARESETN",
                  "m17_couplers/M_ARESETN"
                ]
              },
              "M18_ACLK_1": {
                "ports": [
                  "M18_ACLK",
                  "m18_couplers/M_ACLK"
                ]
              },
              "M18_ARESETN_1": {
                "ports": [
                  "M18_ARESETN",
                  "m18_couplers/M_ARESETN"
                ]
              },
              "M19_ACLK_1": {
                "ports": [
                  "M19_ACLK",
                  "m19_couplers/M_ACLK"
                ]
              },
              "M19_ARESETN_1": {
                "ports": [
                  "M19_ARESETN",
                  "m19_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "tier2_xbar_0/aclk",
                  "tier2_xbar_1/aclk",
                  "tier2_xbar_2/aclk",
                  "i00_couplers/S_ACLK",
                  "i00_couplers/M_ACLK",
                  "i01_couplers/S_ACLK",
                  "i01_couplers/M_ACLK",
                  "i02_couplers/S_ACLK",
                  "i02_couplers/M_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK",
                  "m13_couplers/S_ACLK",
                  "m14_couplers/S_ACLK",
                  "m15_couplers/S_ACLK",
                  "m16_couplers/S_ACLK",
                  "m17_couplers/S_ACLK",
                  "m18_couplers/S_ACLK",
                  "m19_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "tier2_xbar_0/aresetn",
                  "tier2_xbar_1/aresetn",
                  "tier2_xbar_2/aresetn",
                  "i00_couplers/S_ARESETN",
                  "i00_couplers/M_ARESETN",
                  "i01_couplers/S_ARESETN",
                  "i01_couplers/M_ARESETN",
                  "i02_couplers/S_ARESETN",
                  "i02_couplers/M_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN",
                  "m13_couplers/S_ARESETN",
                  "m14_couplers/S_ARESETN",
                  "m15_couplers/S_ARESETN",
                  "m16_couplers/S_ARESETN",
                  "m17_couplers/S_ARESETN",
                  "m18_couplers/S_ARESETN",
                  "m19_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M10_AXI",
              "ps7_0_axi_periph/M10_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M11_AXI",
              "ps7_0_axi_periph/M11_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M12_AXI",
              "ps7_0_axi_periph/M12_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M13_AXI",
              "ps7_0_axi_periph/M13_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M14_AXI",
              "ps7_0_axi_periph/M14_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M15_AXI",
              "ps7_0_axi_periph/M15_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M18_AXI",
              "ps7_0_axi_periph/M18_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "M08_AXI",
              "ps7_0_axi_periph/M08_AXI"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "M09_AXI",
              "ps7_0_axi_periph/M09_AXI"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "S_AXI_HP1",
              "processing_system7_0/S_AXI_HP1"
            ]
          },
          "Conn11": {
            "interface_ports": [
              "M19_AXI",
              "ps7_0_axi_periph/M19_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "M05_AXI",
              "ps7_0_axi_periph/M05_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "M06_AXI",
              "ps7_0_axi_periph/M06_AXI"
            ]
          },
          "S_AXI4_1": {
            "interface_ports": [
              "M07_AXI",
              "ps7_0_axi_periph/M07_AXI"
            ]
          },
          "axi_mem_intercon_M00_AXI": {
            "interface_ports": [
              "S_AXI_HP0",
              "processing_system7_0/S_AXI_HP0"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_IIC_1": {
            "interface_ports": [
              "IIC_0",
              "processing_system7_0/IIC_1"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "ps7_0_axi_periph/M00_AXI"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "ps7_0_axi_periph/M01_AXI"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "ps7_0_axi_periph/M02_AXI"
            ]
          },
          "ps7_0_axi_periph_M16_AXI": {
            "interface_ports": [
              "M16_AXI",
              "ps7_0_axi_periph/M16_AXI"
            ]
          },
          "ps7_0_axi_periph_M17_AXI": {
            "interface_ports": [
              "M17_AXI",
              "ps7_0_axi_periph/M17_AXI"
            ]
          },
          "s_axi1_1": {
            "interface_ports": [
              "M04_AXI",
              "ps7_0_axi_periph/M04_AXI"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "M03_AXI",
              "ps7_0_axi_periph/M03_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "proc_sys_reset_0/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "In10_1": {
            "ports": [
              "In10",
              "xlconcat_0/In10"
            ]
          },
          "In11_1": {
            "ports": [
              "In11",
              "xlconcat_0/In11"
            ]
          },
          "In12_1": {
            "ports": [
              "In12",
              "xlconcat_0/In12"
            ]
          },
          "In5_1": {
            "ports": [
              "In5",
              "xlconcat_0/In5"
            ]
          },
          "In7_1": {
            "ports": [
              "In7",
              "xlconcat_0/In7"
            ]
          },
          "In8_1": {
            "ports": [
              "In8",
              "xlconcat_0/In8"
            ]
          },
          "In9_1": {
            "ports": [
              "In9",
              "xlconcat_0/In9"
            ]
          },
          "Net": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "proc_sys_reset_0/slowest_sync_clk",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "processing_system7_0/S_AXI_HP1_ACLK",
              "ps7_0_axi_periph/ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/M01_ACLK",
              "ps7_0_axi_periph/M02_ACLK",
              "ps7_0_axi_periph/M05_ACLK",
              "ps7_0_axi_periph/M06_ACLK",
              "ps7_0_axi_periph/M07_ACLK",
              "ps7_0_axi_periph/M08_ACLK",
              "ps7_0_axi_periph/M09_ACLK",
              "ps7_0_axi_periph/M10_ACLK",
              "ps7_0_axi_periph/M11_ACLK",
              "ps7_0_axi_periph/M12_ACLK",
              "ps7_0_axi_periph/M13_ACLK",
              "ps7_0_axi_periph/M14_ACLK",
              "ps7_0_axi_periph/M15_ACLK",
              "ps7_0_axi_periph/M16_ACLK",
              "ps7_0_axi_periph/M17_ACLK",
              "ps7_0_axi_periph/M18_ACLK",
              "ps7_0_axi_periph/M19_ACLK"
            ]
          },
          "axi_ethernet_0_dma_mm2s_introut": {
            "ports": [
              "In0",
              "xlconcat_0/In0"
            ]
          },
          "axi_ethernet_0_dma_s2mm_introut": {
            "ports": [
              "In1",
              "xlconcat_0/In1"
            ]
          },
          "axi_ethernet_0_interrupt": {
            "ports": [
              "In3",
              "xlconcat_0/In3"
            ]
          },
          "axi_ethernet_0_mac_irq": {
            "ports": [
              "In2",
              "xlconcat_0/In2"
            ]
          },
          "ipmc_jtag_irq": {
            "ports": [
              "In4",
              "xlconcat_0/In4"
            ]
          },
          "ipmc_jtag_irq1": {
            "ports": [
              "In6",
              "xlconcat_0/In6"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "S00_ARESETN",
              "ps7_0_axi_periph/ARESETN",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/M01_ARESETN",
              "ps7_0_axi_periph/M02_ARESETN",
              "ps7_0_axi_periph/M05_ARESETN",
              "ps7_0_axi_periph/M06_ARESETN",
              "ps7_0_axi_periph/M07_ARESETN",
              "ps7_0_axi_periph/M08_ARESETN",
              "ps7_0_axi_periph/M09_ARESETN",
              "ps7_0_axi_periph/M10_ARESETN",
              "ps7_0_axi_periph/M11_ARESETN",
              "ps7_0_axi_periph/M12_ARESETN",
              "ps7_0_axi_periph/M13_ARESETN",
              "ps7_0_axi_periph/M14_ARESETN",
              "ps7_0_axi_periph/M15_ARESETN",
              "ps7_0_axi_periph/M16_ARESETN",
              "ps7_0_axi_periph/M17_ARESETN",
              "ps7_0_axi_periph/M18_ARESETN",
              "ps7_0_axi_periph/M19_ARESETN"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_1/peripheral_aresetn",
              "peripheral_aresetn",
              "ps7_0_axi_periph/M03_ARESETN",
              "ps7_0_axi_periph/M04_ARESETN"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "processing_system7_0/FCLK_CLK1",
              "FCLK_CLK1",
              "proc_sys_reset_1/slowest_sync_clk",
              "ps7_0_axi_periph/M03_ACLK",
              "ps7_0_axi_periph/M04_ACLK"
            ]
          },
          "processing_system7_0_FCLK_CLK2": {
            "ports": [
              "processing_system7_0/FCLK_CLK2",
              "FCLK_CLK2"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "ext_reset_in",
              "proc_sys_reset_0/ext_reset_in",
              "proc_sys_reset_1/ext_reset_in"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "processing_system7_0/IRQ_F2P"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "processing_system7_0/SDIO0_CDN",
              "processing_system7_0/SDIO0_WP",
              "processing_system7_0/SDIO1_CDN",
              "processing_system7_0/SDIO1_WP"
            ]
          }
        }
      },
      "dbg": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "debug_bridge_0": {
            "vlnv": "xilinx.com:ip:debug_bridge:3.0",
            "xci_name": "design_1_debug_bridge_0_0",
            "xci_path": "ip/design_1_debug_bridge_0_0_3/design_1_debug_bridge_0_0.xci",
            "inst_hier_path": "dbg/debug_bridge_0",
            "parameters": {
              "C_BSCAN_MUX": {
                "value": "1"
              },
              "C_DEBUG_MODE": {
                "value": "2"
              },
              "C_NUM_BS_MASTER": {
                "value": "1"
              },
              "C_XVC_HW_ID": {
                "value": "0x0001"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "16"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  }
                },
                "memory_map_ref": "S_AXI"
              },
              "m0_bscan": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
                "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI": {
                  "address_blocks": {
                    "Reg0": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register",
                      "bank_blocks": {
                        "REG;/axi_jtag/s_axi/reg0;xilinx.com:ip:axi_jtag:1.0;/axi_jtag;s_axi;NONE;NONE": {
                          "base_address": "0x0000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "debug_bridge_1": {
            "vlnv": "xilinx.com:ip:debug_bridge:3.0",
            "xci_name": "design_1_debug_bridge_1_0",
            "xci_path": "ip/design_1_debug_bridge_1_0_2/design_1_debug_bridge_1_0.xci",
            "inst_hier_path": "dbg/debug_bridge_1",
            "interface_ports": {
              "S_BSCAN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
                "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
              }
            }
          }
        },
        "interface_nets": {
          "debug_bridge_0_m0_bscan": {
            "interface_ports": [
              "debug_bridge_0/m0_bscan",
              "debug_bridge_1/S_BSCAN"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S_AXI",
              "debug_bridge_0/S_AXI"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "clk",
              "debug_bridge_0/s_axi_aclk",
              "debug_bridge_1/clk"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "debug_bridge_0/s_axi_aresetn"
            ]
          }
        }
      },
      "i2c": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "iic_rtl_3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt1": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt2": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt3": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt4": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "design_1_axi_iic_0_0",
            "xci_path": "ip/design_1_axi_iic_0_0_2/design_1_axi_iic_0_0.xci",
            "inst_hier_path": "i2c/axi_iic_0",
            "parameters": {
              "C_SCL_INERTIAL_DELAY": {
                "value": "10"
              },
              "C_SDA_INERTIAL_DELAY": {
                "value": "10"
              }
            }
          },
          "axi_iic_1": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "design_1_axi_iic_1_0",
            "xci_path": "ip/design_1_axi_iic_1_0_2/design_1_axi_iic_1_0.xci",
            "inst_hier_path": "i2c/axi_iic_1",
            "parameters": {
              "C_SCL_INERTIAL_DELAY": {
                "value": "10"
              },
              "C_SDA_INERTIAL_DELAY": {
                "value": "10"
              }
            }
          },
          "axi_iic_2": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "design_1_axi_iic_2_0",
            "xci_path": "ip/design_1_axi_iic_2_0_3/design_1_axi_iic_2_0.xci",
            "inst_hier_path": "i2c/axi_iic_2",
            "parameters": {
              "C_SCL_INERTIAL_DELAY": {
                "value": "10"
              },
              "C_SDA_INERTIAL_DELAY": {
                "value": "10"
              }
            }
          },
          "axi_iic_3": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "design_1_axi_iic_3_0",
            "xci_path": "ip/design_1_axi_iic_3_0_3/design_1_axi_iic_3_0.xci",
            "inst_hier_path": "i2c/axi_iic_3",
            "parameters": {
              "C_SCL_INERTIAL_DELAY": {
                "value": "10"
              },
              "C_SDA_INERTIAL_DELAY": {
                "value": "10"
              }
            }
          },
          "axi_iic_4": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "design_1_axi_iic_4_0",
            "xci_path": "ip/design_1_axi_iic_4_0_2/design_1_axi_iic_4_0.xci",
            "inst_hier_path": "i2c/axi_iic_4",
            "parameters": {
              "C_SCL_INERTIAL_DELAY": {
                "value": "10"
              },
              "C_SDA_INERTIAL_DELAY": {
                "value": "10"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "iic_rtl_3",
              "axi_iic_3/IIC"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "iic_rtl_4",
              "axi_iic_4/IIC"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "S_AXI3",
              "axi_iic_3/S_AXI"
            ]
          },
          "S_AXI4_1": {
            "interface_ports": [
              "S_AXI4",
              "axi_iic_4/S_AXI"
            ]
          },
          "axi_iic_0_IIC": {
            "interface_ports": [
              "iic_rtl_0",
              "axi_iic_0/IIC"
            ]
          },
          "axi_iic_1_IIC": {
            "interface_ports": [
              "iic_rtl_1",
              "axi_iic_1/IIC"
            ]
          },
          "axi_iic_2_IIC": {
            "interface_ports": [
              "iic_rtl_2",
              "axi_iic_2/IIC"
            ]
          },
          "cpu_M10_AXI": {
            "interface_ports": [
              "S_AXI2",
              "axi_iic_0/S_AXI"
            ]
          },
          "cpu_M11_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_iic_1/S_AXI"
            ]
          },
          "cpu_M12_AXI": {
            "interface_ports": [
              "S_AXI1",
              "axi_iic_2/S_AXI"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "s_axi_aclk",
              "axi_iic_0/s_axi_aclk",
              "axi_iic_1/s_axi_aclk",
              "axi_iic_2/s_axi_aclk",
              "axi_iic_3/s_axi_aclk",
              "axi_iic_4/s_axi_aclk"
            ]
          },
          "axi_iic_0_iic2intc_irpt": {
            "ports": [
              "axi_iic_0/iic2intc_irpt",
              "iic2intc_irpt2"
            ]
          },
          "axi_iic_1_iic2intc_irpt": {
            "ports": [
              "axi_iic_1/iic2intc_irpt",
              "iic2intc_irpt"
            ]
          },
          "axi_iic_2_iic2intc_irpt": {
            "ports": [
              "axi_iic_2/iic2intc_irpt",
              "iic2intc_irpt1"
            ]
          },
          "axi_iic_3_iic2intc_irpt": {
            "ports": [
              "axi_iic_3/iic2intc_irpt",
              "iic2intc_irpt3"
            ]
          },
          "axi_iic_4_iic2intc_irpt": {
            "ports": [
              "axi_iic_4/iic2intc_irpt",
              "iic2intc_irpt4"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_iic_0/s_axi_aresetn",
              "axi_iic_1/s_axi_aresetn",
              "axi_iic_2/s_axi_aresetn",
              "axi_iic_3/s_axi_aresetn",
              "axi_iic_4/s_axi_aresetn"
            ]
          }
        }
      },
      "bram_loopback": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_0_0",
            "xci_path": "ip/design_1_axi_bram_ctrl_0_0_3/design_1_axi_bram_ctrl_0_0.xci",
            "inst_hier_path": "bram_loopback/axi_bram_ctrl_0",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x44000000 32 > design_1 bram_loopback/blk_mem_gen_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_0",
            "xci_path": "ip/design_1_blk_mem_gen_0_0_3/design_1_blk_mem_gen_0_0.xci",
            "inst_hier_path": "bram_loopback/blk_mem_gen_0"
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "blk_mem_gen_0/BRAM_PORTA",
              "axi_bram_ctrl_0/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "S_AXI_ACLK",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "S_AXI_ARESETN_1": {
            "ports": [
              "S_AXI_ARESETN",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          }
        }
      },
      "axi_jtag_1": {
        "vlnv": "A_Clark:Debug:axi_jtag:1.0",
        "xci_name": "design_1_axi_jtag_1_0",
        "xci_path": "ip/design_1_axi_jtag_1_0_2/design_1_axi_jtag_1_0.xci",
        "inst_hier_path": "axi_jtag_1",
        "parameters": {
          "C_TCK_CLOCK_RATIO": {
            "value": "20"
          }
        }
      },
      "axi_jtag_0": {
        "vlnv": "A_Clark:Debug:axi_jtag:1.0",
        "xci_name": "design_1_axi_jtag_0_0",
        "xci_path": "ip/design_1_axi_jtag_0_0_2/design_1_axi_jtag_0_0.xci",
        "inst_hier_path": "axi_jtag_0",
        "parameters": {
          "C_TCK_CLOCK_RATIO": {
            "value": "20"
          }
        }
      },
      "pok_alarm_0": {
        "vlnv": "xilinx.com:module_ref:pok_alarm:1.0",
        "xci_name": "design_1_pok_alarm_0_0",
        "xci_path": "ip/design_1_pok_alarm_0_0_3/design_1_pok_alarm_0_0.xci",
        "inst_hier_path": "pok_alarm_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pok_alarm",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pok_change_polarity": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "pok_change_enable": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "payload_off_alarm": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "payload_on_in": {
            "direction": "I"
          },
          "payload_on_out": {
            "direction": "O"
          },
          "pok_change": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "design_1_xadc_wiz_0_0",
        "xci_path": "ip/design_1_xadc_wiz_0_0_2/design_1_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ENABLE_EXTERNAL_MUX": {
            "value": "false"
          },
          "ENABLE_VCCDDRO_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPAUX_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPINT_ALARM": {
            "value": "false"
          },
          "EXTERNAL_MUX_CHANNEL": {
            "value": "VP_VN"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VP_VN"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          }
        }
      },
      "reg_bank_0": {
        "vlnv": "xilinx.com:module_ref:reg_bank:1.0",
        "xci_name": "design_1_reg_bank_0_0",
        "xci_path": "ip/design_1_reg_bank_0_0_3/design_1_reg_bank_0_0.xci",
        "inst_hier_path": "reg_bank_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_bank",
          "boundary_crc": "0x0"
        },
        "ports": {
          "prbs_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "93750000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_axi_c2c_phy_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reg_rw": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "ipmb_en_1_0": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "id_4_2": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "payload_on_5": {
            "direction": "O"
          },
          "prbs_sel_8_6": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "aurora_pma_init_9": {
            "direction": "O"
          },
          "tx_polarity_13_10": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "gtp_reset_14": {
            "direction": "O"
          },
          "channel_up_top_15": {
            "direction": "O"
          },
          "c2c_slave_reset_top_16": {
            "direction": "O"
          },
          "channel_up_bot_17": {
            "direction": "O"
          },
          "c2c_slave_reset_bot_18": {
            "direction": "O"
          },
          "pok_change_polarity_22_20": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "pok_change_enable_25_23": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "jtag_channel_26": {
            "direction": "O"
          },
          "ha_7_0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ready_ipmb_zynq_9_8": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "los_10g_10": {
            "direction": "I"
          },
          "pim_alarm_11": {
            "direction": "I"
          },
          "link_stat_top_12": {
            "direction": "I"
          },
          "channel_up_top_13": {
            "direction": "I"
          },
          "link_stat_bot_14": {
            "direction": "I"
          },
          "channel_up_bot_15": {
            "direction": "I"
          },
          "hot_swap_handle_16": {
            "direction": "I"
          },
          "prbs_err_20_17": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "payload_off_alarm_27_25": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "pok_payload_28": {
            "direction": "I"
          },
          "pok_change_31_29": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "reg_ro": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axis_jtag_0": {
        "vlnv": "user.org:user:axis_jtag:1.0",
        "xci_name": "design_1_axis_jtag_0_0",
        "xci_path": "ip/design_1_axis_jtag_0_0/design_1_axis_jtag_0_0.xci",
        "inst_hier_path": "axis_jtag_0",
        "parameters": {
          "C_TCK_CLOCK_RATIO": {
            "value": "4"
          }
        }
      },
      "i2c_switch_dual_0": {
        "vlnv": "xilinx.com:module_ref:i2c_switch_dual:1.0",
        "xci_name": "design_1_i2c_switch_dual_0_0",
        "xci_path": "ip/design_1_i2c_switch_dual_0_0_3/design_1_i2c_switch_dual_0_0.xci",
        "inst_hier_path": "i2c_switch_dual_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2c_switch_dual",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "TX_MASTER": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0",
            "port_maps": {
              "SCL_I": {
                "physical_name": "tx_scl_i",
                "direction": "O"
              },
              "SCL_O": {
                "physical_name": "tx_scl_o",
                "direction": "I"
              },
              "SCL_T": {
                "physical_name": "tx_scl_t",
                "direction": "I"
              },
              "SDA_I": {
                "physical_name": "tx_sda_i",
                "direction": "O"
              },
              "SDA_O": {
                "physical_name": "tx_sda_o",
                "direction": "I"
              },
              "SDA_T": {
                "physical_name": "tx_sda_t",
                "direction": "I"
              }
            }
          },
          "RX0_SLAVE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0",
            "port_maps": {
              "SCL_I": {
                "physical_name": "rx0_scl_i",
                "direction": "O"
              },
              "SCL_O": {
                "physical_name": "rx0_scl_o",
                "direction": "I"
              },
              "SCL_T": {
                "physical_name": "rx0_scl_t",
                "direction": "I"
              },
              "SDA_I": {
                "physical_name": "rx0_sda_i",
                "direction": "O"
              },
              "SDA_O": {
                "physical_name": "rx0_sda_o",
                "direction": "I"
              },
              "SDA_T": {
                "physical_name": "rx0_sda_t",
                "direction": "I"
              }
            }
          },
          "RX1_SLAVE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0",
            "port_maps": {
              "SCL_I": {
                "physical_name": "rx1_scl_i",
                "direction": "O"
              },
              "SCL_O": {
                "physical_name": "rx1_scl_o",
                "direction": "I"
              },
              "SCL_T": {
                "physical_name": "rx1_scl_t",
                "direction": "I"
              },
              "SDA_I": {
                "physical_name": "rx1_sda_i",
                "direction": "O"
              },
              "SDA_O": {
                "physical_name": "rx1_sda_o",
                "direction": "I"
              },
              "SDA_T": {
                "physical_name": "rx1_sda_t",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "tx_en": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "scl0": {
            "direction": "IO"
          },
          "sda0": {
            "direction": "IO"
          },
          "scl1": {
            "direction": "IO"
          },
          "sda1": {
            "direction": "IO"
          },
          "scl_i_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "scl_t_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "sda_i_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "sda_t_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "sv_scl_o": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "sv_scl_t": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ms_scl_o": {
            "direction": "O"
          },
          "ms_scl_t": {
            "direction": "O"
          },
          "sv_sda_o": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "sv_sda_t": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ms_sda_o": {
            "direction": "O"
          },
          "ms_sda_t": {
            "direction": "O"
          }
        }
      },
      "ipmb_watchdog_0": {
        "vlnv": "xilinx.com:module_ref:ipmb_watchdog:1.0",
        "xci_name": "design_1_ipmb_watchdog_0_0",
        "xci_path": "ip/design_1_ipmb_watchdog_0_0/design_1_ipmb_watchdog_0_0.xci",
        "inst_hier_path": "ipmb_watchdog_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ipmb_watchdog",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "gpio_0": {
            "direction": "O",
            "left": "29",
            "right": "0"
          },
          "gpio_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "scl_i_in": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "scl_t_in": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "sda_i_in": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "sda_t_in": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "sv_scl_o": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "sv_scl_t": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ms_scl_o": {
            "direction": "I"
          },
          "ms_scl_t": {
            "direction": "I"
          },
          "sv_sda_o": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "sv_sda_t": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ms_sda_o": {
            "direction": "I"
          },
          "ms_sda_t": {
            "direction": "I"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_1",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_1_3/design_1_axi_bram_ctrl_0_1.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_1_0",
        "xci_path": "ip/design_1_axi_bram_ctrl_1_0_2/design_1_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_chip2chip_0": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "design_1_axi_chip2chip_0_0",
        "xci_path": "ip/design_1_axi_chip2chip_0_0_3/design_1_axi_chip2chip_0_0.xci",
        "inst_hier_path": "axi_chip2chip_0",
        "parameters": {
          "C_ECC_ENABLE": {
            "value": "false"
          },
          "C_INCLUDE_AXILITE": {
            "value": "0"
          },
          "C_INTERFACE_MODE": {
            "value": "1"
          },
          "C_INTERFACE_TYPE": {
            "value": "3"
          }
        }
      },
      "axi_chip2chip_1": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "design_1_axi_chip2chip_1_0",
        "xci_path": "ip/design_1_axi_chip2chip_1_0_2/design_1_axi_chip2chip_1_0.xci",
        "inst_hier_path": "axi_chip2chip_1",
        "parameters": {
          "C_ECC_ENABLE": {
            "value": "false"
          },
          "C_INCLUDE_AXILITE": {
            "value": "0"
          },
          "C_INTERFACE_MODE": {
            "value": "1"
          },
          "C_INTERFACE_TYPE": {
            "value": "3"
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_dma_0_0",
        "xci_path": "ip/design_1_axi_dma_0_0_2/design_1_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_addr_width": {
            "value": "32"
          },
          "c_include_s2mm": {
            "value": "1"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "64"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "64"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "64"
          },
          "c_mm2s_burst_size": {
            "value": "128"
          },
          "c_s2mm_burst_size": {
            "value": "128"
          },
          "c_s_axis_s2mm_tdata_width": {
            "value": "64"
          },
          "c_sg_include_stscntrl_strm": {
            "value": "0"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        },
        "interface_ports": {
          "M_AXI_SG": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_SG",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_SG": {
              "range": "4G",
              "width": "32"
            },
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "xci_path": "ip/design_1_axi_gpio_0_0_3/design_1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000000"
          },
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "27"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_1_0",
        "xci_path": "ip/design_1_axi_gpio_1_0_2/design_1_axi_gpio_1_0.xci",
        "inst_hier_path": "axi_gpio_1",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_2_0",
        "xci_path": "ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xci",
        "inst_hier_path": "axi_gpio_2",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "30"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_mem_intercon_1_1/design_1_axi_mem_intercon_1.xci",
        "inst_hier_path": "axi_mem_intercon",
        "xci_name": "design_1_axi_mem_intercon_1",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_4",
            "xci_path": "ip/design_1_xbar_4/design_1_xbar_4.xci",
            "inst_hier_path": "axi_mem_intercon/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_us_3",
                "xci_path": "ip/design_1_auto_us_3/design_1_auto_us_3.xci",
                "inst_hier_path": "axi_mem_intercon/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_17",
                "xci_path": "ip/design_1_auto_pc_17/design_1_auto_pc_17.xci",
                "inst_hier_path": "axi_mem_intercon/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "xci_path": "ip/design_1_axis_data_fifo_0_0_2/design_1_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_1",
        "xci_path": "ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_2",
        "xci_path": "ip/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_2.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_3",
        "xci_path": "ip/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_3.xci",
        "inst_hier_path": "util_vector_logic_3",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_4": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "xci_path": "ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_4",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_5": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_2_0",
        "xci_path": "ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0.xci",
        "inst_hier_path": "util_vector_logic_5",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "i2cSlave_0": {
        "vlnv": "xilinx.com:module_ref:i2cSlave:1.0",
        "xci_name": "design_1_i2cSlave_0_0",
        "xci_path": "ip/design_1_i2cSlave_0_0_3/design_1_i2cSlave_0_0.xci",
        "inst_hier_path": "i2cSlave_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2cSlave",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "RX": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0",
            "port_maps": {
              "SCL_I": {
                "physical_name": "scl",
                "direction": "I"
              },
              "SCL_O": {
                "physical_name": "rx_scl_o",
                "direction": "O"
              },
              "SCL_T": {
                "physical_name": "rx_scl_t",
                "direction": "O"
              },
              "SDA_I": {
                "physical_name": "sda_in",
                "direction": "I"
              },
              "SDA_O": {
                "physical_name": "sda_out",
                "direction": "O"
              },
              "SDA_T": {
                "physical_name": "sda_t",
                "direction": "O"
              }
            }
          },
          "CONTROL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "MEM_SIZE": {
                "value": "8192",
                "value_src": "ip_prop"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "ip_prop"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "user_prop"
              },
              "READ_LATENCY": {
                "value": "1",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "bram_en",
                "direction": "I"
              },
              "DOUT": {
                "physical_name": "bram_rddata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram_wrdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram_we",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram_addr",
                "direction": "I",
                "left": "12",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram_clk",
                "direction": "I"
              },
              "RST": {
                "physical_name": "bram_rst",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "i2c_addr_received": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "hardware_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "i2cSlave_1": {
        "vlnv": "xilinx.com:module_ref:i2cSlave:1.0",
        "xci_name": "design_1_i2cSlave_1_0",
        "xci_path": "ip/design_1_i2cSlave_1_0_2/design_1_i2cSlave_1_0.xci",
        "inst_hier_path": "i2cSlave_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2cSlave",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "RX": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0",
            "port_maps": {
              "SCL_I": {
                "physical_name": "scl",
                "direction": "I"
              },
              "SCL_O": {
                "physical_name": "rx_scl_o",
                "direction": "O"
              },
              "SCL_T": {
                "physical_name": "rx_scl_t",
                "direction": "O"
              },
              "SDA_I": {
                "physical_name": "sda_in",
                "direction": "I"
              },
              "SDA_O": {
                "physical_name": "sda_out",
                "direction": "O"
              },
              "SDA_T": {
                "physical_name": "sda_t",
                "direction": "O"
              }
            }
          },
          "CONTROL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "MEM_SIZE": {
                "value": "8192",
                "value_src": "ip_prop"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "ip_prop"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "user_prop"
              },
              "READ_LATENCY": {
                "value": "1",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "bram_en",
                "direction": "I"
              },
              "DOUT": {
                "physical_name": "bram_rddata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram_wrdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram_we",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram_addr",
                "direction": "I",
                "left": "12",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram_clk",
                "direction": "I"
              },
              "RST": {
                "physical_name": "bram_rst",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "i2c_addr_received": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "hardware_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "axisafety_1": {
        "vlnv": "xilinx.com:module_ref:axisafety:1.0",
        "xci_name": "design_1_axisafety_1_0",
        "xci_path": "ip/design_1_axisafety_1_0_3/design_1_axisafety_1_0.xci",
        "inst_hier_path": "axisafety_1",
        "parameters": {
          "C_S_AXI_ADDR_WIDTH": {
            "value": "28"
          },
          "C_S_AXI_ID_WIDTH": {
            "value": "6"
          },
          "OPT_SELF_RESET": {
            "value": "1"
          },
          "OPT_TIMEOUT": {
            "value": "100000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axisafety",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "6",
                "value_src": "auto"
              },
              "ADDR_WIDTH": {
                "value": "28",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFF",
              "width": "28"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "M_AXI_AWID",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_WLAST",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BID": {
                "physical_name": "M_AXI_BID",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M_AXI_ARID",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RID": {
                "physical_name": "M_AXI_RID",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_RLAST",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "6",
                "value_src": "auto"
              },
              "ADDR_WIDTH": {
                "value": "28",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "S_AXI",
            "port_maps": {
              "AWID": {
                "physical_name": "S_AXI_AWID",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "S_AXI_AWLEN",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "S_AXI_AWSIZE",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "S_AXI_AWBURST",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "S_AXI_AWLOCK",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "S_AXI_AWCACHE",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "S_AXI_AWQOS",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "S_AXI_WLAST",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BID": {
                "physical_name": "S_AXI_BID",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "S_AXI_ARID",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "S_AXI_ARLEN",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "S_AXI_ARSIZE",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "S_AXI_ARBURST",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "S_AXI_ARLOCK",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "S_AXI_ARCACHE",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "S_AXI_ARQOS",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RID": {
                "physical_name": "S_AXI_RID",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "S_AXI_RLAST",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "o_read_fault": {
            "direction": "O"
          },
          "o_write_fault": {
            "direction": "O"
          },
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "M_AXI_ARESETN": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "comb_aresetn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ext_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "channel_up": {
            "direction": "O"
          },
          "M_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "256M",
              "width": "28"
            }
          }
        }
      },
      "axisafety_2": {
        "vlnv": "xilinx.com:module_ref:axisafety:1.0",
        "xci_name": "design_1_axisafety_2_0",
        "xci_path": "ip/design_1_axisafety_2_0_2/design_1_axisafety_2_0.xci",
        "inst_hier_path": "axisafety_2",
        "parameters": {
          "C_S_AXI_ADDR_WIDTH": {
            "value": "28"
          },
          "C_S_AXI_ID_WIDTH": {
            "value": "6"
          },
          "OPT_SELF_RESET": {
            "value": "1"
          },
          "OPT_TIMEOUT": {
            "value": "100000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axisafety",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "6",
                "value_src": "auto"
              },
              "ADDR_WIDTH": {
                "value": "28",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFF",
              "width": "28"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "M_AXI_AWID",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_WLAST",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BID": {
                "physical_name": "M_AXI_BID",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M_AXI_ARID",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RID": {
                "physical_name": "M_AXI_RID",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_RLAST",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "6",
                "value_src": "auto"
              },
              "ADDR_WIDTH": {
                "value": "28",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "S_AXI",
            "port_maps": {
              "AWID": {
                "physical_name": "S_AXI_AWID",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "S_AXI_AWLEN",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "S_AXI_AWSIZE",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "S_AXI_AWBURST",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "S_AXI_AWLOCK",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "S_AXI_AWCACHE",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "S_AXI_AWQOS",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "S_AXI_WLAST",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BID": {
                "physical_name": "S_AXI_BID",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "S_AXI_ARID",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "S_AXI_ARLEN",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "S_AXI_ARSIZE",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "S_AXI_ARBURST",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "S_AXI_ARLOCK",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "S_AXI_ARCACHE",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "S_AXI_ARQOS",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RID": {
                "physical_name": "S_AXI_RID",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "S_AXI_RLAST",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "o_read_fault": {
            "direction": "O"
          },
          "o_write_fault": {
            "direction": "O"
          },
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "M_AXI_ARESETN": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "comb_aresetn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ext_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "channel_up": {
            "direction": "O"
          },
          "M_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "256M",
              "width": "28"
            }
          }
        }
      }
    },
    "interface_nets": {
      "Conn": {
        "interface_ports": [
          "axi_jtag_0/s_axi",
          "cpu/M03_AXI"
        ]
      },
      "S_AXI2_1": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "cpu/M05_AXI"
        ]
      },
      "S_AXI3_1": {
        "interface_ports": [
          "axi_gpio_1/S_AXI",
          "cpu/M06_AXI"
        ]
      },
      "S_AXI4_1": {
        "interface_ports": [
          "axi_bram_ctrl_1/S_AXI",
          "cpu/M07_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "i2cSlave_0/CONTROL"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA_1": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "i2cSlave_1/CONTROL"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axis_data_fifo_0/S_AXIS",
          "axi_dma_0/M_AXIS_MM2S"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "axi_mem_intercon/S01_AXI"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_0/M_AXI_S2MM",
          "axi_mem_intercon/S02_AXI"
        ]
      },
      "axi_dma_0_M_AXI_SG": {
        "interface_ports": [
          "axi_dma_0/M_AXI_SG",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "axi_ethernet_0_mdio": {
        "interface_ports": [
          "mdio_phy",
          "eth1/mdio_phy"
        ]
      },
      "axi_ethernet_0_rgmii": {
        "interface_ports": [
          "rgmii",
          "eth1/rgmii"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "scf_i2c_0",
          "i2c/iic_rtl_0"
        ]
      },
      "axi_iic_1_IIC": {
        "interface_ports": [
          "scf_i2c_1",
          "i2c/iic_rtl_1"
        ]
      },
      "axi_iic_2_IIC": {
        "interface_ports": [
          "scf_i2c_2",
          "i2c/iic_rtl_2"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "eth1/M00_AXI",
          "cpu/S_AXI_HP0"
        ]
      },
      "axi_mem_intercon_M00_AXI1": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "cpu/S_AXI_HP1"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "axis_jtag_0/s_axis"
        ]
      },
      "axisafety_1_M_AXI": {
        "interface_ports": [
          "axisafety_1/M_AXI",
          "axi_chip2chip_0/s_axi"
        ]
      },
      "axisafety_1_M_AXI_1": {
        "interface_ports": [
          "axisafety_2/M_AXI",
          "axi_chip2chip_1/s_axi"
        ]
      },
      "cpu_IIC_0": {
        "interface_ports": [
          "cpu/IIC_0",
          "i2c_switch_dual_0/TX_MASTER"
        ]
      },
      "cpu_M04_AXI": {
        "interface_ports": [
          "cpu/M04_AXI",
          "axi_jtag_1/s_axi"
        ]
      },
      "cpu_M08_AXI": {
        "interface_ports": [
          "xadc_wiz_0/s_axi_lite",
          "cpu/M08_AXI"
        ]
      },
      "cpu_M09_AXI": {
        "interface_ports": [
          "axi_dma_0/S_AXI_LITE",
          "cpu/M09_AXI"
        ]
      },
      "cpu_M10_AXI": {
        "interface_ports": [
          "i2c/S_AXI2",
          "cpu/M10_AXI"
        ]
      },
      "cpu_M11_AXI": {
        "interface_ports": [
          "i2c/S_AXI",
          "cpu/M11_AXI"
        ]
      },
      "cpu_M12_AXI": {
        "interface_ports": [
          "i2c/S_AXI1",
          "cpu/M12_AXI"
        ]
      },
      "cpu_M13_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "cpu/M13_AXI"
        ]
      },
      "cpu_M14_AXI": {
        "interface_ports": [
          "cpu/M14_AXI",
          "axisafety_2/S_AXI"
        ]
      },
      "cpu_M16_AXI": {
        "interface_ports": [
          "cpu/M16_AXI",
          "i2c/S_AXI3"
        ]
      },
      "cpu_M17_AXI": {
        "interface_ports": [
          "cpu/M17_AXI",
          "i2c/S_AXI4"
        ]
      },
      "cpu_M18_AXI": {
        "interface_ports": [
          "bram_loopback/S_AXI",
          "cpu/M18_AXI"
        ]
      },
      "cpu_M19_AXI": {
        "interface_ports": [
          "axi_gpio_2/S_AXI",
          "cpu/M19_AXI"
        ]
      },
      "i2c_iic_rtl_3": {
        "interface_ports": [
          "i2c_10g",
          "i2c/iic_rtl_3"
        ]
      },
      "i2c_iic_rtl_4": {
        "interface_ports": [
          "local_i2c",
          "i2c/iic_rtl_4"
        ]
      },
      "ipmc_RX": {
        "interface_ports": [
          "i2c_switch_dual_0/RX0_SLAVE",
          "i2cSlave_0/RX"
        ]
      },
      "ipmc_RX1": {
        "interface_ports": [
          "i2c_switch_dual_0/RX1_SLAVE",
          "i2cSlave_1/RX"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "cpu/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "cpu/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "cpu/M00_AXI",
          "eth1/s_axi"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "cpu/M01_AXI",
          "dbg/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "cpu/M02_AXI",
          "eth1/S_AXI_LITE"
        ]
      },
      "s_axi_2": {
        "interface_ports": [
          "axisafety_1/S_AXI",
          "cpu/M15_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "cpu/interconnect_aresetn",
          "eth1/ARESETN"
        ]
      },
      "AXIS_RX_0_tvalid_0_1": {
        "ports": [
          "rxvalid_top",
          "axi_chip2chip_1/axi_c2c_aurora_rx_tvalid"
        ]
      },
      "AXIS_RX_0_tvalid_1_1": {
        "ports": [
          "rxvalid_bot",
          "axi_chip2chip_0/axi_c2c_aurora_rx_tvalid"
        ]
      },
      "In1_0_1": {
        "ports": [
          "los_10g",
          "reg_bank_0/los_10g_10"
        ]
      },
      "In2_0_1": {
        "ports": [
          "ha",
          "reg_bank_0/ha_7_0",
          "i2cSlave_0/hardware_address",
          "i2cSlave_1/hardware_address"
        ]
      },
      "In3_0_1": {
        "ports": [
          "pim_alarm",
          "reg_bank_0/pim_alarm_11"
        ]
      },
      "In8_0_1": {
        "ports": [
          "hot_swap_sw",
          "reg_bank_0/hot_swap_handle_16"
        ]
      },
      "Net": {
        "ports": [
          "cpu/FCLK_CLK0",
          "eth1/s_axi_lite_aclk",
          "dbg/clk",
          "i2c/s_axi_aclk",
          "bram_loopback/S_AXI_ACLK",
          "axi_clk",
          "pok_alarm_0/clk",
          "xadc_wiz_0/s_axi_aclk",
          "axis_jtag_0/s_axis_aclk",
          "i2c_switch_dual_0/clk",
          "ipmb_watchdog_0/clk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_chip2chip_0/s_aclk",
          "axi_chip2chip_0/aurora_init_clk",
          "axi_chip2chip_1/s_aclk",
          "axi_chip2chip_1/aurora_init_clk",
          "axi_dma_0/s_axi_lite_aclk",
          "axi_dma_0/m_axi_sg_aclk",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "axi_gpio_2/s_axi_aclk",
          "axi_mem_intercon/ACLK",
          "axi_mem_intercon/S00_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/S01_ACLK",
          "axi_mem_intercon/S02_ACLK",
          "axis_data_fifo_0/s_axis_aclk",
          "i2cSlave_0/clk",
          "i2cSlave_1/clk",
          "axisafety_1/S_AXI_ACLK",
          "axisafety_1/M_AXI_ACLK",
          "axisafety_2/S_AXI_ACLK",
          "axisafety_2/M_AXI_ACLK"
        ]
      },
      "Net1": {
        "ports": [
          "ipmc_scl_0",
          "i2c_switch_dual_0/scl0"
        ]
      },
      "Net2": {
        "ports": [
          "ipmc_sda_0",
          "i2c_switch_dual_0/sda0"
        ]
      },
      "Net3": {
        "ports": [
          "ipmc_scl_1",
          "i2c_switch_dual_0/scl1"
        ]
      },
      "Net4": {
        "ports": [
          "ipmc_sda_1",
          "i2c_switch_dual_0/sda1"
        ]
      },
      "TDO_0_0_1": {
        "ports": [
          "scf_tdo_0",
          "axi_jtag_0/TDO"
        ]
      },
      "TDO_1_0_1": {
        "ports": [
          "scf_tdo_1",
          "axi_jtag_1/TDO"
        ]
      },
      "aresetn_bot": {
        "ports": [
          "axisafety_1/comb_aresetn",
          "axi_chip2chip_0/s_aresetn"
        ]
      },
      "aresetn_top": {
        "ports": [
          "axisafety_2/comb_aresetn",
          "axi_chip2chip_1/s_aresetn"
        ]
      },
      "aurora_mmcm_not_locked_0_1": {
        "ports": [
          "mgt_unlocked_top",
          "axi_chip2chip_1/aurora_mmcm_not_locked"
        ]
      },
      "aurora_mmcm_not_locked_1_1": {
        "ports": [
          "mgt_unlocked_bot",
          "axi_chip2chip_0/aurora_mmcm_not_locked"
        ]
      },
      "axi_c2c_phy_clk_0_1": {
        "ports": [
          "axi_c2c_phy_clk",
          "reg_bank_0/prbs_clk",
          "axi_chip2chip_0/axi_c2c_phy_clk",
          "axi_chip2chip_1/axi_c2c_phy_clk"
        ]
      },
      "axi_chip2chip_0_axi_c2c_aurora_tx_tvalid": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_aurora_tx_tvalid",
          "txvalid_bot"
        ]
      },
      "axi_chip2chip_1_axi_c2c_aurora_tx_tvalid": {
        "ports": [
          "axi_chip2chip_1/axi_c2c_aurora_tx_tvalid",
          "txvalid_top"
        ]
      },
      "axi_dma_0_mm2s_introut": {
        "ports": [
          "axi_dma_0/mm2s_introut",
          "cpu/In5"
        ]
      },
      "axi_dma_0_s2mm_introut": {
        "ports": [
          "axi_dma_0/s2mm_introut",
          "cpu/In12"
        ]
      },
      "axi_ethernet_0_dma_mm2s_introut": {
        "ports": [
          "eth1/mm2s_introut",
          "cpu/In0"
        ]
      },
      "axi_ethernet_0_dma_s2mm_introut": {
        "ports": [
          "eth1/s2mm_introut",
          "cpu/In1"
        ]
      },
      "axi_ethernet_0_interrupt": {
        "ports": [
          "eth1/interrupt",
          "cpu/In3"
        ]
      },
      "axi_ethernet_0_mac_irq": {
        "ports": [
          "eth1/mac_irq",
          "cpu/In2"
        ]
      },
      "axi_ethernet_0_phy_rst_n": {
        "ports": [
          "eth1/phy_rst",
          "phy_rst"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "reg_bank_0/reg_rw"
        ]
      },
      "axi_jtag_0_TCK": {
        "ports": [
          "axi_jtag_0/TCK",
          "util_vector_logic_2/Op1"
        ]
      },
      "axi_jtag_0_TDI": {
        "ports": [
          "axi_jtag_0/TDI",
          "util_vector_logic_1/Op1"
        ]
      },
      "axi_jtag_0_TMS": {
        "ports": [
          "axi_jtag_0/TMS",
          "util_vector_logic_0/Op1"
        ]
      },
      "axi_jtag_1_TCK": {
        "ports": [
          "axi_jtag_1/TCK",
          "util_vector_logic_5/Op1"
        ]
      },
      "axi_jtag_1_TDI": {
        "ports": [
          "axi_jtag_1/TDI",
          "util_vector_logic_3/Op1"
        ]
      },
      "axi_jtag_1_TMS": {
        "ports": [
          "axi_jtag_1/TMS",
          "util_vector_logic_4/Op1"
        ]
      },
      "axis_jtag_0_TCK_0": {
        "ports": [
          "axis_jtag_0/TCK_0",
          "util_vector_logic_2/Op2"
        ]
      },
      "axis_jtag_0_TCK_1": {
        "ports": [
          "axis_jtag_0/TCK_1",
          "util_vector_logic_5/Op2"
        ]
      },
      "axis_jtag_0_TDI_0": {
        "ports": [
          "axis_jtag_0/TDI_0",
          "util_vector_logic_1/Op2"
        ]
      },
      "axis_jtag_0_TDI_1": {
        "ports": [
          "axis_jtag_0/TDI_1",
          "util_vector_logic_3/Op2"
        ]
      },
      "axis_jtag_0_TMS_0": {
        "ports": [
          "axis_jtag_0/TMS_0",
          "util_vector_logic_0/Op2"
        ]
      },
      "axis_jtag_0_TMS_1": {
        "ports": [
          "axis_jtag_0/TMS_1",
          "util_vector_logic_4/Op2"
        ]
      },
      "axisafety_1_channel_up": {
        "ports": [
          "axisafety_1/channel_up",
          "axi_chip2chip_0/axi_c2c_aurora_channel_up"
        ]
      },
      "axisafety_2_channel_up": {
        "ports": [
          "axisafety_2/channel_up",
          "axi_chip2chip_1/axi_c2c_aurora_channel_up"
        ]
      },
      "chip2chip_bot_ff_aurora_do_cc": {
        "ports": [
          "axi_chip2chip_0/aurora_do_cc",
          "do_cc_bot"
        ]
      },
      "chip2chip_top_ff_aurora_do_cc": {
        "ports": [
          "axi_chip2chip_1/aurora_do_cc",
          "do_cc_top"
        ]
      },
      "cpu_peripheral_aresetn": {
        "ports": [
          "cpu/peripheral_aresetn",
          "axi_jtag_1/s_axi_aresetn",
          "axi_jtag_0/s_axi_aresetn"
        ]
      },
      "cpu_peripheral_reset": {
        "ports": [
          "reg_bank_0/aurora_pma_init_9",
          "axi_chip2chip_0/aurora_pma_init_in",
          "axi_chip2chip_1/aurora_pma_init_in"
        ]
      },
      "i2c_iic2intc_irpt": {
        "ports": [
          "i2c/iic2intc_irpt",
          "cpu/In7"
        ]
      },
      "i2c_iic2intc_irpt1": {
        "ports": [
          "i2c/iic2intc_irpt1",
          "cpu/In8"
        ]
      },
      "i2c_iic2intc_irpt2": {
        "ports": [
          "i2c/iic2intc_irpt2",
          "cpu/In9"
        ]
      },
      "i2c_iic2intc_irpt3": {
        "ports": [
          "i2c/iic2intc_irpt3",
          "cpu/In10"
        ]
      },
      "i2c_iic2intc_irpt4": {
        "ports": [
          "i2c/iic2intc_irpt4",
          "cpu/In11"
        ]
      },
      "i2c_switch_dual_0_ms_scl_o": {
        "ports": [
          "i2c_switch_dual_0/ms_scl_o",
          "ipmb_watchdog_0/ms_scl_o"
        ]
      },
      "i2c_switch_dual_0_ms_scl_t": {
        "ports": [
          "i2c_switch_dual_0/ms_scl_t",
          "ipmb_watchdog_0/ms_scl_t"
        ]
      },
      "i2c_switch_dual_0_ms_sda_o": {
        "ports": [
          "i2c_switch_dual_0/ms_sda_o",
          "ipmb_watchdog_0/ms_sda_o"
        ]
      },
      "i2c_switch_dual_0_ms_sda_t": {
        "ports": [
          "i2c_switch_dual_0/ms_sda_t",
          "ipmb_watchdog_0/ms_sda_t"
        ]
      },
      "i2c_switch_dual_0_scl_i_out": {
        "ports": [
          "i2c_switch_dual_0/scl_i_out",
          "ipmb_watchdog_0/scl_i_in"
        ]
      },
      "i2c_switch_dual_0_scl_t_out": {
        "ports": [
          "i2c_switch_dual_0/scl_t_out",
          "ipmb_watchdog_0/scl_t_in"
        ]
      },
      "i2c_switch_dual_0_sda_i_out": {
        "ports": [
          "i2c_switch_dual_0/sda_i_out",
          "ipmb_watchdog_0/sda_i_in"
        ]
      },
      "i2c_switch_dual_0_sda_t_out": {
        "ports": [
          "i2c_switch_dual_0/sda_t_out",
          "ipmb_watchdog_0/sda_t_in"
        ]
      },
      "i2c_switch_dual_0_sv_scl_o": {
        "ports": [
          "i2c_switch_dual_0/sv_scl_o",
          "ipmb_watchdog_0/sv_scl_o"
        ]
      },
      "i2c_switch_dual_0_sv_scl_t": {
        "ports": [
          "i2c_switch_dual_0/sv_scl_t",
          "ipmb_watchdog_0/sv_scl_t"
        ]
      },
      "i2c_switch_dual_0_sv_sda_o": {
        "ports": [
          "i2c_switch_dual_0/sv_sda_o",
          "ipmb_watchdog_0/sv_sda_o"
        ]
      },
      "i2c_switch_dual_0_sv_sda_t": {
        "ports": [
          "i2c_switch_dual_0/sv_sda_t",
          "ipmb_watchdog_0/sv_sda_t"
        ]
      },
      "ipmb_rdy": {
        "ports": [
          "ready_ipmb_zynq",
          "reg_bank_0/ready_ipmb_zynq_9_8"
        ]
      },
      "ipmb_watchdog_0_gpio_0": {
        "ports": [
          "ipmb_watchdog_0/gpio_0",
          "axi_gpio_2/gpio_io_i"
        ]
      },
      "ipmb_watchdog_0_gpio_1": {
        "ports": [
          "ipmb_watchdog_0/gpio_1",
          "axi_gpio_2/gpio2_io_i"
        ]
      },
      "ipmc_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "i2c_switch_dual_0/tx_en"
        ]
      },
      "ipmc_jtag_irq": {
        "ports": [
          "i2cSlave_0/irq",
          "cpu/In4"
        ]
      },
      "ipmc_jtag_irq1": {
        "ports": [
          "i2cSlave_1/irq",
          "cpu/In6"
        ]
      },
      "link_stat_bot": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_link_status_out",
          "link_up_bot",
          "reg_bank_0/link_stat_bot_14"
        ]
      },
      "link_stat_top": {
        "ports": [
          "axi_chip2chip_1/axi_c2c_link_status_out",
          "link_up_top",
          "reg_bank_0/link_stat_top_12"
        ]
      },
      "pok_alarm_0_payload_off_alarm": {
        "ports": [
          "pok_alarm_0/payload_off_alarm",
          "reg_bank_0/payload_off_alarm_27_25"
        ]
      },
      "pok_alarm_0_payload_on_out": {
        "ports": [
          "pok_alarm_0/payload_on_out",
          "qbv_on_off"
        ]
      },
      "pok_change_0_1": {
        "ports": [
          "pok_change",
          "pok_alarm_0/pok_change",
          "reg_bank_0/pok_change_31_29"
        ]
      },
      "pok_payload_28_0_1": {
        "ports": [
          "pok_payload",
          "reg_bank_0/pok_payload_28"
        ]
      },
      "prbs_sel": {
        "ports": [
          "reg_bank_0/prbs_sel_8_6",
          "prbs_sel"
        ]
      },
      "probe0_0_1": {
        "ports": [
          "prbs_err",
          "reg_bank_0/prbs_err_20_17"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "cpu/S00_ARESETN",
          "eth1/axi_resetn",
          "dbg/s_axi_aresetn",
          "i2c/s_axi_aresetn",
          "bram_loopback/S_AXI_ARESETN",
          "xadc_wiz_0/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_dma_0/axi_resetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_gpio_2/s_axi_aresetn",
          "axi_mem_intercon/ARESETN",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/S01_ARESETN",
          "axi_mem_intercon/S02_ARESETN",
          "axis_data_fifo_0/s_axis_aresetn",
          "i2cSlave_0/rst",
          "i2cSlave_1/rst",
          "axisafety_1/S_AXI_ARESETN",
          "axisafety_2/S_AXI_ARESETN"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "cpu/FCLK_CLK1",
          "eth1/ref_clk",
          "axi_jtag_1/s_axi_aclk",
          "axi_jtag_0/s_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "cpu/FCLK_CLK2",
          "eth1/gtx_clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "cpu/ext_reset_in",
          "eth1/ext_reset_in"
        ]
      },
      "reg_bank_0_c2c_slave_reset": {
        "ports": [
          "reg_bank_0/c2c_slave_reset_top_16",
          "c2c_slave_reset_top"
        ]
      },
      "reg_bank_0_c2c_slave_reset_bot_18": {
        "ports": [
          "reg_bank_0/c2c_slave_reset_bot_18",
          "c2c_slave_reset_bot"
        ]
      },
      "reg_bank_0_channel_jtag_26": {
        "ports": [
          "reg_bank_0/jtag_channel_26",
          "axis_jtag_0/channel"
        ]
      },
      "reg_bank_0_channel_up_bot_17": {
        "ports": [
          "reg_bank_0/channel_up_bot_17",
          "reg_bank_0/channel_up_bot_15",
          "axi_chip2chip_0/axi_c2c_aurora_tx_tready",
          "axisafety_1/ext_resetn"
        ]
      },
      "reg_bank_0_channel_up_top_15": {
        "ports": [
          "reg_bank_0/channel_up_top_15",
          "reg_bank_0/channel_up_top_13",
          "axi_chip2chip_1/axi_c2c_aurora_tx_tready",
          "axisafety_2/ext_resetn"
        ]
      },
      "reg_bank_0_payload_on_5": {
        "ports": [
          "reg_bank_0/payload_on_5",
          "pok_alarm_0/payload_on_in"
        ]
      },
      "reg_bank_0_pok_change_enable_25_23": {
        "ports": [
          "reg_bank_0/pok_change_enable_25_23",
          "pok_alarm_0/pok_change_enable"
        ]
      },
      "reg_bank_0_pok_change_polarity_22_20": {
        "ports": [
          "reg_bank_0/pok_change_polarity_22_20",
          "pok_alarm_0/pok_change_polarity"
        ]
      },
      "reg_bank_0_reg_ro": {
        "ports": [
          "reg_bank_0/reg_ro",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "reg_bank_Dout2": {
        "ports": [
          "reg_bank_0/tx_polarity_13_10",
          "tx_polarity"
        ]
      },
      "reg_bank_en_ipmb_zynq": {
        "ports": [
          "reg_bank_0/ipmb_en_1_0",
          "en_ipmb_zynq"
        ]
      },
      "reg_bank_gtp_reset_14_0": {
        "ports": [
          "reg_bank_0/gtp_reset_14",
          "gtp_reset"
        ]
      },
      "rxdata_bot": {
        "ports": [
          "rxdata_bot",
          "axi_chip2chip_0/axi_c2c_aurora_rx_tdata"
        ]
      },
      "rxdata_top": {
        "ports": [
          "rxdata_top",
          "axi_chip2chip_1/axi_c2c_aurora_rx_tdata"
        ]
      },
      "txdata_bot": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_aurora_tx_tdata",
          "txdata_bot"
        ]
      },
      "txdata_top": {
        "ports": [
          "axi_chip2chip_1/axi_c2c_aurora_tx_tdata",
          "txdata_top"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "scf_tms_0"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "scf_tdi_0"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "scf_tck_0"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "scf_tdi_1"
        ]
      },
      "util_vector_logic_4_Res": {
        "ports": [
          "util_vector_logic_4/Res",
          "scf_tms_1"
        ]
      },
      "util_vector_logic_5_Res": {
        "ports": [
          "util_vector_logic_5/Res",
          "scf_tck_1"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "reg_bank_0/id_4_2",
          "id"
        ]
      }
    },
    "addressing": {
      "/eth1/axi_ethernet_0_dma": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/cpu/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/cpu/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/cpu/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/cpu/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem02": {
                "address_block": "/bram_loopback/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_1": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "8K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40410000",
                "range": "64K"
              },
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/eth1/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x41000000",
                "range": "256K"
              },
              "SEG_axi_ethernet_0_dma_Reg": {
                "address_block": "/eth1/axi_ethernet_0_dma/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg2": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg1": {
                "address_block": "/i2c/axi_iic_0/S_AXI/Reg",
                "offset": "0x41610000",
                "range": "64K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/i2c/axi_iic_1/S_AXI/Reg",
                "offset": "0x41620000",
                "range": "64K"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/i2c/axi_iic_2/S_AXI/Reg",
                "offset": "0x41630000",
                "range": "64K"
              },
              "SEG_axi_iic_3_Reg": {
                "address_block": "/i2c/axi_iic_3/S_AXI/Reg",
                "offset": "0x41640000",
                "range": "64K"
              },
              "SEG_axi_iic_4_Reg": {
                "address_block": "/i2c/axi_iic_4/S_AXI/Reg",
                "offset": "0x41650000",
                "range": "64K"
              },
              "SEG_axi_jtag_0_reg0": {
                "address_block": "/axi_jtag_0/s_axi/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_jtag_1_reg0": {
                "address_block": "/axi_jtag_1/s_axi/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_axisafety_1_reg0": {
                "address_block": "/axisafety_1/S_AXI/reg0",
                "offset": "0x60000000",
                "range": "256M"
              },
              "SEG_axisafety_1_reg01": {
                "address_block": "/axisafety_2/S_AXI/reg0",
                "offset": "0x50000000",
                "range": "256M"
              },
              "SEG_debug_bridge_0_Reg0": {
                "address_block": "/dbg/debug_bridge_0/S_AXI/Reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x43C30000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/cpu/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/cpu/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/cpu/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/axisafety_1": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_chip2chip_0_Mem0": {
                "address_block": "/axi_chip2chip_0/s_axi/Mem0",
                "offset": "0x0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/axisafety_2": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_chip2chip_0_Mem0": {
                "address_block": "/axi_chip2chip_1/s_axi/Mem0",
                "offset": "0x0000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}