max_compiler_top
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d/Virtex6Aurora_4_clockslave_false_GTXE1_X0Y206250
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d/Virtex6Aurora_4_clockslave_false_GTXE1_X0Y206250/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clkslv_false_wrapper
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d/Virtex6Aurora_4_clockslave_false_GTXE1_X0Y206250/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clkslv_false_wrapper/IBUFDS_GTXE1
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d/Virtex6Aurora_4_clockslave_false_GTXE1_X0Y206250/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clkslv_false_wrapper/InterFPGAResetBlock
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d/Virtex6Aurora_4_clockslave_false_GTXE1_X0Y206250/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clkslv_false_wrapper/BUFG
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d/Virtex6Aurora_4_clockslave_false_GTXE1_X0Y206250/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clkslv_false_wrapper/aurora_standard_cc_module
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d/Virtex6Aurora_4_clockslave_false_GTXE1_X0Y206250/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clkslv_false_wrapper/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clock_module_rate_6250mbit_width_4bytes
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d/Virtex6Aurora_4_clockslave_false_GTXE1_X0Y206250/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clkslv_false_wrapper/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clock_module_rate_6250mbit_width_4bytes/aurora_clock_module
max_compiler_top/VirtexAurora_1_InterFPGA_pushups9cdb59a6b8698d64cff08d2a87b4801d/Virtex6Aurora_4_clockslave_false_GTXE1_X0Y206250/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_clkslv_false_wrapper/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
max_compiler_top/BUFGCE
max_compiler_top/MMCM_BASE
max_compiler_top/Virtex6DDR3Clocking
max_compiler_top/Virtex6DDR3Clocking/BUFG
max_compiler_top/Virtex6DDR3Clocking/IBUFDS
max_compiler_top/FPGAWrapperEntity_Manager_convolution
max_compiler_top/FPGAWrapperEntity_Manager_convolution/basic_synchroniser
max_compiler_top/FPGAWrapperEntity_Manager_convolution/PerfMonitor
max_compiler_top/FPGAWrapperEntity_Manager_convolution/PerfMonitor/perf_monitor
max_compiler_top/FPGAWrapperEntity_Manager_convolution/SystemMonitor
max_compiler_top/FPGAWrapperEntity_Manager_convolution/SystemMonitor/SYSMON
max_compiler_top/FPGAWrapperEntity_Manager_convolution/basic_synchroniser
max_compiler_top/FPGAWrapperEntity_Manager_convolution/start_of_day_reset
max_compiler_top/FPGAWrapperEntity_Manager_convolution/InterFPGALinkAdapter
max_compiler_top/FPGAWrapperEntity_Manager_convolution/InterFPGALinkAdapter/ifpga_link_adapter
max_compiler_top/FPGAWrapperEntity_Manager_convolution/Asymmetric_f2_t2_InterFPGALink_128_2_4_64_0_true_ifpga
max_compiler_top/FPGAWrapperEntity_Manager_convolution/Asymmetric_f2_t2_InterFPGALink_128_2_4_64_0_true_ifpga/InterFPGALink_128_2_4_64_0_true_ifpga
max_compiler_top/FPGAWrapperEntity_Manager_convolution/Asymmetric_f2_t2_InterFPGALink_128_2_4_64_0_true_ifpga/InterFPGALink_128_2_4_64_0_true_ifpga/SRLDelay_1x4_reg1
max_compiler_top/FPGAWrapperEntity_Manager_convolution/Asymmetric_f2_t2_InterFPGALink_128_2_4_64_0_true_ifpga/InterFPGALink_128_2_4_64_0_true_ifpga/SRLDelay_1x4_reg1/SRLC16E
max_compiler_top/FPGAWrapperEntity_Manager_convolution/Asymmetric_f2_t2_InterFPGALink_128_2_4_64_0_true_ifpga/InterFPGALink_128_2_4_64_0_true_ifpga/SRLDelay_1x2_reg1
max_compiler_top/FPGAWrapperEntity_Manager_convolution/Asymmetric_f2_t2_InterFPGALink_128_2_4_64_0_true_ifpga/InterFPGALink_128_2_4_64_0_true_ifpga/SRLDelay_1x2_reg1/SRLC16E
max_compiler_top/FPGAWrapperEntity_Manager_convolution/Asymmetric_f2_t2_InterFPGALink_128_2_4_64_0_true_ifpga/InterFPGALink_128_2_4_64_0_true_ifpga/level_synchroniser_reset
max_compiler_top/FPGAWrapperEntity_Manager_convolution/Asymmetric_f2_t2_InterFPGALink_128_2_4_64_0_true_ifpga/InterFPGALink_128_2_4_64_0_true_ifpga/FIFOWrapper_w128_d512_pe16_pf496
max_compiler_top/FPGAWrapperEntity_Manager_convolution/Asymmetric_f2_t2_InterFPGALink_128_2_4_64_0_true_ifpga/InterFPGALink_128_2_4_64_0_true_ifpga/FIFOWrapper_w128_d512_pe16_pf496/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16
