

================================================================
== Vivado HLS Report for 'detectMultiScale'
================================================================
* Date:           Tue Dec  4 20:20:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haar
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.741|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------------+----------------+-----------+-----------+---------+----------+
        |             |      Latency     |    Iteration   |  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |     max    |     Latency    |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+------------+----------------+-----------+-----------+---------+----------+
        |- Loop 1     |    1|          16|               1|          -|          -|  1 ~ 16 |    no    |
        |- Loop 2     |   57|  5014202480| 57 ~ 313387655 |          -|          -|  1 ~ 16 |    no    |
        |- Loop 3     |    0|         412|     3 ~ 103    |          -|          -|  0 ~ 4  |    no    |
        | + Loop 3.1  |    0|         100|               1|          1|          1| 0 ~ 100 |    yes   |
        +-------------+-----+------------+----------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp_78 & !tmp_103_i & or_cond_i)
	4  / (tmp_78) | (tmp_103_i) | (!or_cond_i)
4 --> 
	5  / (!exitcond)
	19  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	4  / true
19 --> 
	22  / (!tmp_112_i)
	20  / (tmp_112_i)
20 --> 
	21  / (!tmp_114_i)
	20  / (tmp_114_i)
21 --> 
	19  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dst_val = alloca [131072 x i8], align 1" [./haar.h:508->./haar.h:545]   --->   Operation 23 'alloca' 'dst_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rects_val_x = alloca [1000 x i16], align 2" [./haar.h:541]   --->   Operation 24 'alloca' 'rects_val_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rects_val_y = alloca [1000 x i16], align 2" [./haar.h:541]   --->   Operation 25 'alloca' 'rects_val_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rects_val_width = alloca [1000 x i16], align 2" [./haar.h:541]   --->   Operation 26 'alloca' 'rects_val_width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rects_val_height = alloca [1000 x i16], align 2" [./haar.h:541]   --->   Operation 27 'alloca' 'rects_val_height' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.26ns)   --->   "%locations_rows_read = call i4 @_ssdm_op_Read.ap_fifo.i4P(i4* %locations_rows)"   --->   Operation 28 'read' 'locations_rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%locations_cols_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %locations_cols)"   --->   Operation 29 'read' 'locations_cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (2.26ns)   --->   "%p_scale0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %p_scale0)"   --->   Operation 30 'read' 'p_scale0_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (2.26ns)   --->   "%neighbors_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %neighbors)"   --->   Operation 31 'read' 'neighbors_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i4P(i4* %locations_rows_out, i4 %locations_rows_read)"   --->   Operation 32 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %locations_cols_out, i8 %locations_cols_read)"   --->   Operation 33 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_rows)" [./haar.h:523]   --->   Operation 34 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_cols)" [./haar.h:524]   --->   Operation 35 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (2.65ns)   --->   "%d_assign = fpext float %p_scale0_read to double" [./haar.h:529]   --->   Operation 36 'fpext' 'd_assign' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./haar.h:529]   --->   Operation 37 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %ireg_V to i63" [./haar.h:529]   --->   Operation 38 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./haar.h:529]   --->   Operation 39 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./haar.h:529]   --->   Operation 40 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i = zext i11 %exp_tmp_V to i12" [./haar.h:529]   --->   Operation 41 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %ireg_V to i52" [./haar.h:529]   --->   Operation 42 'trunc' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.33ns)   --->   "%tmp_85_i = icmp eq i63 %tmp, 0" [./haar.h:529]   --->   Operation 43 'icmp' 'tmp_85_i' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_i" [./haar.h:529]   --->   Operation 44 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %neighbors, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %p_scale0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %locations_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %locations_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %locations_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %locations_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_i_82 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_74)" [./haar.h:529]   --->   Operation 53 'bitconcatenate' 'tmp_i_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_i_82 to i54" [./haar.h:529]   --->   Operation 54 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.67ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [./haar.h:529]   --->   Operation 55 'sub' 'man_V_1' <Predicate = (isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.53ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [./haar.h:529]   --->   Operation 56 'select' 'man_V_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.11ns)   --->   "%tmp_87_i = icmp sgt i12 %F2, 16" [./haar.h:529]   --->   Operation 57 'icmp' 'tmp_87_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.26ns)   --->   "%tmp_88_i = add i12 -16, %F2" [./haar.h:529]   --->   Operation 58 'add' 'tmp_88_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.26ns)   --->   "%tmp_89_i = sub i12 16, %F2" [./haar.h:529]   --->   Operation 59 'sub' 'tmp_89_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_87_i, i12 %tmp_88_i, i12 %tmp_89_i" [./haar.h:529]   --->   Operation 60 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sh_amt_cast_i = sext i12 %sh_amt to i32" [./haar.h:529]   --->   Operation 61 'sext' 'sh_amt_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.11ns)   --->   "%tmp_90_i = icmp eq i12 %F2, 16" [./haar.h:529]   --->   Operation 62 'icmp' 'tmp_90_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i54 %man_V_2 to i32" [./haar.h:529]   --->   Operation 63 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.11ns)   --->   "%tmp_92_i = icmp ult i12 %sh_amt, 54" [./haar.h:529]   --->   Operation 64 'icmp' 'tmp_92_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_76 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./haar.h:529]   --->   Operation 65 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.94ns)   --->   "%icmp = icmp eq i7 %tmp_76, 0" [./haar.h:529]   --->   Operation 66 'icmp' 'icmp' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_95_i = zext i32 %sh_amt_cast_i to i54" [./haar.h:529]   --->   Operation 67 'zext' 'tmp_95_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_96_i = ashr i54 %man_V_2, %tmp_95_i" [./haar.h:529]   --->   Operation 68 'ashr' 'tmp_96_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_77 = trunc i54 %tmp_96_i to i32" [./haar.h:529]   --->   Operation 69 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%p_023_i = select i1 %isneg, i32 -1, i32 0" [./haar.h:529]   --->   Operation 70 'select' 'p_023_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node scale0_V)   --->   "%tmp_98_i = shl i32 %tmp_75, %sh_amt_cast_i" [./haar.h:529]   --->   Operation 71 'shl' 'tmp_98_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp1 = xor i1 %tmp_85_i, true" [./haar.h:529]   --->   Operation 72 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp2 = and i1 %tmp_90_i, %sel_tmp1" [./haar.h:529]   --->   Operation 73 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_75, i32 0" [./haar.h:529]   --->   Operation 74 'select' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_85_i, %tmp_90_i" [./haar.h:529]   --->   Operation 75 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./haar.h:529]   --->   Operation 76 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_87_i, %sel_tmp6" [./haar.h:529]   --->   Operation 77 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp8 = xor i1 %tmp_92_i, true" [./haar.h:529]   --->   Operation 78 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./haar.h:529]   --->   Operation 79 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp = select i1 %sel_tmp9, i32 %p_023_i, i32 %sel_tmp3" [./haar.h:529]   --->   Operation 80 'select' 'sel_tmp' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = and i1 %sel_tmp7, %tmp_92_i" [./haar.h:529]   --->   Operation 81 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.17ns) (out node of the LUT)   --->   "%sel_tmp5 = select i1 %sel_tmp4, i32 %tmp_77, i32 %sel_tmp" [./haar.h:529]   --->   Operation 82 'select' 'sel_tmp5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_87_i" [./haar.h:529]   --->   Operation 83 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %sel_tmp21_demorgan, true" [./haar.h:529]   --->   Operation 84 'xor' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %icmp, %sel_tmp10" [./haar.h:529]   --->   Operation 85 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.79ns) (out node of the LUT)   --->   "%scale0_V = select i1 %sel_tmp11, i32 %tmp_98_i, i32 %sel_tmp5" [./haar.h:529]   --->   Operation 86 'select' 'scale0_V' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%OP2_V_cast8_i = sext i32 %scale0_V to i48" [./haar.h:530]   --->   Operation 87 'sext' 'OP2_V_cast8_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_101_i = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %rows, i16 0)" [./haar.h:531]   --->   Operation 88 'bitconcatenate' 'tmp_101_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_105_i = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %cols, i16 0)" [./haar.h:532]   --->   Operation 89 'bitconcatenate' 'tmp_105_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.31ns)   --->   "%tmp_108_i = icmp sgt i32 %scale0_V, 65536" [./haar.h:533]   --->   Operation 90 'icmp' 'tmp_108_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.97ns)   --->   "br label %0" [./haar.h:530]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.97>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_i = phi i32 [ 65536, %entry_ifconv ], [ %scale_V, %3 ]"   --->   Operation 92 'phi' 'p_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%levels_i = phi i5 [ 0, %entry_ifconv ], [ %levels, %3 ]"   --->   Operation 93 'phi' 'levels_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %levels_i, i32 4)" [./haar.h:530]   --->   Operation 94 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 95 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.13ns)   --->   "%levels = add i5 %levels_i, 1" [./haar.h:530]   --->   Operation 96 'add' 'levels' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_78, label %vector.exit.i.loopexit, label %1" [./haar.h:530]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%OP1_V_cast7_i_cast = sext i32 %p_i to i48" [./haar.h:531]   --->   Operation 98 'sext' 'OP1_V_cast7_i_cast' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl_i = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %p_i, i4 0)" [./haar.h:531]   --->   Operation 99 'bitconcatenate' 'p_shl_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl_cast_i = sext i36 %p_shl_i to i37" [./haar.h:531]   --->   Operation 100 'sext' 'p_shl_cast_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl1_i = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %p_i, i2 0)" [./haar.h:531]   --->   Operation 101 'bitconcatenate' 'p_shl1_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl1_cast_i = sext i34 %p_shl1_i to i37" [./haar.h:531]   --->   Operation 102 'sext' 'p_shl1_cast_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.60ns)   --->   "%r_V = add i37 %p_shl1_cast_i, %p_shl_cast_i" [./haar.h:531]   --->   Operation 103 'add' 'r_V' <Predicate = (!tmp_78)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_cast_i = sext i37 %r_V to i48" [./haar.h:531]   --->   Operation 104 'sext' 'r_V_cast_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.38ns)   --->   "%tmp_103_i = icmp sgt i48 %r_V_cast_i, %tmp_101_i" [./haar.h:531]   --->   Operation 105 'icmp' 'tmp_103_i' <Predicate = (!tmp_78)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_103_i, label %._crit_edge.i, label %2" [./haar.h:531]   --->   Operation 106 'br' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.38ns)   --->   "%slt = icmp slt i48 %tmp_105_i, %r_V_cast_i" [./haar.h:533]   --->   Operation 107 'icmp' 'slt' <Predicate = (!tmp_78 & !tmp_103_i)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i)   --->   "%rev = xor i1 %slt, true" [./haar.h:533]   --->   Operation 108 'xor' 'rev' <Predicate = (!tmp_78 & !tmp_103_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_i = and i1 %rev, %tmp_108_i" [./haar.h:533]   --->   Operation 109 'and' 'or_cond_i' <Predicate = (!tmp_78 & !tmp_103_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %3, label %._crit_edge.i" [./haar.h:532]   --->   Operation 110 'br' <Predicate = (!tmp_78 & !tmp_103_i)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (5.02ns)   --->   "%p_Val2_13 = mul i48 %OP1_V_cast7_i_cast, %OP2_V_cast8_i" [./haar.h:537]   --->   Operation 111 'mul' 'p_Val2_13' <Predicate = (!tmp_78 & !tmp_103_i & or_cond_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%scale_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_13, i32 16, i32 47)" [./haar.h:537]   --->   Operation 112 'partselect' 'scale_V' <Predicate = (!tmp_78 & !tmp_103_i & or_cond_i)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %0" [./haar.h:530]   --->   Operation 113 'br' <Predicate = (!tmp_78 & !tmp_103_i & or_cond_i)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.97ns)   --->   "br label %vector.exit.i" [./haar.h:535]   --->   Operation 114 'br' <Predicate = (!tmp_78 & tmp_103_i) | (!tmp_78 & !or_cond_i)> <Delay = 0.97>
ST_3 : Operation 115 [1/1] (0.97ns)   --->   "br label %vector.exit.i"   --->   Operation 115 'br' <Predicate = (tmp_78)> <Delay = 0.97>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%levels_1_i = phi i5 [ %levels, %._crit_edge.i ], [ %levels_i, %vector.exit.i.loopexit ]"   --->   Operation 116 'phi' 'levels_1_i' <Predicate = (tmp_78) | (tmp_103_i) | (!or_cond_i)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.97ns)   --->   "br label %4" [./haar.h:544]   --->   Operation 117 'br' <Predicate = (tmp_78) | (tmp_103_i) | (!or_cond_i)> <Delay = 0.97>

State 4 <SV = 3> <Delay = 5.45>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%rects_length_read_as = phi i32 [ 0, %vector.exit.i ], [ %rects_length, %_ifconv ]"   --->   Operation 118 'phi' 'rects_length_read_as' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_14 = phi i32 [ 65536, %vector.exit.i ], [ %p_scale_V, %_ifconv ]"   --->   Operation 119 'phi' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %vector.exit.i ], [ %i, %_ifconv ]"   --->   Operation 120 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 121 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.86ns)   --->   "%exitcond = icmp eq i5 %i_i, %levels_1_i" [./haar.h:544]   --->   Operation 122 'icmp' 'exitcond' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.13ns)   --->   "%i = add i5 %i_i, 1" [./haar.h:544]   --->   Operation 123 'add' 'i' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge1.i.i.preheader, label %_ifconv" [./haar.h:544]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.31ns)   --->   "%tmp_i_i = icmp eq i32 %p_Val2_14, 0" [./haar.h:509->./haar.h:545]   --->   Operation 125 'icmp' 'tmp_i_i' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)" [./haar.h:509->./haar.h:545]   --->   Operation 126 'bitselect' 'is_neg' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.57ns)   --->   "%tmp_i_i_83 = sub nsw i32 0, %p_Val2_14" [./haar.h:509->./haar.h:545]   --->   Operation 127 'sub' 'tmp_i_i_83' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.45ns)   --->   "%p_Val2_16 = select i1 %is_neg, i32 %tmp_i_i_83, i32 %p_Val2_14" [./haar.h:509->./haar.h:545]   --->   Operation 128 'select' 'p_Val2_16' <Predicate = (!exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_16, i32 31, i32 0)" [./haar.h:509->./haar.h:545]   --->   Operation 129 'partselect' 'p_Result_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.62ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_1, i1 true) nounwind" [./haar.h:509->./haar.h:545]   --->   Operation 130 'cttz' 'num_zeros' <Predicate = (!exitcond)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.79ns)   --->   "%tmp32_V_1 = shl i32 %p_Val2_16, %num_zeros" [./haar.h:509->./haar.h:545]   --->   Operation 131 'shl' 'tmp32_V_1' <Predicate = (!exitcond)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i32 %num_zeros to i8" [./haar.h:509->./haar.h:545]   --->   Operation 132 'trunc' 'tmp_80' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%OP1_V_4_cast_i = sext i32 %p_Val2_14 to i48" [./haar.h:546]   --->   Operation 133 'sext' 'OP1_V_4_cast_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (5.02ns)   --->   "%p_Val2_15 = mul i48 %OP2_V_cast8_i, %OP1_V_4_cast_i" [./haar.h:546]   --->   Operation 134 'mul' 'p_Val2_15' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_scale_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_15, i32 16, i32 47)" [./haar.h:546]   --->   Operation 135 'partselect' 'p_scale_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.97ns)   --->   "br label %._crit_edge1.i.i"   --->   Operation 136 'br' <Predicate = (exitcond)> <Delay = 0.97>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 137 [2/2] (8.28ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [./haar.h:509->./haar.h:545]   --->   Operation 137 'uitofp' 'f_1' <Predicate = (!tmp_i_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 138 [1/2] (8.28ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [./haar.h:509->./haar.h:545]   --->   Operation 138 'uitofp' 'f_1' <Predicate = (!tmp_i_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f_1 to i32" [./haar.h:509->./haar.h:545]   --->   Operation 139 'bitcast' 'tmp32_V' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [./haar.h:509->./haar.h:545]   --->   Operation 140 'partselect' 'p_Result_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.26>
ST_7 : Operation 141 [1/1] (0.98ns)   --->   "%tmp_83_i_i = icmp ne i8 %p_Result_i_i, -98" [./haar.h:509->./haar.h:545]   --->   Operation 141 'icmp' 'tmp_83_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_52_i_i = sub i8 -114, %tmp_80" [./haar.h:509->./haar.h:545]   --->   Operation 142 'sub' 'tmp_52_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_53_i_i = zext i1 %tmp_83_i_i to i8" [./haar.h:509->./haar.h:545]   --->   Operation 143 'zext' 'tmp_53_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_12_trunc_i = add i8 %tmp_53_i_i, %tmp_52_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 144 'add' 'p_Repl2_12_trunc_i' <Predicate = (!tmp_i_i)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_54_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_12_trunc_i)" [./haar.h:509->./haar.h:545]   --->   Operation 145 'bitconcatenate' 'tmp_54_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_54_i_i, i32 23, i32 31)" [./haar.h:509->./haar.h:545]   --->   Operation 146 'partset' 'p_Result_2' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_2 to float" [./haar.h:509->./haar.h:545]   --->   Operation 147 'bitcast' 'f' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.45ns)   --->   "%p_03_i_i_i = select i1 %tmp_i_i, float 0.000000e+00, float %f" [./haar.h:509->./haar.h:545]   --->   Operation 148 'select' 'p_03_i_i_i' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.34>
ST_8 : Operation 149 [7/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 149 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.34>
ST_9 : Operation 150 [6/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 150 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.34>
ST_10 : Operation 151 [5/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 151 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.34>
ST_11 : Operation 152 [4/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 152 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.34>
ST_12 : Operation 153 [3/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 153 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.34>
ST_13 : Operation 154 [2/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 154 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.34>
ST_14 : Operation 155 [1/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 155 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.99>
ST_15 : Operation 156 [2/2] (3.99ns)   --->   "%call_ret_i_i2 = call fastcc { i32, i32 } @Resize5([131072 x i8]* %src_val, i32 %rows, i32 %cols, [131072 x i8]* %dst_val, float %iscale)" [./haar.h:510->./haar.h:545]   --->   Operation 156 'call' 'call_ret_i_i2' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 157 [1/2] (0.00ns)   --->   "%call_ret_i_i2 = call fastcc { i32, i32 } @Resize5([131072 x i8]* %src_val, i32 %rows, i32 %cols, [131072 x i8]* %dst_val, float %iscale)" [./haar.h:510->./haar.h:545]   --->   Operation 157 'call' 'call_ret_i_i2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%dst_rows = extractvalue { i32, i32 } %call_ret_i_i2, 0" [./haar.h:510->./haar.h:545]   --->   Operation 158 'extractvalue' 'dst_rows' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%dst_cols = extractvalue { i32, i32 } %call_ret_i_i2, 1" [./haar.h:510->./haar.h:545]   --->   Operation 159 'extractvalue' 'dst_cols' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 160 [2/2] (3.34ns)   --->   "%rects_length = call fastcc i32 @detect([131072 x i8]* %dst_val, i32 %dst_rows, i32 %dst_cols, i32 %p_Val2_14, [1000 x i16]* %rects_val_x, [1000 x i16]* %rects_val_y, [1000 x i16]* %rects_val_width, [1000 x i16]* %rects_val_height, i32 %rects_length_read_as)" [./haar.h:511->./haar.h:545]   --->   Operation 160 'call' 'rects_length' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 161 [1/2] (0.00ns)   --->   "%rects_length = call fastcc i32 @detect([131072 x i8]* %dst_val, i32 %dst_rows, i32 %dst_cols, i32 %p_Val2_14, [1000 x i16]* %rects_val_x, [1000 x i16]* %rects_val_y, [1000 x i16]* %rects_val_width, [1000 x i16]* %rects_val_height, i32 %rects_length_read_as)" [./haar.h:511->./haar.h:545]   --->   Operation 161 'call' 'rects_length' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "br label %4" [./haar.h:544]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.28>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i3 [ %i_7, %._crit_edge1.i.i.loopexit ], [ 0, %._crit_edge1.i.i.preheader ]"   --->   Operation 163 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ %next_mul, %._crit_edge1.i.i.loopexit ], [ 0, %._crit_edge1.i.i.preheader ]"   --->   Operation 164 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (1.27ns)   --->   "%next_mul = add i10 %phi_mul, 100"   --->   Operation 165 'add' 'next_mul' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%i_0_i_cast_cast_i = zext i3 %i_0_i_i to i4" [./type.h:187->./haar.h:550]   --->   Operation 166 'zext' 'i_0_i_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.82ns)   --->   "%tmp_112_i = icmp slt i4 %i_0_i_cast_cast_i, %locations_rows_read" [./type.h:187->./haar.h:550]   --->   Operation 167 'icmp' 'tmp_112_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0)"   --->   Operation 168 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.94ns)   --->   "%i_7 = add i3 %i_0_i_i, 1" [./type.h:187->./haar.h:550]   --->   Operation 169 'add' 'i_7' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %tmp_112_i, label %.preheader.i.i.preheader, label %.exit" [./type.h:187->./haar.h:550]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.97ns)   --->   "br label %.preheader.i.i" [./type.h:188->./haar.h:550]   --->   Operation 171 'br' <Predicate = (tmp_112_i)> <Delay = 0.97>
ST_19 : Operation 172 [2/2] (0.00ns)   --->   "call fastcc void @groupRectangles([1000 x i16]* %rects_val_x, [1000 x i16]* %rects_val_y, [1000 x i16]* %rects_val_width, [1000 x i16]* %rects_val_height, i32 %rects_length_read_as, [400 x i16]* %locations_val, i32 %neighbors_read)" [./haar.h:551]   --->   Operation 172 'call' <Predicate = (!tmp_112_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 5> <Delay = 3.27>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i7 [ %j, %5 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 173 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%j_0_i_cast_cast_i = zext i7 %j_0_i_i to i8" [./type.h:188->./haar.h:550]   --->   Operation 174 'zext' 'j_0_i_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.98ns)   --->   "%tmp_114_i = icmp slt i8 %j_0_i_cast_cast_i, %locations_cols_read" [./type.h:188->./haar.h:550]   --->   Operation 175 'icmp' 'tmp_114_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 100, i64 0)"   --->   Operation 176 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (1.23ns)   --->   "%j = add i7 %j_0_i_i, 1" [./type.h:188->./haar.h:550]   --->   Operation 177 'add' 'j' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %tmp_114_i, label %5, label %._crit_edge1.i.i.loopexit" [./type.h:188->./haar.h:550]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_55_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [./type.h:188->./haar.h:550]   --->   Operation 179 'specregionbegin' 'tmp_55_i' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [./type.h:190->./haar.h:550]   --->   Operation 180 'specpipeline' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_115_i_cast = zext i7 %j_0_i_i to i10" [./type.h:191->./haar.h:550]   --->   Operation 181 'zext' 'tmp_115_i_cast' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (1.27ns)   --->   "%tmp_22 = add i10 %phi_mul, %tmp_115_i_cast" [./type.h:191->./haar.h:550]   --->   Operation 182 'add' 'tmp_22' <Predicate = (tmp_114_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i10 %tmp_22 to i64" [./type.h:191->./haar.h:550]   --->   Operation 183 'zext' 'tmp_22_cast' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%locations_val_addr = getelementptr [400 x i16]* %locations_val, i64 0, i64 %tmp_22_cast" [./type.h:191->./haar.h:550]   --->   Operation 184 'getelementptr' 'locations_val_addr' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (1.99ns)   --->   "store i16 0, i16* %locations_val_addr, align 2" [./type.h:191->./haar.h:550]   --->   Operation 185 'store' <Predicate = (tmp_114_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_55_i)" [./type.h:192->./haar.h:550]   --->   Operation 186 'specregionend' 'empty' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [./type.h:188->./haar.h:550]   --->   Operation 187 'br' <Predicate = (tmp_114_i)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i"   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 0.00>
ST_22 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @groupRectangles([1000 x i16]* %rects_val_x, [1000 x i16]* %rects_val_y, [1000 x i16]* %rects_val_width, [1000 x i16]* %rects_val_height, i32 %rects_length_read_as, [400 x i16]* %locations_val, i32 %neighbors_read)" [./haar.h:551]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 190 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.26ns
The critical path consists of the following:
	fifo read on port 'p_scale0' [35]  (2.26 ns)
	'fpext' operation ('d', ./haar.h:529) [43]  (2.66 ns)
	'icmp' operation ('tmp_85_i', ./haar.h:529) [54]  (1.34 ns)

 <State 2>: 8.69ns
The critical path consists of the following:
	'add' operation ('tmp_88_i', ./haar.h:529) [57]  (1.27 ns)
	'select' operation ('sh_amt', ./haar.h:529) [59]  (0.557 ns)
	'icmp' operation ('tmp_92_i', ./haar.h:529) [63]  (1.12 ns)
	'xor' operation ('sel_tmp8', ./haar.h:529) [77]  (0 ns)
	'and' operation ('sel_tmp9', ./haar.h:529) [78]  (0 ns)
	'select' operation ('sel_tmp', ./haar.h:529) [79]  (0.472 ns)
	'select' operation ('sel_tmp5', ./haar.h:529) [81]  (2.17 ns)
	'select' operation ('scale0.V', ./haar.h:529) [85]  (1.79 ns)
	'icmp' operation ('tmp_108_i', ./haar.h:533) [89]  (1.31 ns)

 <State 3>: 5.02ns
The critical path consists of the following:
	'phi' operation ('scale.V') with incoming values : ('scale.V', ./haar.h:537) [92]  (0 ns)
	'mul' operation ('__Val2__', ./haar.h:537) [114]  (5.02 ns)

 <State 4>: 5.45ns
The critical path consists of the following:
	'phi' operation ('_scale.V') with incoming values : ('_scale.V', ./haar.h:546) [126]  (0 ns)
	'sub' operation ('tmp_i_i_83', ./haar.h:509->./haar.h:545) [135]  (1.58 ns)
	'select' operation ('__Val2__', ./haar.h:509->./haar.h:545) [136]  (0.457 ns)
	'cttz' operation ('num_zeros', ./haar.h:509->./haar.h:545) [138]  (1.63 ns)
	'shl' operation ('tmp32.V', ./haar.h:509->./haar.h:545) [139]  (1.79 ns)

 <State 5>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./haar.h:509->./haar.h:545) [140]  (8.29 ns)

 <State 6>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./haar.h:509->./haar.h:545) [140]  (8.29 ns)

 <State 7>: 3.26ns
The critical path consists of the following:
	'icmp' operation ('tmp_83_i_i', ./haar.h:509->./haar.h:545) [143]  (0.987 ns)
	'add' operation ('p_Repl2_12_trunc_i', ./haar.h:509->./haar.h:545) [147]  (1.82 ns)
	'select' operation ('p_03_i_i_i', ./haar.h:509->./haar.h:545) [151]  (0.457 ns)

 <State 8>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('iscale', ./haar.h:509->./haar.h:545) [152]  (8.35 ns)

 <State 9>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('iscale', ./haar.h:509->./haar.h:545) [152]  (8.35 ns)

 <State 10>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('iscale', ./haar.h:509->./haar.h:545) [152]  (8.35 ns)

 <State 11>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('iscale', ./haar.h:509->./haar.h:545) [152]  (8.35 ns)

 <State 12>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('iscale', ./haar.h:509->./haar.h:545) [152]  (8.35 ns)

 <State 13>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('iscale', ./haar.h:509->./haar.h:545) [152]  (8.35 ns)

 <State 14>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('iscale', ./haar.h:509->./haar.h:545) [152]  (8.35 ns)

 <State 15>: 4ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i2', ./haar.h:510->./haar.h:545) to 'Resize5' [153]  (4 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 3.34ns
The critical path consists of the following:
	'call' operation ('rects.length', ./haar.h:511->./haar.h:545) to 'detect' [156]  (3.34 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 1.29ns
The critical path consists of the following:
	'icmp' operation ('tmp_112_i', ./type.h:187->./haar.h:550) [168]  (0.824 ns)
	blocking operation 0.464 ns on control path)

 <State 20>: 3.27ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./type.h:188->./haar.h:550) [175]  (0 ns)
	'add' operation ('tmp_22', ./type.h:191->./haar.h:550) [185]  (1.27 ns)
	'getelementptr' operation ('locations_val_addr', ./type.h:191->./haar.h:550) [187]  (0 ns)
	'store' operation (./type.h:191->./haar.h:550) of constant 0 on array 'locations_val' [188]  (2 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
