{"name": "andGate_timed", "test" : "andgate_failing", "description": "a full AND-gate test designed to fail", "signal": [
  {},
  ["CLK",
   {"name": "CLK", "wave": "p......", "type":"std_logic", "period":"2", "clock_period": "20"}],
  ["IN",
   {"name": "A", "wave": "0.1.0.1.0.....", "type": "std_logic"},
   {"name": "B", "wave": "0.1.0.....1.0.", "type": "std_logic"}],
  ["OUT",
   {"name": "F", "wave": "0.....1.0.....", "type": "std_logic"}]
]}
