 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: L-2016.03
Date   : Thu Dec  2 00:28:24 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: idata[12] (input port clocked by clk)
  Endpoint: multip_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  idata[12] (in)                           0.09       5.59 f
  U3540/Y (BUFX20)                         0.18       5.76 f
  U1345/Y (INVX6)                          0.21       5.97 r
  U3011/CO (CMPR42X1)                      0.71       6.69 r
  U1154/Y (OR2X2)                          0.35       7.04 r
  U2364/Y (NAND2X4)                        0.15       7.19 f
  U1864/Y (NOR2X4)                         0.17       7.36 r
  U3033/Y (NAND2X2)                        0.17       7.53 f
  U2775/Y (NOR2X2)                         0.18       7.71 r
  U2774/Y (CLKAND2X8)                      0.20       7.92 r
  U3707/Y (NOR2X8)                         0.12       8.03 f
  U2607/Y (OAI21X1)                        0.26       8.29 r
  U938/Y (XNOR2X1)                         0.27       8.56 r
  U864/Y (AND2X2)                          0.25       8.81 r
  U2488/Y (NOR3X4)                         0.09       8.90 f
  U1745/Y (AND3X6)                         0.20       9.09 f
  U3396/Y (OAI21X4)                        0.06       9.16 r
  multip_reg[29]/D (DFFRX1)                0.00       9.16 r
  data arrival time                                   9.16

  clock clk (rise edge)                    9.00       9.00
  clock network delay (ideal)              0.50       9.50
  clock uncertainty                       -0.10       9.40
  multip_reg[29]/CK (DFFRX1)               0.00       9.40 r
  library setup time                      -0.24       9.16
  data required time                                  9.16
  -----------------------------------------------------------
  data required time                                  9.16
  data arrival time                                  -9.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
