/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.8.2. DO NOT MODIFY.
*/
`default_nettype none
`timescale 100fs/100fs
module myModule
    ( // Inputs
      input wire  clk // clock
    , input wire  rst // reset
    , input wire  en // enable
    , input wire signed [63:0] input0_value
    , input wire  input0_valid

      // Outputs
    , output wire signed [63:0] out
    );
  wire [64:0] input0;

  assign input0 = {input0_value,
                   input0_valid};

  assign out = 64'sd42;


endmodule

