{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 14:11:40 2018 " "Info: Processing started: Sun Nov 25 14:11:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ep2_2 -c ep2_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ep2_2 -c ep2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/istil/QUARTUSLLWEB/quartus/libraries/vhdl/lcdf_vhdl/func_prims.vhd " "Warning: Can't analyze file -- file C:/Users/istil/QUARTUSLLWEB/quartus/libraries/vhdl/lcdf_vhdl/func_prims.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ep2_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ep2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ep2_2-structural " "Info: Found design unit 1: ep2_2-structural" {  } { { "ep2_2.vhd" "" { Text "C:/Users/istil/Desktop/ep2_2/ep2_2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ep2_2 " "Info: Found entity 1: ep2_2" {  } { { "ep2_2.vhd" "" { Text "C:/Users/istil/Desktop/ep2_2/ep2_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file st2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 st2_1-structural " "Info: Found design unit 1: st2_1-structural" {  } { { "st2_1.vhd" "" { Text "C:/Users/istil/Desktop/ep2_2/st2_1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 st2_1 " "Info: Found entity 1: st2_1" {  } { { "st2_1.vhd" "" { Text "C:/Users/istil/Desktop/ep2_2/st2_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ep2_2 " "Info: Elaborating entity \"ep2_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 16 ep2_2.vhd(20) " "Error (10344): VHDL expression error at ep2_2.vhd(20): expression has 4 elements, but must have 16 elements" {  } { { "ep2_2.vhd" "" { Text "C:/Users/istil/Desktop/ep2_2/ep2_2.vhd" 20 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2 4 ep2_2.vhd(20) " "Error (10344): VHDL expression error at ep2_2.vhd(20): expression has 2 elements, but must have 4 elements" {  } { { "ep2_2.vhd" "" { Text "C:/Users/istil/Desktop/ep2_2/ep2_2.vhd" 20 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "A ep2_2.vhd(20) " "Error (10346): VHDL error at ep2_2.vhd(20): formal port or parameter \"A\" must have actual or default value" {  } { { "ep2_2.vhd" "" { Text "C:/Users/istil/Desktop/ep2_2/ep2_2.vhd" 20 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "EN ep2_2.vhd(20) " "Error (10346): VHDL error at ep2_2.vhd(20): formal port or parameter \"EN\" must have actual or default value" {  } { { "ep2_2.vhd" "" { Text "C:/Users/istil/Desktop/ep2_2/ep2_2.vhd" 20 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Error: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 25 14:11:41 2018 " "Error: Processing ended: Sun Nov 25 14:11:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
