# system info blockram_system_v2_tb on 2023.11.14.12:31:54
system_info:
name,value
DEVICE,10CL025YE144C8G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1699961504
#
#
# Files generated for blockram_system_v2_tb on 2023.11.14.12:31:54
files:
filepath,kind,attributes,module,is_top
platform_designer/testbench/blockram_system_v2_tb/simulation/blockram_system_v2_tb.vhd,VHDL,,blockram_system_v2_tb,true
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2.vhd,VHDL,,blockram_system_v2,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/d_flipflop.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/t_flip_flop.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/reg.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/mux_2to1.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/counter_Nbit.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/comparator_Nbit.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/incrementer_8bit_nopipe.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/avs_to_blockram_converter_CU.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/avs_to_blockram_converter_EU.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/avs_to_blockram_converter.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_1port_8a_32d.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/custom_OCRAM.vhd,VHDL,,custom_OCRAM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_instruction_OCROM.vhd,VHDL,,blockram_system_v2_instruction_OCROM,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_leds.vhd,VHDL,,blockram_system_v2_leds,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f.v,VERILOG,,blockram_system_v2_nios2f,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_switches.vhd,VHDL,,blockram_system_v2_switches,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0.v,VERILOG,,blockram_system_v2_mm_interconnect_0,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_irq_mapper.sv,SYSTEM_VERILOG,,blockram_system_v2_irq_mapper,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v,VERILOG,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ociram_default_contents.mif,MIF,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_b.mif,MIF,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_bht_ram.hex,HEX,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_dc_tag_ram.mif,MIF,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v,VERILOG,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v,VERILOG,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ic_tag_ram.hex,HEX,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ociram_default_contents.dat,DAT,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_test_bench.v,VERILOG,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_b.dat,DAT,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_bht_ram.dat,DAT,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ic_tag_ram.dat,DAT,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_dc_tag_ram.dat,DAT,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_nios2_waves.do,OTHER,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ic_tag_ram.mif,MIF,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu.sdc,SDC,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu.v,VERILOG,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_bht_ram.mif,MIF,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_ociram_default_contents.hex,HEX,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_b.hex,HEX,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_a.mif,MIF,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_dc_tag_ram.hex,HEX,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_a.hex,HEX,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_rf_ram_a.dat,DAT,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v,VERILOG,,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/aldec/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/cadence/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/synopsys/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,blockram_system_v2_nios2f_cpu,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_router,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_router_001,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_router_002,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_router_003,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_router_006,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_cmd_demux,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_cmd_demux_001,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_cmd_mux,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_cmd_mux,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_cmd_mux_001,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_cmd_mux_001,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_rsp_demux,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_rsp_demux_001,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_rsp_mux,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_rsp_mux,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_rsp_mux_001,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_rsp_mux_001,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,blockram_system_v2_mm_interconnect_0_avalon_st_adapter,false
platform_designer/testbench/blockram_system_v2_tb/simulation/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
blockram_system_v2_tb.blockram_system_v2_inst,blockram_system_v2
blockram_system_v2_tb.blockram_system_v2_inst.data_OCRAM,custom_OCRAM
blockram_system_v2_tb.blockram_system_v2_inst.instruction_OCROM,blockram_system_v2_instruction_OCROM
blockram_system_v2_tb.blockram_system_v2_inst.leds,blockram_system_v2_leds
blockram_system_v2_tb.blockram_system_v2_inst.nios2f,blockram_system_v2_nios2f
blockram_system_v2_tb.blockram_system_v2_inst.nios2f.cpu,blockram_system_v2_nios2f_cpu
blockram_system_v2_tb.blockram_system_v2_inst.switches,blockram_system_v2_switches
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0,blockram_system_v2_mm_interconnect_0
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_data_master_translator,altera_merlin_master_translator
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_instruction_master_translator,altera_merlin_master_translator
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.data_OCRAM_avalon_slave_translator,altera_merlin_slave_translator
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_debug_mem_slave_translator,altera_merlin_slave_translator
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.switches_s1_translator,altera_merlin_slave_translator
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.instruction_OCROM_s1_translator,altera_merlin_slave_translator
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_data_master_agent,altera_merlin_master_agent
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_instruction_master_agent,altera_merlin_master_agent
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.data_OCRAM_avalon_slave_agent,altera_merlin_slave_agent
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_debug_mem_slave_agent,altera_merlin_slave_agent
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.switches_s1_agent,altera_merlin_slave_agent
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.leds_s1_agent,altera_merlin_slave_agent
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.instruction_OCROM_s1_agent,altera_merlin_slave_agent
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.data_OCRAM_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.instruction_OCROM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.router,blockram_system_v2_mm_interconnect_0_router
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.router_001,blockram_system_v2_mm_interconnect_0_router_001
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.router_002,blockram_system_v2_mm_interconnect_0_router_002
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.router_004,blockram_system_v2_mm_interconnect_0_router_002
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.router_005,blockram_system_v2_mm_interconnect_0_router_002
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.router_003,blockram_system_v2_mm_interconnect_0_router_003
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.router_006,blockram_system_v2_mm_interconnect_0_router_006
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_data_master_limiter,altera_merlin_traffic_limiter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_instruction_master_limiter,altera_merlin_traffic_limiter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.nios2f_debug_mem_slave_burst_adapter,altera_merlin_burst_adapter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.switches_s1_burst_adapter,altera_merlin_burst_adapter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.leds_s1_burst_adapter,altera_merlin_burst_adapter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.instruction_OCROM_s1_burst_adapter,altera_merlin_burst_adapter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.cmd_demux,blockram_system_v2_mm_interconnect_0_cmd_demux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.cmd_demux_001,blockram_system_v2_mm_interconnect_0_cmd_demux_001
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.cmd_mux,blockram_system_v2_mm_interconnect_0_cmd_mux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.cmd_mux_002,blockram_system_v2_mm_interconnect_0_cmd_mux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.cmd_mux_003,blockram_system_v2_mm_interconnect_0_cmd_mux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.cmd_mux_004,blockram_system_v2_mm_interconnect_0_cmd_mux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.cmd_mux_001,blockram_system_v2_mm_interconnect_0_cmd_mux_001
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.rsp_demux,blockram_system_v2_mm_interconnect_0_rsp_demux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.rsp_demux_002,blockram_system_v2_mm_interconnect_0_rsp_demux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.rsp_demux_003,blockram_system_v2_mm_interconnect_0_rsp_demux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.rsp_demux_004,blockram_system_v2_mm_interconnect_0_rsp_demux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.rsp_demux_001,blockram_system_v2_mm_interconnect_0_rsp_demux_001
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.rsp_mux,blockram_system_v2_mm_interconnect_0_rsp_mux
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.rsp_mux_001,blockram_system_v2_mm_interconnect_0_rsp_mux_001
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter,blockram_system_v2_mm_interconnect_0_avalon_st_adapter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter_001,blockram_system_v2_mm_interconnect_0_avalon_st_adapter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter_002,blockram_system_v2_mm_interconnect_0_avalon_st_adapter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter_003,blockram_system_v2_mm_interconnect_0_avalon_st_adapter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter_004,blockram_system_v2_mm_interconnect_0_avalon_st_adapter
blockram_system_v2_tb.blockram_system_v2_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
blockram_system_v2_tb.blockram_system_v2_inst.irq_mapper,blockram_system_v2_irq_mapper
blockram_system_v2_tb.blockram_system_v2_inst.rst_controller,altera_reset_controller
blockram_system_v2_tb.blockram_system_v2_inst_clk_bfm,altera_avalon_clock_source
blockram_system_v2_tb.blockram_system_v2_inst_reset_bfm,altera_avalon_reset_source
