// Seed: 1054669170
module module_0 (
    input tri1 id_0
    , id_35,
    input uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri id_9,
    input tri id_10,
    output supply0 id_11,
    output wor id_12,
    input tri0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output wire id_16,
    input wor id_17,
    input tri1 id_18,
    output uwire id_19,
    output tri id_20,
    input tri id_21,
    input wor id_22,
    input tri0 id_23,
    input tri id_24,
    input tri1 id_25,
    input tri1 id_26,
    input wire id_27,
    input wor id_28,
    input wor id_29,
    input supply0 id_30,
    input wand id_31,
    output wor id_32,
    output tri1 id_33
);
  assign id_19 = id_14;
  wire id_36;
  wire id_37;
  always @(id_26 >> 1) #(id_23);
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    output logic id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  logic id_5,
    output tri0  id_6
);
  initial
    #1
      if (1) id_2 <= id_5;
      else id_0 <= 1;
  module_0(
      id_4,
      id_1,
      id_6,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_6,
      id_6,
      id_4,
      id_1,
      id_1,
      id_6,
      id_4,
      id_1,
      id_6,
      id_3,
      id_1,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_3,
      id_6
  );
endmodule
