#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov  9 17:37:28 2021
# Process ID: 9428
# Current directory: C:/Users/albert.poblador/ip_lab3/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10544 C:\Users\albert.poblador\ip_lab3\ip_repo\edit_VGA_Controller_IP_v1_0.xpr
# Log file: C:/Users/albert.poblador/ip_lab3/ip_repo/vivado.log
# Journal file: C:/Users/albert.poblador/ip_lab3/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/albert.poblador/ip_lab3/ip_repo/edit_VGA_Controller_IP_v1_0.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/albert.poblador/ip_lab3/ip_repo/edit_VGA_Controller_IP_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_1.0/src/VGA_Controller.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0/hdl/VGA_Controller_IP_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0/hdl/VGA_Controller_IP_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_1.0/src/VGA_Controller.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0/hdl/VGA_Controller_IP_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0/hdl/VGA_Controller_IP_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_1.0/src/VGA_Controller.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/albert.poblador/ip_lab3/ip_repo/VGA_Controller_IP_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  9 18:04:42 2021...
