<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="clk_wiz_0_synth_1" LaunchDir="/home/cho/hCODE_dev/hFPGA/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_k7_vivado_synth_1" LaunchDir="/home/cho/hCODE_dev/hFPGA/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/pcie_k7_vivado_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_128x512_synth_1" LaunchDir="/home/cho/hCODE_dev/hFPGA/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/fifo_128x512_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/cho/hCODE_dev/hFPGA/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="pcie_k7_vivado_synth_1"/>
		<Parent Id="fifo_128x512_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/cho/hCODE_dev/hFPGA/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="pcie_k7_vivado_synth_1"/>
		<Parent Id="fifo_128x512_synth_1"/>
	</Run>
</Runs>

