
H
Command: %s
53*	vivadotcl2 
route_design2default:defaultZ4-113
ö
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-347
ä
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-349
g
,Running DRC as a precondition to command %s
22*	vivadotcl2 
route_design2default:defaultZ4-22
G
Running DRC with %s threads
24*drc2
82default:defaultZ23-27
M
DRC finished with %s
79*	vivadotcl2
0 Errors2default:defaultZ4-198
\
BPlease refer to the DRC report (report_drc) for more information.
80*	vivadotclZ4-199
M

Starting %s Task
103*constraints2
Routing2default:defaultZ18-103
p
BMultithreading enabled for route_design using a maximum of %s CPUs97*route2
42default:defaultZ35-254
K

Starting %s Task
103*constraints2
Route2default:defaultZ18-103
g

Phase %s%s
101*constraints2
1 2default:default2#
Build RT Design2default:defaultZ18-101
s

Phase %s%s
101*constraints2
1.1 2default:default2-
Build Netlist & NodeGraph2default:defaultZ18-101
Ô
ªClock port "%s" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
88*route2
ap_clk2default:defaultZ35-197
–
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
ap_rst2default:default2
ap_rst2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
master_portB_rsp_empty_n2default:default2,
master_portB_rsp_empty_n2default:defaultZ35-198

ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[3]2default:default2*
kernel_info_in_addr[3]2default:defaultZ35-198

ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[4]2default:default2*
kernel_info_in_addr[4]2default:defaultZ35-198

ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[5]2default:default2*
kernel_info_in_addr[5]2default:defaultZ35-198

ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[6]2default:default2*
kernel_info_in_addr[6]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[10]2default:default2+
kernel_info_in_addr[10]2default:defaultZ35-198

ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[7]2default:default2*
kernel_info_in_addr[7]2default:defaultZ35-198

ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[8]2default:default2*
kernel_info_in_addr[8]2default:defaultZ35-198

ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[9]2default:default2*
kernel_info_in_addr[9]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[11]2default:default2+
kernel_info_in_addr[11]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[12]2default:default2+
kernel_info_in_addr[12]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[13]2default:default2+
kernel_info_in_addr[13]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[14]2default:default2+
kernel_info_in_addr[14]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[15]2default:default2+
kernel_info_in_addr[15]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[16]2default:default2+
kernel_info_in_addr[16]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[17]2default:default2+
kernel_info_in_addr[17]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[18]2default:default2+
kernel_info_in_addr[18]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[19]2default:default2+
kernel_info_in_addr[19]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[20]2default:default2+
kernel_info_in_addr[20]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[21]2default:default2+
kernel_info_in_addr[21]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[22]2default:default2+
kernel_info_in_addr[22]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[23]2default:default2+
kernel_info_in_addr[23]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[24]2default:default2+
kernel_info_in_addr[24]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[25]2default:default2+
kernel_info_in_addr[25]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[26]2default:default2+
kernel_info_in_addr[26]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[27]2default:default2+
kernel_info_in_addr[27]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[28]2default:default2+
kernel_info_in_addr[28]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[29]2default:default2+
kernel_info_in_addr[29]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[30]2default:default2+
kernel_info_in_addr[30]2default:defaultZ35-198

ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2*
kernel_info_in_addr[2]2default:default2*
kernel_info_in_addr[2]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
kernel_info_in_addr[31]2default:default2+
kernel_info_in_addr[31]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[25]2default:default2
k[25]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[26]2default:default2
k[26]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[27]2default:default2
k[27]2default:defaultZ35-198
‘
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
ap_start2default:default2
ap_start2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[9]2default:default2
n[9]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[11]2default:default2
n[11]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[3]2default:default2
n[3]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[4]2default:default2
n[4]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[5]2default:default2
n[5]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[23]2default:default2
n[23]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[25]2default:default2
n[25]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[30]2default:default2
n[30]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[13]2default:default2
n[13]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[15]2default:default2
n[15]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[16]2default:default2
n[16]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[18]2default:default2
n[18]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[20]2default:default2
k[20]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[21]2default:default2
k[21]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[22]2default:default2
k[22]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[23]2default:default2
k[23]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[28]2default:default2
k[28]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[0]2default:default2
k[0]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[2]2default:default2
n[2]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[6]2default:default2
n[6]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[7]2default:default2
n[7]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[8]2default:default2
n[8]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[1]2default:default2
k[1]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[2]2default:default2
k[2]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[3]2default:default2
k[3]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[4]2default:default2
k[4]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[5]2default:default2
k[5]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[6]2default:default2
k[6]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[10]2default:default2
k[10]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[11]2default:default2
k[11]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[12]2default:default2
k[12]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[7]2default:default2
k[7]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[8]2default:default2
k[8]2default:defaultZ35-198
Ã
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[9]2default:default2
k[9]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[13]2default:default2
k[13]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[14]2default:default2
k[14]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[15]2default:default2
k[15]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[16]2default:default2
k[16]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[17]2default:default2
k[17]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[18]2default:default2
k[18]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[19]2default:default2
k[19]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[24]2default:default2
k[24]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[29]2default:default2
k[29]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[30]2default:default2
k[30]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
k[31]2default:default2
k[31]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[10]2default:default2
n[10]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[12]2default:default2
n[12]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[14]2default:default2
n[14]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[19]2default:default2
n[19]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[21]2default:default2
n[21]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[24]2default:default2
n[24]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[27]2default:default2
n[27]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[28]2default:default2
n[28]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[29]2default:default2
n[29]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[17]2default:default2
n[17]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[20]2default:default2
n[20]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[22]2default:default2
n[22]2default:defaultZ35-198
Œ
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
n[26]2default:default2
n[26]2default:defaultZ35-198
Ù
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2,
master_portA_rsp_empty_n2default:default2,
master_portA_rsp_empty_n2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
centres_out_addr[24]2default:default2(
centres_out_addr[24]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
centres_out_addr[25]2default:default2(
centres_out_addr[25]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
centres_out_addr[17]2default:default2(
centres_out_addr[17]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
centres_out_addr[20]2default:default2(
centres_out_addr[20]2default:defaultZ35-198
Ú
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2+
master_portB_datain[10]2default:default2+
master_portB_datain[10]2default:defaultZ35-198
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Route 35-1982default:default2
1002default:defaultZ17-14
E
9Phase 1.1 Build Netlist & NodeGraph | Checksum: e1cc3125
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.215 ; gain = 108.8872default:default
:
.Phase 1 Build RT Design | Checksum: 17700bb5f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.215 ; gain = 108.8872default:default
m

Phase %s%s
101*constraints2
2 2default:default2)
Router Initialization2default:defaultZ18-101
f

Phase %s%s
101*constraints2
2.1 2default:default2 
Create Timer2default:defaultZ18-101
9
-Phase 2.1 Create Timer | Checksum: 17700bb5f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.219 ; gain = 108.8912default:default
i

Phase %s%s
101*constraints2
2.2 2default:default2#
Restore Routing2default:defaultZ18-101
<
0Phase 2.2 Restore Routing | Checksum: 17700bb5f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1760.270 ; gain = 122.9412default:default
m

Phase %s%s
101*constraints2
2.3 2default:default2'
Special Net Routing2default:defaultZ18-101
@
4Phase 2.3 Special Net Routing | Checksum: 10d8bbb5c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1760.270 ; gain = 122.9412default:default
q

Phase %s%s
101*constraints2
2.4 2default:default2+
Local Clock Net Routing2default:defaultZ18-101
D
8Phase 2.4 Local Clock Net Routing | Checksum: 10d8bbb5c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1760.270 ; gain = 122.9412default:default
g

Phase %s%s
101*constraints2
2.5 2default:default2!
Update Timing2default:defaultZ18-101
w

Phase %s%s
101*constraints2
2.5.1 2default:default2/
Update timing with NCN CRPR2default:defaultZ18-101
l

Phase %s%s
101*constraints2
2.5.1.1 2default:default2"
Hold Budgeting2default:defaultZ18-101
?
3Phase 2.5.1.1 Hold Budgeting | Checksum: 10d8bbb5c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1765.957 ; gain = 128.6292default:default
J
>Phase 2.5.1 Update timing with NCN CRPR | Checksum: 10d8bbb5c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1765.957 ; gain = 128.6292default:default
:
.Phase 2.5 Update Timing | Checksum: 10d8bbb5c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1765.957 ; gain = 128.6292default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=1.73   | TNS=0      | WHS=-0.0666| THS=-1.66  |
2default:defaultZ35-57
c

Phase %s%s
101*constraints2
2.6 2default:default2
	Budgeting2default:defaultZ18-101
6
*Phase 2.6 Budgeting | Checksum: 10d8bbb5c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1765.957 ; gain = 128.6292default:default
@
4Phase 2 Router Initialization | Checksum: 10d8bbb5c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1765.957 ; gain = 128.6292default:default
g

Phase %s%s
101*constraints2
3 2default:default2#
Initial Routing2default:defaultZ18-101
9
-Phase 3 Initial Routing | Checksum: d04cc312
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
j

Phase %s%s
101*constraints2
4 2default:default2&
Rip-up And Reroute2default:defaultZ18-101
l

Phase %s%s
101*constraints2
4.1 2default:default2&
Global Iteration 02default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.1.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
=
1Phase 4.1.1 Remove Overlaps | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
i

Phase %s%s
101*constraints2
4.1.2 2default:default2!
Update Timing2default:defaultZ18-101
;
/Phase 4.1.2 Update Timing | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.161  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
p

Phase %s%s
101*constraints2
4.1.3 2default:default2(
collectNewHoldAndFix2default:defaultZ18-101
B
6Phase 4.1.3 collectNewHoldAndFix | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
>
2Phase 4.1 Global Iteration 0 | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
<
0Phase 4 Rip-up And Reroute | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
e

Phase %s%s
101*constraints2
5 2default:default2!
Delay CleanUp2default:defaultZ18-101
g

Phase %s%s
101*constraints2
5.1 2default:default2!
Update Timing2default:defaultZ18-101
9
-Phase 5.1 Update Timing | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.161  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
7
+Phase 5 Delay CleanUp | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
e

Phase %s%s
101*constraints2
6 2default:default2!
Post Hold Fix2default:defaultZ18-101
l

Phase %s%s
101*constraints2
6.1 2default:default2&
Full Hold Analysis2default:defaultZ18-101
i

Phase %s%s
101*constraints2
6.1.1 2default:default2!
Update Timing2default:defaultZ18-101
;
/Phase 6.1.1 Update Timing | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.161  | TNS=0      | WHS=0.0574 | THS=0      |
2default:defaultZ35-57
>
2Phase 6.1 Full Hold Analysis | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
7
+Phase 6 Post Hold Fix | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
m

Phase %s%s
101*constraints2
7 2default:default2)
Verifying routed nets2default:defaultZ18-101
?
3Phase 7 Verifying routed nets | Checksum: c9dc063a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
i

Phase %s%s
101*constraints2
8 2default:default2%
Depositing Routes2default:defaultZ18-101
<
0Phase 8 Depositing Routes | Checksum: 12963f1ac
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
j

Phase %s%s
101*constraints2
9 2default:default2&
Post Router Timing2default:defaultZ18-101
∑
ÅThe property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
ap_clk2default:defaultZ38-242
Å
Post Routing Timing Summary %s
20*route2J
6| WNS=0.162  | TNS=0.000  | WHS=0.058  | THS=0.000  |
2default:defaultZ35-20
=
'The design met the timing requirement.
61*routeZ35-61
=
1Phase 9 Post Router Timing | Checksum: 12963f1ac
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
4
Router Completed Successfully
16*routeZ35-16
4
(Ending Route Task | Checksum: 12963f1ac
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
à

%s
*constraints2q
]Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 1776.957 ; gain = 139.6292default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
512default:default2
1052default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
route_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
route_design: 2default:default2
00:00:592default:default2
00:00:322default:default2
1776.9572default:default2
139.6292default:defaultZ17-268
G
Running DRC with %s threads
24*drc2
82default:defaultZ23-27
Ö
#The results of DRC are in file %s.
168*coretcl2ƒ
ï/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/project.runs/impl_1/combiner_top_drc_routed.rptï/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/combiner/HLS/combiner/combiner/impl/vhdl/project.runs/impl_1/combiner_top_drc_routed.rpt2default:default8Z2-168
∑
ÅThe property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
ap_clk2default:defaultZ38-242
B
,Running Vector-less Activity Propagation...
51*powerZ33-51
∑
ÅThe property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
ap_clk2default:defaultZ38-242
∑
ÅThe property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
ap_clk2default:defaultZ38-242
G
3
Finished Running Vector-less Activity Propagation
1*powerZ33-1
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
report_power: 2default:default2
00:00:302default:default2
00:00:122default:default2
1776.9572default:default2
0.0002default:defaultZ17-268
Ä
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -1, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
82default:defaultZ38-191
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
Ç
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:012default:default2
00:00:012default:default2
1776.9612default:default2
0.0002default:defaultZ17-268


End Record