#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 15 17:21:28 2023
# Process ID: 218818
# Current directory: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_hfilt_0_0_synth_1
# Command line: vivado -log base_hfilt_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_hfilt_0_0.tcl
# Log file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_hfilt_0_0_synth_1/base_hfilt_0_0.vds
# Journal file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_hfilt_0_0_synth_1/vivado.jou
# Running On: bobby, OS: Linux, CPU Frequency: 3425.867 MHz, CPU Physical cores: 16, Host memory: 16072 MB
#-----------------------------------------------------------
source base_hfilt_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.195 ; gain = 3.992 ; free physical = 702 ; free virtual = 47724
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/RCD_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/topnotches/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_hfilt_0_0
Command: synth_design -top base_hfilt_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 219894
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2111.254 ; gain = 402.746 ; free physical = 161 ; free virtual = 46551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_hfilt_0_0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_hfilt_0_0/synth/base_hfilt_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hfilt' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt.v:9]
INFO: [Synth 8-6157] synthesizing module 'hfilt_hfilt_stream_stream_axis_0_selection_2_ROM_AUTO_1R' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './hfilt_hfilt_stream_stream_axis_0_selection_2_ROM_AUTO_1R.dat' is read successfully [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_2_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hfilt_hfilt_stream_stream_axis_0_selection_2_ROM_AUTO_1R' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'hfilt_hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './hfilt_hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W.dat' is read successfully [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'hfilt_hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hfilt_hfilt_stream_stream_axis_0_selection_ROM_AUTO_1R' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './hfilt_hfilt_stream_stream_axis_0_selection_ROM_AUTO_1R.dat' is read successfully [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hfilt_hfilt_stream_stream_axis_0_selection_ROM_AUTO_1R' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'hfilt_hfilt_stream_stream_axis_0_selection_1_ROM_AUTO_1R' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './hfilt_hfilt_stream_stream_axis_0_selection_1_ROM_AUTO_1R.dat' is read successfully [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_1_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hfilt_hfilt_stream_stream_axis_0_selection_1_ROM_AUTO_1R' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'hfilt_sparsemux_7_2_24_1_1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_sparsemux_7_2_24_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hfilt_sparsemux_7_2_24_1_1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_sparsemux_7_2_24_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hfilt_mux_3_2_24_1_1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_mux_3_2_24_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hfilt_mux_3_2_24_1_1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_mux_3_2_24_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hfilt_regslice_both' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hfilt_regslice_both' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'hfilt_regslice_both__parameterized0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hfilt_regslice_both__parameterized0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'hfilt_regslice_both__parameterized1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hfilt_regslice_both__parameterized1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hfilt' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_hfilt_0_0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_hfilt_0_0/synth/base_hfilt_0_0.v:53]
WARNING: [Synth 8-7129] Port reset in module hfilt_hfilt_stream_stream_axis_0_selection_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hfilt_hfilt_stream_stream_axis_0_selection_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hfilt_hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hfilt_hfilt_stream_stream_axis_0_selection_2_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.191 ; gain = 497.684 ; free physical = 269 ; free virtual = 46578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2218.066 ; gain = 509.559 ; free physical = 268 ; free virtual = 46577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2218.066 ; gain = 509.559 ; free physical = 268 ; free virtual = 46577
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2218.066 ; gain = 0.000 ; free physical = 268 ; free virtual = 46577
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_hfilt_0_0/constraints/hfilt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_hfilt_0_0/constraints/hfilt_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_hfilt_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_hfilt_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.816 ; gain = 0.000 ; free physical = 227 ; free virtual = 46572
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2368.852 ; gain = 0.000 ; free physical = 227 ; free virtual = 46571
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 232 ; free virtual = 46564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 232 ; free virtual = 46564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_hfilt_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 232 ; free virtual = 46564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 226 ; free virtual = 46560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   5 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               24 Bit    Registers := 15    
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 18    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 83    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 20    
	   2 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 195 ; free virtual = 46536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------+----------------+----------------------+------------------+
|Module Name | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives       | 
+------------+-----------------------------------------------+----------------+----------------------+------------------+
|inst        | hfilt_stream_stream_axis_0_buffer_U/ram_reg   | User Attribute | 2 K x 24             | RAM256X1S x 120  | 
|inst        | hfilt_stream_stream_axis_0_buffer_1_U/ram_reg | User Attribute | 2 K x 24             | RAM256X1S x 120  | 
|inst        | hfilt_stream_stream_axis_0_buffer_2_U/ram_reg | User Attribute | 2 K x 24             | RAM256X1S x 120  | 
+------------+-----------------------------------------------+----------------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 212 ; free virtual = 46534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 212 ; free virtual = 46533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------------------------+----------------+----------------------+------------------+
|Module Name | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives       | 
+------------+-----------------------------------------------+----------------+----------------------+------------------+
|inst        | hfilt_stream_stream_axis_0_buffer_U/ram_reg   | User Attribute | 2 K x 24             | RAM256X1S x 120  | 
|inst        | hfilt_stream_stream_axis_0_buffer_1_U/ram_reg | User Attribute | 2 K x 24             | RAM256X1S x 120  | 
|inst        | hfilt_stream_stream_axis_0_buffer_2_U/ram_reg | User Attribute | 2 K x 24             | RAM256X1S x 120  | 
+------------+-----------------------------------------------+----------------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 216 ; free virtual = 46530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 199 ; free virtual = 46524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 199 ; free virtual = 46524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 199 ; free virtual = 46523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 199 ; free virtual = 46523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 199 ; free virtual = 46523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 199 ; free virtual = 46523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hfilt       | p_in_user_reg_1262_pp0_iter4_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hfilt       | p_in_last_reg_1270_pp0_iter4_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hfilt       | or_ln55_reg_1312_pp0_iter4_reg_reg[0]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hfilt       | icmp_ln119_reg_1359_pp0_iter4_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hfilt       | p_in_data_reg_1247_pp0_iter4_reg_reg[31] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hfilt       | p_in_data_reg_1247_pp0_iter4_reg_reg[23] | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|hfilt       | p_in_keep_reg_1252_pp0_iter4_reg_reg[3]  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|hfilt       | p_in_strb_reg_1257_pp0_iter4_reg_reg[3]  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|hfilt       | p_in_id_reg_1277_pp0_iter4_reg_reg[0]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hfilt       | p_in_dest_reg_1282_pp0_iter4_reg_reg[0]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    32|
|2     |LUT1      |     1|
|3     |LUT2      |   142|
|4     |LUT3      |   184|
|5     |LUT4      |    81|
|6     |LUT5      |   226|
|7     |LUT6      |   222|
|8     |RAM256X1S |   360|
|9     |SRL16E    |    46|
|10    |FDRE      |   821|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 199 ; free virtual = 46523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2368.852 ; gain = 509.559 ; free physical = 199 ; free virtual = 46523
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2368.852 ; gain = 660.344 ; free physical = 199 ; free virtual = 46523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2368.852 ; gain = 0.000 ; free physical = 485 ; free virtual = 46809
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.852 ; gain = 0.000 ; free physical = 485 ; free virtual = 46810
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 360 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 360 instances

Synth Design complete | Checksum: 240e381a
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2368.852 ; gain = 1009.844 ; free physical = 485 ; free virtual = 46810
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2056.124; main = 1763.238; forked = 413.355
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3326.051; main = 2368.820; forked = 989.246
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2392.828 ; gain = 0.000 ; free physical = 484 ; free virtual = 46810
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_hfilt_0_0_synth_1/base_hfilt_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_hfilt_0_0, cache-ID = b64b925c85969a77
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2392.828 ; gain = 0.000 ; free physical = 503 ; free virtual = 46835
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_hfilt_0_0_synth_1/base_hfilt_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_hfilt_0_0_utilization_synth.rpt -pb base_hfilt_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 17:22:07 2023...
