##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SPI0_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPI0_IntClock:R vs. SPI0_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK      | N/A                   | Target: 64.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK   | N/A                   | Target: 64.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 64.00 MHz  | 
Clock: SPI0_IntClock  | Frequency: 49.12 MHz  | Target: 32.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SPI0_IntClock  SPI0_IntClock  31250            10891       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
ETH_MISO_1(0)_PAD  18294         SPI0_IntClock:R   


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
ETH_CSN_1(0)_PAD   25338         SPI0_IntClock:R   
ETH_MOSI_1(0)_PAD  32023         SPI0_IntClock:R   
ETH_SCLK_1(0)_PAD  25169         SPI0_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SPI0_IntClock
*******************************************
Clock: SPI0_IntClock
Frequency: 49.12 MHz | Target: 32.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10891p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16849
-------------------------------------   ----- 
End-of-path arrival time (ps)           16849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   8300   8300  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell11     2899  11199  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell11     3350  14549  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell10     2300  16849  10891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_pre_reg\/clock_0                          macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPI0_IntClock:R vs. SPI0_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10891p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16849
-------------------------------------   ----- 
End-of-path arrival time (ps)           16849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   8300   8300  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell11     2899  11199  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell11     3350  14549  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell10     2300  16849  10891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_pre_reg\/clock_0                          macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10891p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16849
-------------------------------------   ----- 
End-of-path arrival time (ps)           16849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   8300   8300  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell11     2899  11199  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell11     3350  14549  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell10     2300  16849  10891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_pre_reg\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10915p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16825
-------------------------------------   ----- 
End-of-path arrival time (ps)           16825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   8300   8300  10891  RISE       1
\SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell12     2886  11186  10915  RISE       1
\SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell12     3350  14536  10915  RISE       1
\SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell10     2289  16825  10915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_pre_reg\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI0:BSPIM:RxStsReg\/clock
Path slack     : 15937p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             29680

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13743
-------------------------------------   ----- 
End-of-path arrival time (ps)           13743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  15937  RISE       1
\SPI0:BSPIM:rx_status_6\/main_5          macrocell13     2807   8087  15937  RISE       1
\SPI0:BSPIM:rx_status_6\/q               macrocell13     3350  11437  15937  RISE       1
\SPI0:BSPIM:RxStsReg\/status_6           statusicell1    2306  13743  15937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:RxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 16555p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11185
-------------------------------------   ----- 
End-of-path arrival time (ps)           11185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   8300   8300  10891  RISE       1
\SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell8      2885  11185  16555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 16555p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11185
-------------------------------------   ----- 
End-of-path arrival time (ps)           11185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   8300   8300  10891  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell9      2885  11185  16555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI0:BSPIM:TxStsReg\/clock
Path slack     : 16822p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             29680

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12858
-------------------------------------   ----- 
End-of-path arrival time (ps)           12858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3   count7cell     2110   2110  16528  RISE       1
\SPI0:BSPIM:load_rx_data\/main_1  macrocell7     3457   5567  16822  RISE       1
\SPI0:BSPIM:load_rx_data\/q       macrocell7     3350   8917  16822  RISE       1
\SPI0:BSPIM:TxStsReg\/status_3    statusicell2   3941  12858  16822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 17247p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -1850
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             29400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12153
-------------------------------------   ----- 
End-of-path arrival time (ps)           12153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3   count7cell      2110   2110  16528  RISE       1
\SPI0:BSPIM:load_rx_data\/main_1  macrocell7      3457   5567  16822  RISE       1
\SPI0:BSPIM:load_rx_data\/q       macrocell7      3350   8917  16822  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3236  12153  17247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI0:BSPIM:TxStsReg\/clock
Path slack     : 17496p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             29680

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12184
-------------------------------------   ----- 
End-of-path arrival time (ps)           12184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q           macrocell15    1250   1250  13452  RISE       1
\SPI0:BSPIM:tx_status_0\/main_1  macrocell17    4720   5970  17496  RISE       1
\SPI0:BSPIM:tx_status_0\/q       macrocell17    3350   9320  17496  RISE       1
\SPI0:BSPIM:TxStsReg\/status_0   statusicell2   2863  12184  17496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI0:BSPIM:state_2\/main_8
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 17839p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  17839  RISE       1
\SPI0:BSPIM:state_2\/main_8              macrocell16     4621   9901  17839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 18661p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -6300
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             24950

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q            macrocell14     1250   1250  15729  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5039   6289  18661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI0:BSPIM:state_0\/main_8
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 18730p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9010
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  17839  RISE       1
\SPI0:BSPIM:state_0\/main_8              macrocell14     3730   9010  18730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI0:BSPIM:state_1\/main_8
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 18730p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9010
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  17839  RISE       1
\SPI0:BSPIM:state_1\/main_8              macrocell15     3730   9010  18730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 19105p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -6300
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             24950

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q            macrocell15     1250   1250  13452  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   4595   5845  19105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 19350p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -6300
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             24950

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q            macrocell16     1250   1250  17568  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   4350   5600  19350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 19771p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7969
-------------------------------------   ---- 
End-of-path arrival time (ps)           7969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q         macrocell15   1250   1250  13452  RISE       1
\SPI0:BSPIM:load_cond\/main_1  macrocell6    6719   7969  19771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : Net_1/main_1
Capture Clock  : Net_1/clock_0
Path slack     : 19796p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q  macrocell15   1250   1250  13452  RISE       1
Net_1/main_1            macrocell1    6694   7944  19796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 19800p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7940
-------------------------------------   ---- 
End-of-path arrival time (ps)           7940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q           macrocell15   1250   1250  13452  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell9    6690   7940  19800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 20529p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  16528  RISE       1
\SPI0:BSPIM:load_cond\/main_4    macrocell6    5101   7211  20529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : \SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 20665p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  16553  RISE       1
\SPI0:BSPIM:load_cond\/main_7    macrocell6    4965   7075  20665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : \SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 20820p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  16857  RISE       1
\SPI0:BSPIM:load_cond\/main_5    macrocell6    4810   6920  20820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 20834p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  16831  RISE       1
\SPI0:BSPIM:load_cond\/main_6    macrocell6    4796   6906  20834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : \SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 20841p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  16862  RISE       1
\SPI0:BSPIM:load_cond\/main_3    macrocell6    4789   6899  20841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 20914p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q         macrocell16   1250   1250  17568  RISE       1
\SPI0:BSPIM:load_cond\/main_0  macrocell6    5576   6826  20914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 20922p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q           macrocell16   1250   1250  17568  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell9    5568   6818  20922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : Net_1/main_0
Capture Clock  : Net_1/clock_0
Path slack     : 20926p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q  macrocell16   1250   1250  17568  RISE       1
Net_1/main_0            macrocell1    5564   6814  20926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 20952p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q        macrocell15   1250   1250  13452  RISE       1
\SPI0:BSPIM:ld_ident\/main_1  macrocell5    5538   6788  20952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:state_2\/main_1
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 20952p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q       macrocell15   1250   1250  13452  RISE       1
\SPI0:BSPIM:state_2\/main_1  macrocell16   5538   6788  20952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 21374p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q        macrocell14   1250   1250  15729  RISE       1
\SPI0:BSPIM:ld_ident\/main_2  macrocell5    5116   6366  21374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:state_2\/main_2
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 21374p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q       macrocell14   1250   1250  15729  RISE       1
\SPI0:BSPIM:state_2\/main_2  macrocell16   5116   6366  21374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:cnt_enable\/q
Path End       : \SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \SPI0:BSPIM:BitCounter\/clock
Path slack     : 21520p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3340
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27910

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6390
-------------------------------------   ---- 
End-of-path arrival time (ps)           6390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                            macrocell4          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:cnt_enable\/q       macrocell4    1250   1250  21520  RISE       1
\SPI0:BSPIM:BitCounter\/enable  count7cell    5140   6390  21520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : \SPI0:BSPIM:state_0\/main_7
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 21553p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  16553  RISE       1
\SPI0:BSPIM:state_0\/main_7      macrocell14   4077   6187  21553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : \SPI0:BSPIM:state_1\/main_7
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 21553p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  16553  RISE       1
\SPI0:BSPIM:state_1\/main_7      macrocell15   4077   6187  21553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 21565p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q           macrocell14   1250   1250  15729  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell9    4925   6175  21565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:state_0\/main_4
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 21584p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  16528  RISE       1
\SPI0:BSPIM:state_0\/main_4      macrocell14   4046   6156  21584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:state_1\/main_4
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 21584p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  16528  RISE       1
\SPI0:BSPIM:state_1\/main_4      macrocell15   4046   6156  21584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:state_0\/main_6
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 21701p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  16831  RISE       1
\SPI0:BSPIM:state_0\/main_6      macrocell14   3929   6039  21701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:state_1\/main_6
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 21701p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  16831  RISE       1
\SPI0:BSPIM:state_1\/main_6      macrocell15   3929   6039  21701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : \SPI0:BSPIM:state_0\/main_5
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 21711p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  16857  RISE       1
\SPI0:BSPIM:state_0\/main_5      macrocell14   3919   6029  21711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : \SPI0:BSPIM:state_1\/main_5
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 21711p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  16857  RISE       1
\SPI0:BSPIM:state_1\/main_5      macrocell15   3919   6029  21711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : \SPI0:BSPIM:state_0\/main_3
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 21732p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  16862  RISE       1
\SPI0:BSPIM:state_0\/main_3      macrocell14   3898   6008  21732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : \SPI0:BSPIM:state_1\/main_3
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 21732p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  16862  RISE       1
\SPI0:BSPIM:state_1\/main_3      macrocell15   3898   6008  21732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 21762p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q  macrocell15   1250   1250  13452  RISE       1
Net_25/main_2           macrocell3    4728   5978  21762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 21762p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q          macrocell15   1250   1250  13452  RISE       1
\SPI0:BSPIM:cnt_enable\/main_1  macrocell4    4728   5978  21762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                            macrocell4          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:state_0\/main_1
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 21770p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q       macrocell15   1250   1250  13452  RISE       1
\SPI0:BSPIM:state_0\/main_1  macrocell14   4720   5970  21770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:state_1\/main_1
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 21770p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q       macrocell15   1250   1250  13452  RISE       1
\SPI0:BSPIM:state_1\/main_1  macrocell15   4720   5970  21770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : Net_1/main_2
Capture Clock  : Net_1/clock_0
Path slack     : 21814p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q  macrocell14   1250   1250  15729  RISE       1
Net_1/main_2            macrocell1    4676   5926  21814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:state_0\/main_2
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 22020p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q       macrocell14   1250   1250  15729  RISE       1
\SPI0:BSPIM:state_0\/main_2  macrocell14   4470   5720  22020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:state_1\/main_2
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 22020p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q       macrocell14   1250   1250  15729  RISE       1
\SPI0:BSPIM:state_1\/main_2  macrocell15   4470   5720  22020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:state_0\/main_0
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 22123p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q       macrocell16   1250   1250  17568  RISE       1
\SPI0:BSPIM:state_0\/main_0  macrocell14   4367   5617  22123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:state_1\/main_0
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 22123p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q       macrocell16   1250   1250  17568  RISE       1
\SPI0:BSPIM:state_1\/main_0  macrocell15   4367   5617  22123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 22145p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q         macrocell14   1250   1250  15729  RISE       1
\SPI0:BSPIM:load_cond\/main_2  macrocell6    4345   5595  22145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 22173p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  16528  RISE       1
\SPI0:BSPIM:ld_ident\/main_4     macrocell5    3457   5567  22173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:state_2\/main_4
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 22173p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  16528  RISE       1
\SPI0:BSPIM:state_2\/main_4      macrocell16   3457   5567  22173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : \SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 22202p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  16553  RISE       1
\SPI0:BSPIM:ld_ident\/main_7     macrocell5    3428   5538  22202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : \SPI0:BSPIM:state_2\/main_7
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 22202p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  16553  RISE       1
\SPI0:BSPIM:state_2\/main_7      macrocell16   3428   5538  22202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:cnt_enable\/q
Path End       : \SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 22257p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                            macrocell4          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:cnt_enable\/q       macrocell4    1250   1250  21520  RISE       1
\SPI0:BSPIM:cnt_enable\/main_3  macrocell4    4233   5483  22257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                            macrocell4          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 22330p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q  macrocell16   1250   1250  17568  RISE       1
Net_25/main_1           macrocell3    4160   5410  22330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 22330p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q          macrocell16   1250   1250  17568  RISE       1
\SPI0:BSPIM:cnt_enable\/main_0  macrocell4    4160   5410  22330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                            macrocell4          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1/q
Path End       : Net_1/main_3
Capture Clock  : Net_1/clock_0
Path slack     : 22346p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1/clock_0                                              macrocell1          0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_1/q       macrocell1    1250   1250  22346  RISE       1
Net_1/main_3  macrocell1    4144   5394  22346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 22489p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  16831  RISE       1
\SPI0:BSPIM:ld_ident\/main_6     macrocell5    3141   5251  22489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:state_2\/main_6
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 22489p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  16831  RISE       1
\SPI0:BSPIM:state_2\/main_6      macrocell16   3141   5251  22489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : \SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 22508p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  16857  RISE       1
\SPI0:BSPIM:ld_ident\/main_5     macrocell5    3122   5232  22508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : \SPI0:BSPIM:state_2\/main_5
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 22508p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  16857  RISE       1
\SPI0:BSPIM:state_2\/main_5      macrocell16   3122   5232  22508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : \SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 22665p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  16862  RISE       1
\SPI0:BSPIM:ld_ident\/main_3     macrocell5    2965   5075  22665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : \SPI0:BSPIM:state_2\/main_3
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 22665p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  16862  RISE       1
\SPI0:BSPIM:state_2\/main_3      macrocell16   2965   5075  22665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 22853p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q  macrocell14   1250   1250  15729  RISE       1
Net_25/main_3           macrocell3    3637   4887  22853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 22853p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q          macrocell14   1250   1250  15729  RISE       1
\SPI0:BSPIM:cnt_enable\/main_2  macrocell4    3637   4887  22853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                            macrocell4          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 22978p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_25/q       macrocell3    1250   1250  22978  RISE       1
Net_25/main_0  macrocell3    3512   4762  22978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 23243p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q        macrocell16   1250   1250  17568  RISE       1
\SPI0:BSPIM:ld_ident\/main_0  macrocell5    3247   4497  23243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:state_2\/main_0
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 23243p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q       macrocell16   1250   1250  17568  RISE       1
\SPI0:BSPIM:state_2\/main_0  macrocell16   3247   4497  23243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:ld_ident\/q
Path End       : \SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 23552p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:ld_ident\/q       macrocell5    1250   1250  17767  RISE       1
\SPI0:BSPIM:ld_ident\/main_8  macrocell5    2938   4188  23552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:ld_ident\/q
Path End       : \SPI0:BSPIM:state_2\/main_9
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 23552p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:ld_ident\/q      macrocell5    1250   1250  17767  RISE       1
\SPI0:BSPIM:state_2\/main_9  macrocell16   2938   4188  23552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:ld_ident\/q
Path End       : \SPI0:BSPIM:state_0\/main_9
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 23573p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:ld_ident\/q      macrocell5    1250   1250  17767  RISE       1
\SPI0:BSPIM:state_0\/main_9  macrocell14   2917   4167  23573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                               macrocell14         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:ld_ident\/q
Path End       : \SPI0:BSPIM:state_1\/main_9
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 23573p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                              macrocell5          0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:ld_ident\/q      macrocell5    1250   1250  17767  RISE       1
\SPI0:BSPIM:state_1\/main_9  macrocell15   2917   4167  23573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 23813p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:mosi_hs_reg\/q       macrocell9    1250   1250  23813  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell9    2677   3927  23813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 24253p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell8    1250   1250  24253  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell9    2237   3487  24253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:mosi_hs_reg\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:load_cond\/q
Path End       : \SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 24254p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   31250
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:load_cond\/q       macrocell6    1250   1250  24254  RISE       1
\SPI0:BSPIM:load_cond\/main_8  macrocell6    2236   3486  24254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                             macrocell6          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

