/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_add.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_addi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_andn.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_andni.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_beqz.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_bgez.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_bltz.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_bnez.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_btr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_j.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_jal.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_jalr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_jr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_lbi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_ld.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_rol.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_roli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_ror.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_rori.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_sco.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_seq.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_slbi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_sle.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_sll.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_slli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_slt.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_srl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_srli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_st.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_stu.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_sub.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_subi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_xor.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_1_xori.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_add.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_addi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_andn.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_andni.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_beqz.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_bgez.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_bltz.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_bnez.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_btr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_j.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_jal.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_jalr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_jr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_lbi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_ld.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_rol.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_roli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_ror.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_rori.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_sco.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_seq.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_slbi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_sle.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_sll.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_slli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_slt.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_srl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_srli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_st.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_stu.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_sub.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_subi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_xor.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_2_xori.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_add.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_addi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_andn.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_andni.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_beqz.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_bgez.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_bltz.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_bnez.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_btr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_j.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_jal.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_jalr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_jr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_lbi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_ld.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_rol.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_roli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_ror.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_rori.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_sco.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_seq.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_slbi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_sle.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_sll.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_slli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_slt.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_srl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_srli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_st.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_stu.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_sub.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_subi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_xor.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_3_xori.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_add.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_addi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_andn.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_andni.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_beqz.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_bgez.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_bltz.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_bnez.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_btr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_j.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_jal.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_jalr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_jr.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_lbi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_ld.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_rol.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_roli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_ror.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_rori.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_sco.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_seq.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_slbi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_sle.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_sll.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_slli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_slt.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_srl.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_srli.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_st.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_stu.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_sub.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_subi.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_xor.asm
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_simple/t_4_xori.asm
