<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TP2-2019-UART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BaudRateGen.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BaudRateGen.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="BaudRateGen.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Int_Tx.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Int_Tx.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Int_Tx.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ProgramaTP2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ProgramaTP2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ProgramaTP2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ProgramaTP2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ProgramaTP2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ProgramaTP2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ProgramaTP2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ProgramaTP2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ProgramaTP2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ProgramaTP2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramaTP2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ProgramaTP2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProgramaTP2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ProgramaTP2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ProgramaTP2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ProgramaTP2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ProgramaTP2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ProgramaTP2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ProgramaTP2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ProgramaTP2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ProgramaTP2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ProgramaTP2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ProgramaTP2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ProgramaTP2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ProgramaTP2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ProgramaTP2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ProgramaTP2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ProgramaTP2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ProgramaTP2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ProgramaTP2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ProgramaTP2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ProgramaTP2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ProgramaTP2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ProgramaTP2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ProgramaTP2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ProgramaTP2_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBaudRate_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBaudRate_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestIntTx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestIntTx_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestIntTx_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestUART_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UART.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="programatp2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="programatp2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="programatp2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tp2TestFinal_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tp2TestFinal_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1572392718" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-7950462353738718727" xil_pn:start_ts="1572392718">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572662283" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1572662283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573078133" xil_pn:in_ck="7005963097639255162" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573078132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../TP1a/ADD.v"/>
      <outfile xil_pn:name="../../TP1a/ALU.v"/>
      <outfile xil_pn:name="../../TP1a/AND.v"/>
      <outfile xil_pn:name="../../TP1a/NOR.v"/>
      <outfile xil_pn:name="../../TP1a/OR.v"/>
      <outfile xil_pn:name="../../TP1a/PROGRAMA.v"/>
      <outfile xil_pn:name="../../TP1a/SRA.v"/>
      <outfile xil_pn:name="../../TP1a/SRL.v"/>
      <outfile xil_pn:name="../../TP1a/SUB.v"/>
      <outfile xil_pn:name="../../TP1a/XOR.v"/>
      <outfile xil_pn:name="BaudRateGen.v"/>
      <outfile xil_pn:name="FIFO.v"/>
      <outfile xil_pn:name="Int_Rx.v"/>
      <outfile xil_pn:name="Int_Tx.v"/>
      <outfile xil_pn:name="ProgramaTP2.v"/>
      <outfile xil_pn:name="Rx.v"/>
      <outfile xil_pn:name="TestBaudRate.v"/>
      <outfile xil_pn:name="TestFIFO.v"/>
      <outfile xil_pn:name="TestIntRx.v"/>
      <outfile xil_pn:name="TestIntRxSola.v"/>
      <outfile xil_pn:name="TestIntTx.v"/>
      <outfile xil_pn:name="TestRX.v"/>
      <outfile xil_pn:name="TestTx.v"/>
      <outfile xil_pn:name="TestUART.v"/>
      <outfile xil_pn:name="Tx.v"/>
      <outfile xil_pn:name="UART.v"/>
      <outfile xil_pn:name="tp2TestFinal.v"/>
    </transform>
    <transform xil_pn:end_ts="1572909164" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4319718902038882802" xil_pn:start_ts="1572909164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572909164" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2254971368958825936" xil_pn:start_ts="1572909164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572662283" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1588897078979673777" xil_pn:start_ts="1572662283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573078134" xil_pn:in_ck="7005963097639255162" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573078133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../TP1a/ADD.v"/>
      <outfile xil_pn:name="../../TP1a/ALU.v"/>
      <outfile xil_pn:name="../../TP1a/AND.v"/>
      <outfile xil_pn:name="../../TP1a/NOR.v"/>
      <outfile xil_pn:name="../../TP1a/OR.v"/>
      <outfile xil_pn:name="../../TP1a/PROGRAMA.v"/>
      <outfile xil_pn:name="../../TP1a/SRA.v"/>
      <outfile xil_pn:name="../../TP1a/SRL.v"/>
      <outfile xil_pn:name="../../TP1a/SUB.v"/>
      <outfile xil_pn:name="../../TP1a/XOR.v"/>
      <outfile xil_pn:name="BaudRateGen.v"/>
      <outfile xil_pn:name="FIFO.v"/>
      <outfile xil_pn:name="Int_Rx.v"/>
      <outfile xil_pn:name="Int_Tx.v"/>
      <outfile xil_pn:name="ProgramaTP2.v"/>
      <outfile xil_pn:name="Rx.v"/>
      <outfile xil_pn:name="TestBaudRate.v"/>
      <outfile xil_pn:name="TestFIFO.v"/>
      <outfile xil_pn:name="TestIntRx.v"/>
      <outfile xil_pn:name="TestIntRxSola.v"/>
      <outfile xil_pn:name="TestIntTx.v"/>
      <outfile xil_pn:name="TestRX.v"/>
      <outfile xil_pn:name="TestTx.v"/>
      <outfile xil_pn:name="TestUART.v"/>
      <outfile xil_pn:name="Tx.v"/>
      <outfile xil_pn:name="UART.v"/>
      <outfile xil_pn:name="tp2TestFinal.v"/>
    </transform>
    <transform xil_pn:end_ts="1573078145" xil_pn:in_ck="7005963097639255162" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4452786234481906781" xil_pn:start_ts="1573078134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestIntTx_beh.prj"/>
      <outfile xil_pn:name="TestIntTx_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573078145" xil_pn:in_ck="699085661114172727" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="912454103703756208" xil_pn:start_ts="1573078145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestIntTx_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1572562589" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1572562589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572562589" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4602661603038313480" xil_pn:start_ts="1572562589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572562589" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1588897078979673777" xil_pn:start_ts="1572562589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572562589" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1572562589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572562589" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3644486631820104710" xil_pn:start_ts="1572562589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572562589" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1572562589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572562589" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4354764469546797189" xil_pn:start_ts="1572562589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573079355" xil_pn:in_ck="7422608658528162760" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6276321888218197020" xil_pn:start_ts="1573079339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ProgramaTP2.lso"/>
      <outfile xil_pn:name="ProgramaTP2.ngc"/>
      <outfile xil_pn:name="ProgramaTP2.ngr"/>
      <outfile xil_pn:name="ProgramaTP2.prj"/>
      <outfile xil_pn:name="ProgramaTP2.stx"/>
      <outfile xil_pn:name="ProgramaTP2.syr"/>
      <outfile xil_pn:name="ProgramaTP2.xst"/>
      <outfile xil_pn:name="ProgramaTP2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1572562601" xil_pn:in_ck="-8154507931805563589" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5859225377976684623" xil_pn:start_ts="1572562601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573079362" xil_pn:in_ck="3226924864576277648" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4830461193136327764" xil_pn:start_ts="1573079355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ProgramaTP2.bld"/>
      <outfile xil_pn:name="ProgramaTP2.ngd"/>
      <outfile xil_pn:name="ProgramaTP2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573079371" xil_pn:in_ck="8700928247663620721" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1573079362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ProgramaTP2.pcf"/>
      <outfile xil_pn:name="ProgramaTP2_map.map"/>
      <outfile xil_pn:name="ProgramaTP2_map.mrp"/>
      <outfile xil_pn:name="ProgramaTP2_map.ncd"/>
      <outfile xil_pn:name="ProgramaTP2_map.ngm"/>
      <outfile xil_pn:name="ProgramaTP2_map.xrpt"/>
      <outfile xil_pn:name="ProgramaTP2_summary.xml"/>
      <outfile xil_pn:name="ProgramaTP2_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573079394" xil_pn:in_ck="-3577794243914442902" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1573079371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ProgramaTP2.ncd"/>
      <outfile xil_pn:name="ProgramaTP2.pad"/>
      <outfile xil_pn:name="ProgramaTP2.par"/>
      <outfile xil_pn:name="ProgramaTP2.ptwx"/>
      <outfile xil_pn:name="ProgramaTP2.unroutes"/>
      <outfile xil_pn:name="ProgramaTP2.xpi"/>
      <outfile xil_pn:name="ProgramaTP2_pad.csv"/>
      <outfile xil_pn:name="ProgramaTP2_pad.txt"/>
      <outfile xil_pn:name="ProgramaTP2_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573079404" xil_pn:in_ck="-8154507931805571214" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1573079394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ProgramaTP2.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="programatp2.bgn"/>
      <outfile xil_pn:name="programatp2.bit"/>
      <outfile xil_pn:name="programatp2.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1572392700" xil_pn:in_ck="7215477007306054044" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1572392698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1573079394" xil_pn:in_ck="5555500554806848109" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1573079390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ProgramaTP2.twr"/>
      <outfile xil_pn:name="ProgramaTP2.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1572389792" xil_pn:in_ck="8700928247663620721" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1572389790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
