<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail_because: 
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v</a>
defines: 
time_elapsed: 0.680s
ram usage: 36376 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmph7uq_zvw/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-22" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:22</a>: No timescale set for &#34;scdata_periph_io&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-22" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:22</a>: Compile module &#34;work@scdata_periph_io&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:24</a>: Implicit port type (wire) for &#34;so&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-22" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:22</a>: Top level module &#34;work@scdata_periph_io&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>: Cannot find a module definition for &#34;work@scdata_periph_io::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>: Cannot find a module definition for &#34;work@scdata_periph_io::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 6
+ cat /tmpfs/tmp/tmph7uq_zvw/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_scdata_periph_io
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmph7uq_zvw/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmph7uq_zvw/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@scdata_periph_io)
 |vpiName:work@scdata_periph_io
 |uhdmallPackages:
 \_package: builtin, parent:work@scdata_periph_io
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@scdata_periph_io, file:<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v</a>, line:22, parent:work@scdata_periph_io
   |vpiDefName:work@scdata_periph_io
   |vpiFullName:work@scdata_periph_io
   |vpiPort:
   \_port: (so), line:24
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:24
         |vpiName:so
         |vpiFullName:work@scdata_periph_io.so
   |vpiPort:
   \_port: (scdata_scbuf_decc_out_c7), line:24
     |vpiName:scdata_scbuf_decc_out_c7
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_scbuf_decc_out_c7), line:24
         |vpiName:scdata_scbuf_decc_out_c7
         |vpiFullName:work@scdata_periph_io.scdata_scbuf_decc_out_c7
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c5), line:24
     |vpiName:scbuf_scdata_fbdecc_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c5), line:24
         |vpiName:scbuf_scdata_fbdecc_c5
         |vpiFullName:work@scdata_periph_io.scbuf_scdata_fbdecc_c5
   |vpiPort:
   \_port: (scdata_decc_out_c6), line:26
     |vpiName:scdata_decc_out_c6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_decc_out_c6), line:37
         |vpiName:scdata_decc_out_c6
         |vpiFullName:work@scdata_periph_io.scdata_decc_out_c6
         |vpiNetType:1
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4), line:26
     |vpiName:scbuf_scdata_fbdecc_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4), line:26
         |vpiName:scbuf_scdata_fbdecc_c4
         |vpiFullName:work@scdata_periph_io.scbuf_scdata_fbdecc_c4
   |vpiPort:
   \_port: (rclk), line:26
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:26
         |vpiName:rclk
         |vpiFullName:work@scdata_periph_io.rclk
   |vpiPort:
   \_port: (se), line:26
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:26
         |vpiName:se
         |vpiFullName:work@scdata_periph_io.se
   |vpiPort:
   \_port: (si), line:26
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:26
         |vpiName:si
         |vpiFullName:work@scdata_periph_io.si
   |vpiNet:
   \_logic_net: (scdata_decc_out_c6), line:37
   |vpiNet:
   \_logic_net: (so), line:24
   |vpiNet:
   \_logic_net: (scdata_scbuf_decc_out_c7), line:24
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c5), line:24
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4), line:26
   |vpiNet:
   \_logic_net: (rclk), line:26
   |vpiNet:
   \_logic_net: (se), line:26
   |vpiNet:
   \_logic_net: (si), line:26
 |uhdmtopModules:
 \_module: work@scdata_periph_io (work@scdata_periph_io), file:<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v</a>, line:22
   |vpiDefName:work@scdata_periph_io
   |vpiName:work@scdata_periph_io
   |vpiPort:
   \_port: (so), line:24, parent:work@scdata_periph_io
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:24, parent:work@scdata_periph_io
         |vpiName:so
         |vpiFullName:work@scdata_periph_io.so
   |vpiPort:
   \_port: (scdata_scbuf_decc_out_c7), line:24, parent:work@scdata_periph_io
     |vpiName:scdata_scbuf_decc_out_c7
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_scbuf_decc_out_c7), line:24, parent:work@scdata_periph_io
         |vpiName:scdata_scbuf_decc_out_c7
         |vpiFullName:work@scdata_periph_io.scdata_scbuf_decc_out_c7
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c5), line:24, parent:work@scdata_periph_io
     |vpiName:scbuf_scdata_fbdecc_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c5), line:24, parent:work@scdata_periph_io
         |vpiName:scbuf_scdata_fbdecc_c5
         |vpiFullName:work@scdata_periph_io.scbuf_scdata_fbdecc_c5
   |vpiPort:
   \_port: (scdata_decc_out_c6), line:26, parent:work@scdata_periph_io
     |vpiName:scdata_decc_out_c6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_decc_out_c6), line:37, parent:work@scdata_periph_io
         |vpiName:scdata_decc_out_c6
         |vpiFullName:work@scdata_periph_io.scdata_decc_out_c6
         |vpiNetType:1
         |vpiRange:
         \_range: , line:37
           |vpiLeftRange:
           \_constant: , line:37
             |vpiConstType:7
             |vpiDecompile:623
             |vpiSize:32
             |INT:623
           |vpiRightRange:
           \_constant: , line:37
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4), line:26, parent:work@scdata_periph_io
     |vpiName:scbuf_scdata_fbdecc_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4), line:26, parent:work@scdata_periph_io
         |vpiName:scbuf_scdata_fbdecc_c4
         |vpiFullName:work@scdata_periph_io.scbuf_scdata_fbdecc_c4
   |vpiPort:
   \_port: (rclk), line:26, parent:work@scdata_periph_io
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:26, parent:work@scdata_periph_io
         |vpiName:rclk
         |vpiFullName:work@scdata_periph_io.rclk
   |vpiPort:
   \_port: (se), line:26, parent:work@scdata_periph_io
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:26, parent:work@scdata_periph_io
         |vpiName:se
         |vpiFullName:work@scdata_periph_io.se
   |vpiPort:
   \_port: (si), line:26, parent:work@scdata_periph_io
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:26, parent:work@scdata_periph_io
         |vpiName:si
         |vpiFullName:work@scdata_periph_io.si
   |vpiModule:
   \_module: work@scdata_periph_io::dff_s (ff_scbuf_scdata_fbdecc_c5), file:<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v</a>, line:40, parent:work@scdata_periph_io
     |vpiDefName:work@scdata_periph_io::dff_s
     |vpiName:ff_scbuf_scdata_fbdecc_c5
     |vpiFullName:work@scdata_periph_io.ff_scbuf_scdata_fbdecc_c5
     |vpiPort:
     \_port: (q), parent:ff_scbuf_scdata_fbdecc_c5
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (scbuf_scdata_fbdecc_c5), line:40
         |vpiName:scbuf_scdata_fbdecc_c5
         |vpiActual:
         \_logic_net: (scbuf_scdata_fbdecc_c5), line:24, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (din), parent:ff_scbuf_scdata_fbdecc_c5
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (scbuf_scdata_fbdecc_c4), line:41
         |vpiName:scbuf_scdata_fbdecc_c4
         |vpiActual:
         \_logic_net: (scbuf_scdata_fbdecc_c4), line:26, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (clk), parent:ff_scbuf_scdata_fbdecc_c5
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:42
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:26, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (se), parent:ff_scbuf_scdata_fbdecc_c5
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:42
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:26, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (si), parent:ff_scbuf_scdata_fbdecc_c5
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:42
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:26, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (so), parent:ff_scbuf_scdata_fbdecc_c5
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:42
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:24, parent:work@scdata_periph_io
     |vpiInstance:
     \_module: work@scdata_periph_io (work@scdata_periph_io), file:<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v</a>, line:22
   |vpiModule:
   \_module: work@scdata_periph_io::dff_s (ff_scdata_scbuf_decc_out_c7), file:<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v</a>, line:44, parent:work@scdata_periph_io
     |vpiDefName:work@scdata_periph_io::dff_s
     |vpiName:ff_scdata_scbuf_decc_out_c7
     |vpiFullName:work@scdata_periph_io.ff_scdata_scbuf_decc_out_c7
     |vpiPort:
     \_port: (q), parent:ff_scdata_scbuf_decc_out_c7
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (scdata_scbuf_decc_out_c7), line:44
         |vpiName:scdata_scbuf_decc_out_c7
         |vpiActual:
         \_logic_net: (scdata_scbuf_decc_out_c7), line:24, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (din), parent:ff_scdata_scbuf_decc_out_c7
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (scdata_decc_out_c6), line:45
         |vpiName:scdata_decc_out_c6
         |vpiActual:
         \_logic_net: (scdata_decc_out_c6), line:37, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (clk), parent:ff_scdata_scbuf_decc_out_c7
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:46
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:26, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (se), parent:ff_scdata_scbuf_decc_out_c7
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:46
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:26, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (si), parent:ff_scdata_scbuf_decc_out_c7
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:46
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:26, parent:work@scdata_periph_io
     |vpiPort:
     \_port: (so), parent:ff_scdata_scbuf_decc_out_c7
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:46
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:24, parent:work@scdata_periph_io
     |vpiInstance:
     \_module: work@scdata_periph_io (work@scdata_periph_io), file:<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v</a>, line:22
   |vpiNet:
   \_logic_net: (scdata_decc_out_c6), line:37, parent:work@scdata_periph_io
   |vpiNet:
   \_logic_net: (so), line:24, parent:work@scdata_periph_io
   |vpiNet:
   \_logic_net: (scdata_scbuf_decc_out_c7), line:24, parent:work@scdata_periph_io
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c5), line:24, parent:work@scdata_periph_io
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4), line:26, parent:work@scdata_periph_io
   |vpiNet:
   \_logic_net: (rclk), line:26, parent:work@scdata_periph_io
   |vpiNet:
   \_logic_net: (se), line:26, parent:work@scdata_periph_io
   |vpiNet:
   \_logic_net: (si), line:26, parent:work@scdata_periph_io
Object: \work_scdata_periph_io of type 3000
Object: \work_scdata_periph_io of type 32
Object: \so of type 44
Object: \scdata_scbuf_decc_out_c7 of type 44
Object: \scbuf_scdata_fbdecc_c5 of type 44
Object: \scdata_decc_out_c6 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scbuf_scdata_fbdecc_c4 of type 44
Object: \rclk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \ff_scbuf_scdata_fbdecc_c5 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_scdata_scbuf_decc_out_c7 of type 32
Object: \scdata_decc_out_c6 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \so of type 36
Object: \scdata_scbuf_decc_out_c7 of type 36
Object: \scbuf_scdata_fbdecc_c5 of type 36
Object: \scbuf_scdata_fbdecc_c4 of type 36
Object: \rclk of type 36
Object: \se of type 36
Object: \si of type 36
Object: \work_scdata_periph_io of type 32
Object: \scdata_decc_out_c6 of type 36
Object: \so of type 36
Object: \scdata_scbuf_decc_out_c7 of type 36
Object: \scbuf_scdata_fbdecc_c5 of type 36
Object: \scbuf_scdata_fbdecc_c4 of type 36
Object: \rclk of type 36
Object: \se of type 36
Object: \si of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_scdata_periph_io&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d37c0] str=&#39;\work_scdata_periph_io&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:24</a>.0-24.0&gt; [0x37d3a50] str=&#39;\so&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:24</a>.0-24.0&gt; [0x37d3de0] str=&#39;\scdata_scbuf_decc_out_c7&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:24</a>.0-24.0&gt; [0x37d3fb0] str=&#39;\scbuf_scdata_fbdecc_c5&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4160] str=&#39;\scdata_decc_out_c6&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-37" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:37</a>.0-37.0&gt; [0x37d42e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-37" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:37</a>.0-37.0&gt; [0x37d4800] bits=&#39;00000000000000000000001001101111&#39;(32) range=[31:0] int=623
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-37" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:37</a>.0-37.0&gt; [0x37d49e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4640] str=&#39;\scbuf_scdata_fbdecc_c4&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4be0] str=&#39;\rclk&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4da0] str=&#39;\se&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4f30] str=&#39;\si&#39; input port=8
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d50e0] str=&#39;\ff_scbuf_scdata_fbdecc_c5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5b80] str=&#39;\work_scdata_periph_io::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d5ca0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d5dc0] str=&#39;\scbuf_scdata_fbdecc_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d5fc0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d60e0] str=&#39;\scbuf_scdata_fbdecc_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d62c0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d63e0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d65e0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6700] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6950] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6a70] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6c70] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6d90] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7000] str=&#39;\ff_scdata_scbuf_decc_out_c7&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d7120] str=&#39;\work_scdata_periph_io::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7280] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d73a0] str=&#39;\scdata_scbuf_decc_out_c7&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d75a0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d76c0] str=&#39;\scdata_decc_out_c6&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d78a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d79c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7bc0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7ce0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7f30] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d8790] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d88b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d89d0] str=&#39;\so&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d37c0] str=&#39;\work_scdata_periph_io&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:24</a>.0-24.0&gt; [0x37d3a50] str=&#39;\so&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:24</a>.0-24.0&gt; [0x37d3de0] str=&#39;\scdata_scbuf_decc_out_c7&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:24</a>.0-24.0&gt; [0x37d3fb0] str=&#39;\scbuf_scdata_fbdecc_c5&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4160] str=&#39;\scdata_decc_out_c6&#39; input basic_prep port=4 range=[623:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-37" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:37</a>.0-37.0&gt; [0x37d42e0] basic_prep range=[623:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-37" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:37</a>.0-37.0&gt; [0x37d4800] bits=&#39;00000000000000000000001001101111&#39;(32) basic_prep range=[31:0] int=623
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-37" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:37</a>.0-37.0&gt; [0x37d49e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4640] str=&#39;\scbuf_scdata_fbdecc_c4&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4be0] str=&#39;\rclk&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4da0] str=&#39;\se&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:26</a>.0-26.0&gt; [0x37d4f30] str=&#39;\si&#39; input basic_prep port=8 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d50e0] str=&#39;\ff_scbuf_scdata_fbdecc_c5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5b80] str=&#39;\work_scdata_periph_io::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d5ca0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d5dc0 -&gt; 0x37d3fb0] str=&#39;\scbuf_scdata_fbdecc_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d5fc0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d60e0 -&gt; 0x37d4640] str=&#39;\scbuf_scdata_fbdecc_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d62c0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d63e0 -&gt; 0x37d4be0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d65e0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6700 -&gt; 0x37d4da0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6950] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6a70 -&gt; 0x37d4f30] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6c70] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-40" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:40</a>.0-40.0&gt; [0x37d6d90 -&gt; 0x37d3a50] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7000] str=&#39;\ff_scdata_scbuf_decc_out_c7&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d7120] str=&#39;\work_scdata_periph_io::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7280] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d73a0 -&gt; 0x37d3de0] str=&#39;\scdata_scbuf_decc_out_c7&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d75a0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d76c0 -&gt; 0x37d4160] str=&#39;\scdata_decc_out_c6&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d78a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d79c0 -&gt; 0x37d4be0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7bc0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7ce0 -&gt; 0x37d4da0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d7f30] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d8790 -&gt; 0x37d4f30] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d88b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scdata_periph_io.v.html#l-44" target="file-frame">third_party/tests/utd-sv/scdata_periph_io.v:44</a>.0-44.0&gt; [0x37d89d0 -&gt; 0x37d3a50] str=&#39;\so&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_scdata_periph_io::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5250] str=&#39;\work_scdata_periph_io::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5390] str=&#39;\q&#39; port=9
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d54d0] str=&#39;\din&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5610] str=&#39;\clk&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5730] str=&#39;\se&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5850] str=&#39;\si&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d59c0] str=&#39;\so&#39; port=14
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5250] str=&#39;\work_scdata_periph_io::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5390] str=&#39;\q&#39; basic_prep port=9 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d54d0] str=&#39;\din&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5610] str=&#39;\clk&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5730] str=&#39;\se&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d5850] str=&#39;\si&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37d59c0] str=&#39;\so&#39; basic_prep port=14 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_scdata_periph_io::dff_s&#39; referenced in module `work_scdata_periph_io&#39; in cell `ff_scdata_scbuf_decc_out_c7&#39; does not have a port named &#39;so&#39;.

</pre>
</body>