#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558c77991c50 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v0x558c779bd250_0 .var "CLK", 0 0;
v0x558c779bd310_0 .var "INSTRUCTION", 31 0;
v0x558c779bd3d0_0 .net "PC", 31 0, v0x558c779b9f50_0;  1 drivers
v0x558c779bd470_0 .var "RESET", 0 0;
v0x558c779bd510_0 .var/i "i", 31 0;
v0x558c779bd620 .array "instr_mem", 1023 0, 7 0;
E_0x558c77980d40 .event edge, v0x558c779b9f50_0;
S_0x558c779919c0 .scope module, "mycpu" "CPU" 2 10, 3 265 0, S_0x558c77991c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RESET"
    .port_info 3 /OUTPUT 32 "PC_OUT"
v0x558c779bc380_0 .net "ALUOP", 2 0, v0x558c779b94b0_0;  1 drivers
v0x558c779bc460_0 .net "ALURESULT", 7 0, v0x558c779b8300_0;  1 drivers
v0x558c779bc570_0 .var "ALU_IN_DATA1", 7 0;
v0x558c779bc610_0 .var "ALU_IN_DATA2", 7 0;
v0x558c779bc6d0_0 .net "BRANCH_CONTROL", 1 0, v0x558c779b9590_0;  1 drivers
v0x558c779bc830_0 .net "CLK", 0 0, v0x558c779bd250_0;  1 drivers
v0x558c779bc920_0 .net "INSTRUCTION", 31 0, v0x558c779bd310_0;  1 drivers
v0x558c779bca00_0 .net "JUMP_CONTROL", 0 0, v0x558c779b9650_0;  1 drivers
v0x558c779bcaf0_0 .net "OPERAND1", 7 0, v0x558c779bb3c0_0;  1 drivers
v0x558c779bcbb0_0 .net "OPERAND2", 7 0, v0x558c779bb5d0_0;  1 drivers
v0x558c779bcc50_0 .net "OPERAND_CONTROL", 0 0, v0x558c779b9800_0;  1 drivers
v0x558c779bccf0_0 .net "PC_IN", 31 0, v0x558c779ba910_0;  1 drivers
v0x558c779bcd90_0 .net "PC_OUT", 31 0, v0x558c779b9f50_0;  alias, 1 drivers
v0x558c779bce80_0 .net "REG_WRITE_ENABLE", 0 0, v0x558c779b99d0_0;  1 drivers
v0x558c779bcf70_0 .net "RESET", 0 0, v0x558c779bd470_0;  1 drivers
v0x558c779bd060_0 .net "SIGN_CONTROL", 0 0, v0x558c779b9910_0;  1 drivers
v0x558c779bd100_0 .net "ZERO_FLAG", 0 0, v0x558c779b83e0_0;  1 drivers
E_0x558c779816d0/0 .event edge, v0x558c779bb3c0_0, v0x558c779b9800_0, v0x558c779bc920_0, v0x558c779b9910_0;
E_0x558c779816d0/1 .event edge, v0x558c779bb5d0_0;
E_0x558c779816d0 .event/or E_0x558c779816d0/0, E_0x558c779816d0/1;
L_0x558c779bd6e0 .part v0x558c779bd310_0, 8, 8;
L_0x558c779bd7d0 .part v0x558c779bd310_0, 0, 8;
L_0x558c779bdc90 .part v0x558c779bd310_0, 8, 3;
L_0x558c779bdd60 .part v0x558c779bd310_0, 16, 3;
L_0x558c779bde60 .part v0x558c779bd310_0, 24, 3;
S_0x558c7798b8b0 .scope module, "u_alu" "aluUnit" 3 336, 3 92 0, S_0x558c779919c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 8 "RESULT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x558c779b80c0_0 .net "ALUOP", 2 0, v0x558c779b94b0_0;  alias, 1 drivers
v0x558c779b81a0_0 .net "DATA1", 7 0, v0x558c779bc570_0;  1 drivers
v0x558c779b8260_0 .net "DATA2", 7 0, v0x558c779bc610_0;  1 drivers
v0x558c779b8300_0 .var "RESULT", 7 0;
v0x558c779b83e0_0 .var "ZERO", 0 0;
v0x558c779b84f0_0 .net "andOut", 7 0, L_0x558c779be300;  1 drivers
v0x558c779b85b0_0 .net "fwdOut", 7 0, L_0x558c779bdf30;  1 drivers
v0x558c779b8650_0 .net "mulOut", 7 0, v0x558c779b76b0_0;  1 drivers
v0x558c779b86f0_0 .net "orOut", 7 0, L_0x558c779be660;  1 drivers
v0x558c779b8850_0 .net "shiftOut", 7 0, v0x558c779b7de0_0;  1 drivers
v0x558c779b8920_0 .net "sum", 7 0, L_0x558c779be260;  1 drivers
E_0x558c77980950/0 .event edge, v0x558c779b80c0_0, v0x558c7799be40_0, v0x558c779b6520_0, v0x558c779b6a10_0;
E_0x558c77980950/1 .event edge, v0x558c779b6f60_0, v0x558c779b76b0_0, v0x558c779b7de0_0;
E_0x558c77980950 .event/or E_0x558c77980950/0, E_0x558c77980950/1;
S_0x558c77991f00 .scope module, "u0" "fwdUnit" 3 102, 3 1 0, S_0x558c7798b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x558c779bdf30/d .functor BUFZ 8, v0x558c779bc610_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558c779bdf30 .delay 8 (1,1,1) L_0x558c779bdf30/d;
v0x558c7799baf0_0 .net "DATA2", 7 0, v0x558c779bc610_0;  alias, 1 drivers
v0x558c7799be40_0 .net "RESULT", 7 0, L_0x558c779bdf30;  alias, 1 drivers
S_0x558c779b61e0 .scope module, "u1" "addUnit" 3 103, 3 8 0, S_0x558c7798b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x558c77990890_0 .net "DATA1", 7 0, v0x558c779bc570_0;  alias, 1 drivers
v0x558c779b6460_0 .net "DATA2", 7 0, v0x558c779bc610_0;  alias, 1 drivers
v0x558c779b6520_0 .net "RESULT", 7 0, L_0x558c779be260;  alias, 1 drivers
L_0x558c779be260 .delay 8 (2,2,2) L_0x558c779be260/d;
L_0x558c779be260/d .arith/sum 8, v0x558c779bc570_0, v0x558c779bc610_0;
S_0x558c779b6640 .scope module, "u3" "andUnit" 3 104, 3 16 0, S_0x558c7798b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x558c779be300/d .functor AND 8, v0x558c779bc570_0, v0x558c779bc610_0, C4<11111111>, C4<11111111>;
L_0x558c779be300 .delay 8 (1,1,1) L_0x558c779be300/d;
v0x558c779b6860_0 .net "DATA1", 7 0, v0x558c779bc570_0;  alias, 1 drivers
v0x558c779b6920_0 .net "DATA2", 7 0, v0x558c779bc610_0;  alias, 1 drivers
v0x558c779b6a10_0 .net "RESULT", 7 0, L_0x558c779be300;  alias, 1 drivers
S_0x558c779b6b50 .scope module, "u4" "orUnit" 3 105, 3 24 0, S_0x558c7798b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x558c779be660/d .functor OR 8, v0x558c779bc570_0, v0x558c779bc610_0, C4<00000000>, C4<00000000>;
L_0x558c779be660 .delay 8 (1,1,1) L_0x558c779be660/d;
v0x558c779b6d70_0 .net "DATA1", 7 0, v0x558c779bc570_0;  alias, 1 drivers
v0x558c779b6ea0_0 .net "DATA2", 7 0, v0x558c779bc610_0;  alias, 1 drivers
v0x558c779b6f60_0 .net "RESULT", 7 0, L_0x558c779be660;  alias, 1 drivers
S_0x558c779b70a0 .scope module, "u5" "mulUnit" 3 106, 3 32 0, S_0x558c7798b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x558c779b7370_0 .var/s "A", 15 0;
v0x558c779b7470_0 .net/s "DATA1", 7 0, v0x558c779bc570_0;  alias, 1 drivers
v0x558c779b7530_0 .net/s "DATA2", 7 0, v0x558c779bc610_0;  alias, 1 drivers
v0x558c779b75d0_0 .var/s "P", 16 0;
v0x558c779b76b0_0 .var/s "RESULT", 7 0;
v0x558c779b7790_0 .var/s "S", 15 0;
v0x558c779b7870_0 .var/i "i", 31 0;
E_0x558c7798d930/0 .event edge, v0x558c77990890_0, v0x558c7799baf0_0, v0x558c779b7870_0, v0x558c779b75d0_0;
E_0x558c7798d930/1 .event edge, v0x558c779b7370_0, v0x558c779b7790_0;
E_0x558c7798d930 .event/or E_0x558c7798d930/0, E_0x558c7798d930/1;
S_0x558c779b79d0 .scope module, "u6" "shifterUnit" 3 107, 3 68 0, S_0x558c7798b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x558c779b7c40_0 .net "DATA1", 7 0, v0x558c779bc570_0;  alias, 1 drivers
v0x558c779b7d20_0 .net "DATA2", 7 0, v0x558c779bc610_0;  alias, 1 drivers
v0x558c779b7de0_0 .var "RESULT", 7 0;
v0x558c779b7ea0_0 .var/i "i", 31 0;
v0x558c779b7f80_0 .var "sign", 0 0;
E_0x558c77956c20/0 .event edge, v0x558c77990890_0, v0x558c779b7ea0_0, v0x558c7799baf0_0, v0x558c779b7de0_0;
E_0x558c77956c20/1 .event edge, v0x558c779b7f80_0;
E_0x558c77956c20 .event/or E_0x558c77956c20/0, E_0x558c77956c20/1;
S_0x558c779b8aa0 .scope module, "u_control" "control_unit" 3 297, 3 176 0, S_0x558c779919c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE"
    .port_info 1 /OUTPUT 1 "WRITE_ENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "SIGN_CONTROL"
    .port_info 4 /OUTPUT 1 "OPERAND_CONTROL"
    .port_info 5 /OUTPUT 2 "BRANCH_CONTROL"
    .port_info 6 /OUTPUT 1 "JUMP_CONTROL"
P_0x558c779b8c40 .param/l "OP_ADD" 1 3 189, C4<00000010>;
P_0x558c779b8c80 .param/l "OP_AND" 1 3 191, C4<00000100>;
P_0x558c779b8cc0 .param/l "OP_BEQ" 1 3 194, C4<00000111>;
P_0x558c779b8d00 .param/l "OP_BNE" 1 3 198, C4<00001010>;
P_0x558c779b8d40 .param/l "OP_J" 1 3 193, C4<00000110>;
P_0x558c779b8d80 .param/l "OP_LOADI" 1 3 187, C4<00000000>;
P_0x558c779b8dc0 .param/l "OP_MOV" 1 3 188, C4<00000001>;
P_0x558c779b8e00 .param/l "OP_MUL" 1 3 196, C4<00001000>;
P_0x558c779b8e40 .param/l "OP_OR" 1 3 192, C4<00000101>;
P_0x558c779b8e80 .param/l "OP_SHIFT" 1 3 197, C4<00001001>;
P_0x558c779b8ec0 .param/l "OP_SUB" 1 3 190, C4<00000011>;
v0x558c779b94b0_0 .var "ALUOP", 2 0;
v0x558c779b9590_0 .var "BRANCH_CONTROL", 1 0;
v0x558c779b9650_0 .var "JUMP_CONTROL", 0 0;
v0x558c779b9720_0 .net "OPCODE", 7 0, L_0x558c779bd7d0;  1 drivers
v0x558c779b9800_0 .var "OPERAND_CONTROL", 0 0;
v0x558c779b9910_0 .var "SIGN_CONTROL", 0 0;
v0x558c779b99d0_0 .var "WRITE_ENABLE", 0 0;
E_0x558c77981840 .event edge, v0x558c779b9720_0;
S_0x558c779b9b70 .scope module, "u_pc" "ProgramCounter" 3 281, 3 226 0, S_0x558c779919c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 32 "PC_IN"
    .port_info 3 /OUTPUT 32 "PC_OUT"
v0x558c779b9d90_0 .net "CLK", 0 0, v0x558c779bd250_0;  alias, 1 drivers
v0x558c779b9e70_0 .net "PC_IN", 31 0, v0x558c779ba910_0;  alias, 1 drivers
v0x558c779b9f50_0 .var "PC_OUT", 31 0;
v0x558c779ba040_0 .net "RESET", 0 0, v0x558c779bd470_0;  alias, 1 drivers
E_0x558c7795a2a0 .event posedge, v0x558c779ba040_0, v0x558c779b9d90_0;
S_0x558c779ba1b0 .scope module, "u_pcIn" "pcIncrementer" 3 288, 3 242 0, S_0x558c779919c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_IN"
    .port_info 1 /INPUT 8 "BRANCH_ADDRESS"
    .port_info 2 /INPUT 2 "BRANCH"
    .port_info 3 /INPUT 1 "JUMP"
    .port_info 4 /INPUT 1 "ZERO"
    .port_info 5 /OUTPUT 32 "PC_OUT"
v0x558c779ba4c0_0 .net "BRANCH", 1 0, v0x558c779b9590_0;  alias, 1 drivers
v0x558c779ba5a0_0 .net "BRANCH_ADDRESS", 7 0, L_0x558c779bd6e0;  1 drivers
v0x558c779ba660_0 .net "JUMP", 0 0, v0x558c779b9650_0;  alias, 1 drivers
v0x558c779ba760_0 .var "PC", 31 0;
v0x558c779ba800_0 .net "PC_IN", 31 0, v0x558c779b9f50_0;  alias, 1 drivers
v0x558c779ba910_0 .var "PC_OUT", 31 0;
v0x558c779ba9e0_0 .net "ZERO", 0 0, v0x558c779b83e0_0;  alias, 1 drivers
v0x558c779baab0_0 .var "offset", 31 0;
E_0x558c779ba420/0 .event edge, v0x558c779b9f50_0, v0x558c779ba5a0_0, v0x558c779ba760_0, v0x558c779baab0_0;
E_0x558c779ba420/1 .event edge, v0x558c779b9650_0, v0x558c779b9590_0, v0x558c779b83e0_0;
E_0x558c779ba420 .event/or E_0x558c779ba420/0, E_0x558c779ba420/1;
S_0x558c779bac50 .scope module, "u_regfile" "reg_file" 3 307, 3 129 0, S_0x558c779919c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INDATA"
    .port_info 1 /INPUT 3 "INADDRESS"
    .port_info 2 /INPUT 3 "OUT1ADDRESS"
    .port_info 3 /INPUT 3 "OUT2ADDRESS"
    .port_info 4 /OUTPUT 8 "OUT1DATA"
    .port_info 5 /OUTPUT 8 "OUT2DATA"
    .port_info 6 /INPUT 1 "CLK"
    .port_info 7 /INPUT 1 "RESET"
    .port_info 8 /INPUT 1 "WRITE"
v0x558c779bc050_0 .array/port v0x558c779bc050, 0;
L_0x558c77975c60 .functor BUFZ 8, v0x558c779bc050_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558c779bc050_1 .array/port v0x558c779bc050, 1;
L_0x558c77976360 .functor BUFZ 8, v0x558c779bc050_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558c779bc050_2 .array/port v0x558c779bc050, 2;
L_0x558c77976060 .functor BUFZ 8, v0x558c779bc050_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558c779bc050_3 .array/port v0x558c779bc050, 3;
L_0x558c77976460 .functor BUFZ 8, v0x558c779bc050_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558c779bc050_4 .array/port v0x558c779bc050, 4;
L_0x558c77975e60 .functor BUFZ 8, v0x558c779bc050_4, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558c779bc050_5 .array/port v0x558c779bc050, 5;
L_0x558c779bd9c0 .functor BUFZ 8, v0x558c779bc050_5, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558c779bc050_6 .array/port v0x558c779bc050, 6;
L_0x558c779bdad0 .functor BUFZ 8, v0x558c779bc050_6, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558c779bc050_7 .array/port v0x558c779bc050, 7;
L_0x558c779bdb70 .functor BUFZ 8, v0x558c779bc050_7, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558c779bb080_0 .net "CLK", 0 0, v0x558c779bd250_0;  alias, 1 drivers
v0x558c779bb140_0 .net "INADDRESS", 2 0, L_0x558c779bdc90;  1 drivers
v0x558c779bb200_0 .net "INDATA", 7 0, v0x558c779b8300_0;  alias, 1 drivers
v0x558c779bb300_0 .net "OUT1ADDRESS", 2 0, L_0x558c779bdd60;  1 drivers
v0x558c779bb3c0_0 .var "OUT1DATA", 7 0;
v0x558c779bb4f0_0 .net "OUT2ADDRESS", 2 0, L_0x558c779bde60;  1 drivers
v0x558c779bb5d0_0 .var "OUT2DATA", 7 0;
v0x558c779bb6b0_0 .net "RESET", 0 0, v0x558c779bd470_0;  alias, 1 drivers
v0x558c779bb750_0 .net "WRITE", 0 0, v0x558c779b99d0_0;  alias, 1 drivers
v0x558c779bb8b0_0 .var/i "counter", 31 0;
v0x558c779bb950_0 .net "r0", 7 0, L_0x558c77975c60;  1 drivers
v0x558c779bba30_0 .net "r1", 7 0, L_0x558c77976360;  1 drivers
v0x558c779bbb10_0 .net "r2", 7 0, L_0x558c77976060;  1 drivers
v0x558c779bbbf0_0 .net "r3", 7 0, L_0x558c77976460;  1 drivers
v0x558c779bbcd0_0 .net "r4", 7 0, L_0x558c77975e60;  1 drivers
v0x558c779bbdb0_0 .net "r5", 7 0, L_0x558c779bd9c0;  1 drivers
v0x558c779bbe90_0 .net "r6", 7 0, L_0x558c779bdad0;  1 drivers
v0x558c779bbf70_0 .net "r7", 7 0, L_0x558c779bdb70;  1 drivers
v0x558c779bc050 .array "reg_array", 7 0, 7 0;
E_0x558c7799c420 .event posedge, v0x558c779b9d90_0;
E_0x558c779bafe0/0 .event edge, v0x558c779bb300_0, v0x558c779bc050_0, v0x558c779bc050_1, v0x558c779bc050_2;
E_0x558c779bafe0/1 .event edge, v0x558c779bc050_3, v0x558c779bc050_4, v0x558c779bc050_5, v0x558c779bc050_6;
E_0x558c779bafe0/2 .event edge, v0x558c779bc050_7, v0x558c779bb4f0_0;
E_0x558c779bafe0 .event/or E_0x558c779bafe0/0, E_0x558c779bafe0/1, E_0x558c779bafe0/2;
    .scope S_0x558c779b9b70;
T_0 ;
    %wait E_0x558c7795a2a0;
    %load/vec4 v0x558c779ba040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c779b9f50_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558c779b9e70_0;
    %assign/vec4 v0x558c779b9f50_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558c779ba1b0;
T_1 ;
    %wait E_0x558c779ba420;
    %load/vec4 v0x558c779ba800_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x558c779ba760_0, 1;
    %load/vec4 v0x558c779ba5a0_0;
    %parti/s 1, 7, 4;
    %replicate 22;
    %load/vec4 v0x558c779ba5a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x558c779baab0_0, 0;
    %load/vec4 v0x558c779ba760_0;
    %load/vec4 v0x558c779baab0_0;
    %add;
    %assign/vec4 v0x558c779baab0_0, 2;
    %load/vec4 v0x558c779ba660_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x558c779baab0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x558c779ba4c0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c779ba9e0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x558c779baab0_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x558c779ba4c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c779ba9e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_1.4, 10;
    %load/vec4 v0x558c779baab0_0;
    %jmp/1 T_1.5, 10;
T_1.4 ; End of true expr.
    %load/vec4 v0x558c779ba760_0;
    %jmp/0 T_1.5, 10;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x558c779ba910_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x558c779b8aa0;
T_2 ;
    %wait E_0x558c77981840;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_2.2, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 4, 0, 8;
    %flag_mov 10, 4;
    %jmp/0 T_2.4, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.5, 10;
T_2.4 ; End of true expr.
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 5, 0, 8;
    %flag_mov 11, 4;
    %jmp/0 T_2.6, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_2.7, 11;
T_2.6 ; End of true expr.
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 12, 4;
    %jmp/0 T_2.8, 12;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.9, 12;
T_2.8 ; End of true expr.
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 13, 4;
    %jmp/0 T_2.10, 13;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.11, 13;
T_2.10 ; End of true expr.
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 8, 0, 8;
    %flag_mov 14, 4;
    %jmp/0 T_2.12, 14;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.13, 14;
T_2.12 ; End of true expr.
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 9, 0, 8;
    %flag_mov 15, 4;
    %jmp/0 T_2.14, 15;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_2.15, 15;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.15, 15;
 ; End of false expr.
    %blend;
T_2.15;
    %jmp/0 T_2.13, 14;
 ; End of false expr.
    %blend;
T_2.13;
    %jmp/0 T_2.11, 13;
 ; End of false expr.
    %blend;
T_2.11;
    %jmp/0 T_2.9, 12;
 ; End of false expr.
    %blend;
T_2.9;
    %jmp/0 T_2.7, 11;
 ; End of false expr.
    %blend;
T_2.7;
    %jmp/0 T_2.5, 10;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x558c779b94b0_0, 1;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 7, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_2.18, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.19, 9;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.19, 9;
 ; End of false expr.
    %blend;
T_2.19;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v0x558c779b9590_0, 0, 2;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 6, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %store/vec4 v0x558c779b9650_0, 0, 1;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %store/vec4 v0x558c779b9910_0, 0, 1;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %store/vec4 v0x558c779b9800_0, 0, 1;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 1, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 2, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 4, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 5, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 8, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x558c779b9720_0;
    %cmpi/e 9, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %store/vec4 v0x558c779b99d0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558c779bac50;
T_3 ;
    %wait E_0x558c779bafe0;
    %load/vec4 v0x558c779bb300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x558c779bc050, 4;
    %assign/vec4 v0x558c779bb3c0_0, 2;
    %load/vec4 v0x558c779bb4f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x558c779bc050, 4;
    %assign/vec4 v0x558c779bb5d0_0, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558c779bac50;
T_4 ;
    %wait E_0x558c7799c420;
    %load/vec4 v0x558c779bb750_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c779bb6b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x558c779bb200_0;
    %load/vec4 v0x558c779bb140_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x558c779bc050, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558c779bac50;
T_5 ;
    %wait E_0x558c7799c420;
    %load/vec4 v0x558c779bb6b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c779bb8b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x558c779bb8b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x558c779bb8b0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x558c779bc050, 0, 4;
    %load/vec4 v0x558c779bb8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c779bb8b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558c779b70a0;
T_6 ;
    %wait E_0x558c7798d930;
    %load/vec4 v0x558c779b7470_0;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x558c779b7370_0, 0, 16;
    %load/vec4 v0x558c779b7470_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x558c779b7790_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x558c779b7530_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x558c779b75d0_0, 0, 17;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c779b7870_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x558c779b7870_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x558c779b75d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x558c779b75d0_0;
    %parti/s 16, 1, 2;
    %load/vec4 v0x558c779b7370_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558c779b75d0_0, 4, 16;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x558c779b75d0_0;
    %parti/s 16, 1, 2;
    %load/vec4 v0x558c779b7790_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558c779b75d0_0, 4, 16;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x558c779b75d0_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0x558c779b75d0_0;
    %parti/s 16, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c779b75d0_0, 0, 17;
    %load/vec4 v0x558c779b7870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c779b7870_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 3, 0;
    %load/vec4 v0x558c779b75d0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x558c779b76b0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558c779b79d0;
T_7 ;
    %wait E_0x558c77956c20;
    %load/vec4 v0x558c779b7c40_0;
    %store/vec4 v0x558c779b7de0_0, 0, 8;
    %load/vec4 v0x558c779b7c40_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x558c779b7f80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c779b7ea0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x558c779b7ea0_0;
    %load/vec4 v0x558c779b7d20_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x558c779b7d20_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x558c779b7de0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x558c779b7de0_0, 0, 8;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x558c779b7de0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c779b7de0_0, 0, 8;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x558c779b7f80_0;
    %load/vec4 v0x558c779b7de0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c779b7de0_0, 0, 8;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x558c779b7de0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x558c779b7de0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558c779b7de0_0, 0, 8;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v0x558c779b7ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c779b7ea0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 4, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558c7798b8b0;
T_8 ;
    %wait E_0x558c77980950;
    %load/vec4 v0x558c779b80c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558c779b8300_0, 0, 8;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x558c779b85b0_0;
    %store/vec4 v0x558c779b8300_0, 0, 8;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x558c779b8920_0;
    %store/vec4 v0x558c779b8300_0, 0, 8;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x558c779b84f0_0;
    %store/vec4 v0x558c779b8300_0, 0, 8;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x558c779b86f0_0;
    %store/vec4 v0x558c779b8300_0, 0, 8;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x558c779b8650_0;
    %store/vec4 v0x558c779b8300_0, 0, 8;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x558c779b8850_0;
    %store/vec4 v0x558c779b8300_0, 0, 8;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x558c779b8920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x558c779b83e0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x558c779919c0;
T_9 ;
    %wait E_0x558c779816d0;
    %load/vec4 v0x558c779bcaf0_0;
    %store/vec4 v0x558c779bc570_0, 0, 8;
    %load/vec4 v0x558c779bcc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x558c779bc920_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x558c779bc610_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x558c779bd060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x558c779bcbb0_0;
    %inv;
    %addi 1, 0, 8;
    %assign/vec4 v0x558c779bc610_0, 2;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x558c779bcbb0_0;
    %store/vec4 v0x558c779bc610_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x558c77991c50;
T_10 ;
    %delay 4, 0;
    %load/vec4 v0x558c779bd250_0;
    %inv;
    %store/vec4 v0x558c779bd250_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558c77991c50;
T_11 ;
    %wait E_0x558c77980d40;
    %load/vec4 v0x558c779bd3d0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x558c779bd620, 4;
    %load/vec4 v0x558c779bd3d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x558c779bd620, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558c779bd3d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x558c779bd620, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558c779bd3d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x558c779bd620, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558c779bd310_0, 2;
    %vpi_call 2 29 "$display", "->    Cycle %0d: PC = %0d, Instruction = %b", v0x558c779bd510_0, v0x558c779bd3d0_0, v0x558c779bd310_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x558c77991c50;
T_12 ;
    %vpi_call 2 34 "$readmemb", "instr_mem.mem", v0x558c779bd620 {0 0 0};
    %vpi_call 2 45 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558c77991c50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c779bd250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c779bd470_0, 0, 1;
    %delay 8, 0;
    %wait E_0x558c7799c420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c779bd470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c779bd510_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x558c779bd510_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_12.1, 5;
    %wait E_0x558c7799c420;
    %load/vec4 v0x558c779bd510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c779bd510_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %delay 10, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "Processor.v";
