[["Fidelity metrics for estimation models.", ["Haris Javaid", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2010.5653959", 8], ["Fast performance evaluation of fixed-point systems with un-smooth operators.", ["Karthick Parashar", "Daniel Menard", "Romuald Rocher", "Olivier Sentieys", "David Novo", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.2010.5654064", 8], ["Variation-aware layout-driven scheduling for performance yield optimization.", ["Gregory Lucas", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2010.5654344", 8], ["Analysis and optimization of SRAM robustness for double patterning lithography.", ["Vivek Joshi", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5654105", 7], ["WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography.", ["Kun Yuan", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2010.5654070", 7], ["Maximum-information storage system: Concept, implementation and application.", ["Xin Li"], "https://doi.org/10.1109/ICCAD.2010.5653971", 8], ["Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation.", ["Wangyang Zhang", "Xin Li", "Emrah Acar", "Frank Liu", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2010.5654349", 8], ["On behavioral model equivalence checking for large analog/mixed signal systems.", ["Amandeep Singh", "Peng Li"], "https://doi.org/10.1109/ICCAD.2010.5651402", 7], ["An algorithm for exploiting modeling error statistics to enable robust analog optimization.", ["Ashish Kumar Singh", "Mario Lok", "Kareem Ragab", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654325", 8], ["A simple implementation of determinant decision diagram.", ["Guoyong Shi"], "https://doi.org/10.1109/ICCAD.2010.5654333", 7], ["Aging analysis at gate and macro cell level.", ["Dominik Lorenz", "Martin Barke", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2010.5654309", 8], ["Resilient microprocessor design for improving performance and energy efficiency.", ["Keith A. Bowman", "James W. Tschanz"], "https://doi.org/10.1109/ICCAD.2010.5654317", 4], ["Process variation aware performance modeling and dynamic power management for multi-core systems.", ["Siddharth Garg", "Diana Marculescu", "Sebastian Herbert"], "https://doi.org/10.1109/ICCAD.2010.5654293", 4], ["Design-aware mask inspection.", ["Abde Ali Kagalwalla", "Puneet Gupta", "Christopher J. Progler", "Steve McDonald"], "https://doi.org/10.1109/ICCAD.2010.5654304", 7], ["SMATO: Simultaneous mask and target optimization for improving lithographic process window.", ["Shayak Banerjee", "Kanak B. Agarwal", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2010.5654341", 7], ["Template-mask design methodology for double patterning technology.", ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2010.5654288", 5], ["Fast and lossless graph division method for layout decomposition using SPQR-tree.", ["Wai-Shing Luk", "Huiping Huang"], "https://doi.org/10.1109/ICCAD.2010.5654108", 4], ["Design dependent process monitoring for back-end manufacturing cost reduction.", ["Tuck-Boon Chan", "Aashish Pant", "Lerong Cheng", "Puneet Gupta"], "https://doi.org/10.1109/ICCAD.2010.5654280", 7], ["SETS: Stochastic execution time scheduling for multicore systems by joint state space and Monte Carlo.", ["Nabeel Iqbal", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2010.5654114", 8], ["Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis.", ["Simon Perathoner", "Kai Lampka", "Nikolay Stoimenov", "Lothar Thiele", "Jian-Jia Chen"], "https://doi.org/10.1109/ICCAD.2010.5654109", 8], ["Unified theory of real-time task scheduling and dynamic voltage/frequency Scaling on MPSoCs.", ["Hessam Kooti", "Eli Bozorgzadeh"], "https://doi.org/10.1109/ICCAD.2010.5654119", 4], ["In-place decomposition for robustness in FPGA.", ["Ju-Yueh Lee", "Zhe Feng", "Lei He"], "https://doi.org/10.1109/ICCAD.2010.5654113", 6], ["MVP: Capture-power reduction with minimum-violations partitioning for delay testing.", ["Zhen Chen", "Krishnendu Chakrabarty", "Dong Xiang"], "https://doi.org/10.1109/ICCAD.2010.5654124", 6], ["Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs.", ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "https://doi.org/10.1109/ICCAD.2010.5654118", 7], ["A scalable quantitative measure of IR-drop effects for scan pattern generation.", ["Meng-Fan Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Hsin-Cheih Pan", "Jiun-Lang Huang", "Augusli Kifli"], "https://doi.org/10.1109/ICCAD.2010.5654130", 6], ["Trace signal selection to enhance timing and logic visibility in post-silicon validation.", ["Hamid Shojaei", "Azadeh Davoodi"], "https://doi.org/10.1109/ICCAD.2010.5654123", 5], ["System-level impact of chip-level failure mechanisms and screens.", ["Anne Gattiker"], "https://doi.org/10.1109/ICCAD.2010.5654135", 4], ["Cross-layer error resilience for robust systems.", ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2010.5654129", 4], ["Reliability, thermal, and power modeling and optimization.", ["Robert P. Dick"], "https://doi.org/10.1109/ICCAD.2010.5654140", 4], ["Symbolic system level reliability analysis.", ["Michael Glass", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.2010.5654134", 5], ["Hierarchical memory scheduling for multimedia MPSoCs.", ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2010.5654145", 7], ["Credit Borrow and Repay: Sharing DRAM with minimum latency and bandwidth guarantees.", ["Zefu Dai", "Mark Jarvin", "Jianwen Zhu"], "https://doi.org/10.1109/ICCAD.2010.5654139", 8], ["Scheduling of synchronous data flow models on scratchpad memory based embedded processors.", ["Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1109/ICCAD.2010.5654150", 8], ["The fast optimal voltage partitioning algorithm for peak power density minimization.", ["Jia Wang", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2010.5654144", 5], ["Post-placement power optimization with multi-bit flip-flops.", ["Yao-Tsung Chang", "Chih-Cheng Hsu", "Mark Po-Hung Lin", "Yu-Wen Tsai", "Sheng-Fong Chen"], "https://doi.org/10.1109/ICCAD.2010.5654155", 6], ["On power and fault-tolerance optimization in FPGA physical synthesis.", ["Manu Jose", "Yu Hu", "Rupak Majumdar"], "https://doi.org/10.1109/ICCAD.2010.5654149", 6], ["Yield enhancement for 3D-stacked memory by redundancy sharing across dies.", ["Li Jiang", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5654160", 5], ["Mathematical yield estimation for two-dimensional-redundancy memory arrays.", ["Mango Chia-Tso Chao", "Ching-Yu Chin", "Chen-Wei Lin"], "https://doi.org/10.1109/ICCAD.2010.5654154", 6], ["Analog test metrics estimates with PPM accuracy.", ["Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "https://doi.org/10.1109/ICCAD.2010.5654165", 7], ["Design automation towards reliable analog integrated circuits.", ["Georges G. E. Gielen", "Elie Maricau", "Peter H. N. De Wit"], "https://doi.org/10.1109/ICCAD.2010.5654159", 4], ["Digitalization of mixed-signal functionality in nanometer technologies.", ["Stephan Henzler"], "https://doi.org/10.1109/ICCAD.2010.5654170", 4], ["Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations.", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1109/ICCAD.2010.5654164", 8], ["A self-evolving design methodology for power efficient multi-core systems.", ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "https://doi.org/10.1109/ICCAD.2010.5654175", 5], ["An energy and power-aware approach to high-level synthesis of asynchronous systems.", ["John Hansen", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2010.5654169", 8], ["Clustering-based simultaneous task and voltage scheduling for NoC systems.", ["Yifang Liu", "Yu Yang", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2010.5654180", 7], ["Generalized nonlinear timing/phase macromodeling: Theory, numerical methods and applications.", ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2010.5654174", 8], ["Phase equations for quasi-periodic oscillators.", ["Alper Demir", "Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2010.5654185", 6], ["On-the-fly runtime adaptation for efficient execution of parallel multi-algorithm circuit simulation.", ["Xiaoji Ye", "Peng Li"], "https://doi.org/10.1109/ICCAD.2010.5654179", 7], ["An auction based pre-processing technique to determine detour in global routing.", ["Yue Xu", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2010.5654089", 7], ["Simultaneous antenna avoidance and via optimization in layer assignment of multi-layer global routing.", ["Tsung-Hsien Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2010.5654184", 7], ["GLADE: A modern global router considering layer directives.", ["Yen-Jung Chang", "Tsung-Hsien Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2010.5654094", 5], ["Transaction level modeling in practice: Motivation and introduction.", ["Guido Stehr", "Josef Eckmuuller"], "https://doi.org/10.1109/ICCAD.2010.5654095", 8], ["Standards for System Level Design.", ["Laurent Maillet-Contoz"], "https://doi.org/10.1109/ICCAD.2010.5653620", 4], ["Design space exploration and performance evaluation at Electronic System Level for NoC-based MPSoC.", ["Soren Sonntag", "Francisco Gilabert Villamon"], "https://doi.org/10.1109/ICCAD.2010.5654090", 4], ["ESL solutions for low power design.", ["Sylvian Kaiser", "Ilija Materic", "Rabih Saade"], "https://doi.org/10.1109/ICCAD.2010.5653615", 4], ["HW/SW co-design of parallel systems.", ["Enno Wein"], "https://doi.org/10.1109/ICCAD.2010.5653616", 5], ["Application specific processor design: Architectures, design methods and tools.", ["Achim Nohl", "Frank Schirrmeister", "Drew Taussig"], "https://doi.org/10.1109/ICCAD.2010.5653632", 4], ["Selective instruction set muting for energy-aware adaptive processors.", ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2010.5653636", 8], ["Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors.", ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2010.5653652", 4], ["Memory access aware on-line voltage control for performance and energy optimization.", ["Xi Chen", "Chi Xu", "Robert P. Dick"], "https://doi.org/10.1109/ICCAD.2010.5653631", 8], ["SPIRE: A retiming-based physical-synthesis transformation system.", ["David A. Papa", "Smita Krishnaswamy", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5653647", 8], ["Redundant-wires-aware ECO timing and mask cost optimization.", ["Shao-Yun Fang", "Tzuo-Fan Chien", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5653648", 6], ["Through-silicon-via management during 3D physical design: When to add and how many?", ["Mohit Pathak", "Young-Joon Lee", "Thomas Moon", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5653703", 8], ["Board driven I/O planning & optimization.", ["John F. Park"], "https://doi.org/10.1109/ICCAD.2010.5653704", 3], ["Recent research development in PCB layout.", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2010.5654190", 6], ["Recent research development in flip-chip routing.", ["Hsu-Chieh Lee", "Yao-Wen Chang", "Po-Wei Lee"], "https://doi.org/10.1109/ICCAD.2010.5653698", 7], ["Modeling and design for beyond-the-die power integrity.", ["Yiyu Shi", "Lei He"], "https://doi.org/10.1109/ICCAD.2010.5653721", 6], ["A synthesis flow for digital signal processing with biomolecular reactions.", ["Hua Jiang", "Aleksandra P. Kharam", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.2010.5654189", 8], ["A network-flow based pin-count aware routing algorithm for broadcast electrode-addressing EWOD chips.", ["Tsung-Wei Huang", "Shih-Yuan Yeh", "Tsung-Yi Ho"], "https://doi.org/10.1109/ICCAD.2010.5653715", 7], ["Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement.", ["Zhenyu Sun", "Hai Li", "Yiran Chen", "Xiaobin Wang"], "https://doi.org/10.1109/ICCAD.2010.5653720", 6], ["Novel binary linear programming for high performance clock mesh synthesis.", ["Minsik Cho", "David Z. Pan", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.2010.5653737", 6], ["Low-power clock trees for CPUs.", ["Dongjin Lee", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5653738", 8], ["High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees.", ["Xin-Wei Shih", "Hsu-Chieh Lee", "Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5653754", 6], ["Local clock skew minimization using blockage-aware mixed tree-mesh clock network.", ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5653732", 5], ["3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling.", ["Arvind Sridhar", "Alessandro Vincenzi", "Martino Ruggiero", "Thomas Brunschwiler", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5653749", 8], ["Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis.", ["Yibo Chen", "Dimin Niu", "Yuan Xie", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2010.5653753", 6], ["Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip.", ["Jin Ouyang", "Jing Xie", "Matthew Poremba", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2010.5653769", 6], ["Scalable segmentation-based malicious circuitry detection and diagnosis.", ["Sheng Wei", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2010.5653770", 4], ["Application-Aware diagnosis of runtime hardware faults.", ["Andrea Pellegrini", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2010.5653788", 6], ["Manufacturing and characteristics of low-voltage organic thin-film transistors.", ["Hagen Klauk", "Ute Zschieschang"], "https://doi.org/10.1109/ICCAD.2010.5653765", 3], ["Design and manufacturing of organic RFID circuits: Coping with intrinsic parameter variations in organic devices by circuit design.", ["Jan Genoe", "Kris Myny", "Soeren Steudel", "Paul Heremans"], "https://doi.org/10.1109/ICCAD.2010.5653782", 4], ["Design of large area electronics with organic transistors.", ["Makoto Takamiya", "Koichi Ishida", "Tsuyoshi Sekitani", "Takao Someya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5653787", 4], ["Design of analog circuits using organic field-effect transistors.", ["Boris Murmann", "Wei Xiong"], "https://doi.org/10.1109/ICCAD.2010.5653805", 4], ["Active learning framework for post-silicon variation extraction and test cost reduction.", ["Cheng Zhuo", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2010.5653806", 8], ["Analysis of circuit dynamic behavior with timed ternary decision diagram.", ["Lu Wan", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2010.5653852", 8], ["Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods.", ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "https://doi.org/10.1109/ICCAD.2010.5653800", 8], ["On timing-independent false path identification.", ["Feng Yuan", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5653847", 4], ["3POr - Parallel projection based parameterized order reduction for multi-dimensional linear models.", ["Jorge Fernandez Villena", "Luis Miguel Silveira"], "https://doi.org/10.1109/ICCAD.2010.5653851", 7], ["A hierarchical matrix inversion algorithm for vectorless power grid verification.", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1109/ICCAD.2010.5654195", 8], ["Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling.", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2010.5653869", 5], ["Native-conflict-aware wire perturbation for double patterning technology.", ["Szu-Yu Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5654200", 6], ["A lower bound computation method for evaluation of statistical design techniques.", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2010.5654194", 8], ["Timing yield optimization via discrete gate sizing using globally-informed delay PDFs.", ["Shantanu Dutt", "Huan Ren"], "https://doi.org/10.1109/ICCAD.2010.5654205", 8], ["Digital microfluidic biochips: A vision for functional diversity and more than moore.", ["Tsung-Yi Ho", "Jun Zeng", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2010.5654199", 8], ["Bi-decomposition of large Boolean functions using blocking edge graphs.", ["Mihir R. Choudhury", "Kartik Mohanram"], "https://doi.org/10.1109/ICCAD.2010.5654210", 6], ["Peak current reduction by simultaneous state replication and re-encoding.", ["Junjun Gu", "Gang Qu", "Lin Yuan", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2010.5654204", 4], ["Boolean matching of function vectors with strengthened learning.", ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "https://doi.org/10.1109/ICCAD.2010.5654215", 6], ["Reduction of interpolants for logic synthesis.", ["John D. Backes", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2010.5654209", 8], ["Obstacle-avoiding rectilinear Steiner minimum tree construction: An optimal approach.", ["Tao Huang", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2010.5654220", 4], ["On the escape routing of differential pairs.", ["Tan Yan", "Pei-Ci Wu", "Qiang Ma", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2010.5654214", 7], ["New placement prediction and mitigation techniques for local routing congestion.", ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "https://doi.org/10.1109/ICCAD.2010.5654225", 4], ["Misleading energy and performance claims in sub/near threshold digital systems.", ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "https://doi.org/10.1109/ICCAD.2010.5654219", 7], ["Stretching the limit of microarchitectural level leakage control with Adaptive Light-Weight Vth Hopping.", ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2010.5654230", 5], ["Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs.", ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "https://doi.org/10.1109/ICCAD.2010.5654224", 5], ["Fuzzy control for enforcing energy efficiency in high-performance 3D systems.", ["Mohamed M. Sabry", "Ayse Kivilcim Coskun", "David Atienza"], "https://doi.org/10.1109/ICCAD.2010.5654235", 7], ["SimPL: An effective placement algorithm.", ["Myung-Chul Kim", "Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2010.5654229", 8], ["Unified analytical global placement for large-scale mixed-size circuit designs.", ["Meng-Kai Hsu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2010.5654240", 6], ["Design-hierarchy aware mixed-size placement for routability optimization.", ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "https://doi.org/10.1109/ICCAD.2010.5654234", 6], ["Stress-driven 3D-IC placement with TSV keep-out zone and regularity study.", ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2010.5654245", 6], ["Practical placement and routing techniques for analog circuit designs.", ["Linfu Xiao", "Evangeline F. Y. Young", "Xiao-Yong He", "Kong-Pang Pun"], "https://doi.org/10.1109/ICCAD.2010.5654239", 5], ["Characterizing the lifetime reliability of manycore processors with core-level redundancy.", ["Lin Huang", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2010.5654250", 6], ["Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs.", ["Le Yu", "Haigang Yang", "Tom T. Jing", "Min Xu", "Robert E. Geer", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2010.5654244", 8], ["Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system.", ["Minki Cho", "Chang Liu", "Dae Hyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ICCAD.2010.5654255", 4], ["Fast Poisson solvers for thermal analysis.", ["Haifeng Qian", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2010.5654249", 5], ["Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis.", ["Kentaro Katayama", "Shiho Hagiwara", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2010.5654259", 6], ["Simulation of random telegraph Noise with 2-stage equivalent circuit.", ["Yun Ye", "Chi-Chao Wang", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2010.5654254", 5], ["Work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design.", ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2010.5654260", 7], ["Structured analog circuit design and MOS transistor decomposition for high accuracy applications.", ["Bo Yang", "Qing Dong", "Jing Li", "Shigetoshi Nakatake"], "https://doi.org/10.1109/ICCAD.2010.5654264", 8], ["A robust functional ECO engine by SAT proof minimization and interpolation techniques.", ["Bo-Han Wu", "Chun-Ju Yang", "Chung-Yang Huang", "Jie-Hong Roland Jiang"], "https://doi.org/10.1109/ICCAD.2010.5654265", 6], ["Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT.", ["Vinay Karkala", "Joseph Wanstrath", "Travis Lacour", "Sunil P. Khatri"], "https://doi.org/10.1109/ICCAD.2010.5654269", 4], ["Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits.", ["O. Sarbishei", "Katarzyna Radecka"], "https://doi.org/10.1109/ICCAD.2010.5654270", 7], ["Synthesis of an efficient controlling structure for post-silicon clock skew minimization.", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2010.5654274", 4], ["Engineering a scalable Boolean matching based on EDA SaaS 2.0.", ["Chun Zhang", "Yu Hu", "Lingli Wang", "Lei He", "Jiarong Tong"], "https://doi.org/10.1109/ICCAD.2010.5654275", 6], ["Polynomial datapath optimization using constraint solving and formal modelling.", ["Finn Haedicke", "Bijan Alizadeh", "Gorschwin Fey", "Masahiro Fujita", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2010.5654279", 6], ["Online selection of effective functional test programs based on novelty detection.", ["Po-Hsien Chang", "Dragoljub Gagi Drmanac", "Li-C. Wang"], "https://doi.org/10.1109/ICCAD.2010.5653868", 8], ["Flexible interpolation with local proof transformations.", ["Roberto Bruttomesso", "Simone Rollini", "Natasha Sharygina", "Aliaksei Tsitovich"], "https://doi.org/10.1109/ICCAD.2010.5654297", 8], ["Symbolic performance analysis of elastic systems.", ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1109/ICCAD.2010.5653886", 8], ["Efficient state space exploration: Interleaving stateless and state-based model checking.", ["Malay K. Ganai", "Chao Wang", "Weihong Li"], "https://doi.org/10.1109/ICCAD.2010.5653863", 8], ["Formal deadlock checking on high-level SystemC designs.", ["Chun-Nan Chou", "Chang-Hong Hsu", "Yueh-Tung Chao", "Chung-Yang Huang"], "https://doi.org/10.1109/ICCAD.2010.5653880", 6], ["PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation.", ["Yuanzhe Wang", "Zheng Zhang", "Cheng-Kok Koh", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1109/ICCAD.2010.5653885", 8], ["Power grid correction using sensitivity analysis.", ["Meric Aydonat", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2010.5653903", 8], ["Early P/G grid voltage integrity verification.", ["Mehmet Avci", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2010.5653904", 8], ["Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis.", ["Nestoras E. Evmorfopoulos", "Maria-Aikaterini Rammou", "George I. Stamoulis", "John Moondanos"], "https://doi.org/10.1109/ICCAD.2010.5653921", 7]]