{"vcs1":{"timestamp_begin":1739187832.964214035, "rt":0.25, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1739187833.294825944, "rt":0.24, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739187833.589160659, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739187832.743230334}
{"VCS_COMP_START_TIME": 1739187832.743230334}
{"VCS_COMP_END_TIME": 1739187833.806874516}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265372}}
{"vcselab": {"peak_mem": 150344}}
