/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] _00_;
  wire [30:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [17:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(celloutsig_1_0z ? celloutsig_1_1z[2] : celloutsig_1_5z[5]);
  assign celloutsig_1_7z = celloutsig_1_5z[2] | celloutsig_1_6z;
  assign celloutsig_1_16z = celloutsig_1_1z[2] | celloutsig_1_0z;
  assign celloutsig_1_1z = { in_data[122:120], celloutsig_1_0z, celloutsig_1_0z } + in_data[149:145];
  assign celloutsig_1_17z = { _00_[17:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_16z } + { celloutsig_1_9z[14:13], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_8z[10:9], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z } + { celloutsig_1_8z[12:5], celloutsig_1_6z };
  reg [30:0] _08_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 31'h00000000;
    else _08_ <= { celloutsig_1_8z[13:6], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_5z };
  assign { _01_[30:25], _00_[17:7], _01_[13:0] } = _08_;
  reg [7:0] _09_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 8'h00;
    else _09_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign out_data[7:0] = _09_;
  reg [19:0] _10_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 20'h00000;
    else _10_ <= { _01_[11:10], celloutsig_1_17z };
  assign out_data[115:96] = _10_;
  assign celloutsig_1_9z = { in_data[173:162], celloutsig_1_5z, celloutsig_1_7z } & in_data[182:164];
  assign celloutsig_1_0z = in_data[167:153] == in_data[138:124];
  assign celloutsig_1_2z = { in_data[182:152], celloutsig_1_1z } >= { in_data[133:104], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_1z = { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >= in_data[54:41];
  assign celloutsig_1_11z = { celloutsig_1_1z[4:2], celloutsig_1_0z } >= { in_data[148:146], celloutsig_1_0z };
  assign celloutsig_1_14z = & { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[127:121], celloutsig_1_5z, celloutsig_1_0z } << { in_data[177:166], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_5z = { in_data[172:171], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } >>> { celloutsig_1_1z[1], celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[168:163], celloutsig_1_4z } - { in_data[166], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_8z[5:1] - { celloutsig_1_8z[1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[37:35] ^ in_data[62:60];
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_2z) | in_data[186]);
  assign _00_[6:0] = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_16z };
  assign _01_[24:14] = _00_[17:7];
  assign { out_data[136:128], out_data[32] } = { celloutsig_1_18z, celloutsig_0_1z };
endmodule
