
---------- Begin Simulation Statistics ----------
final_tick                               68062232646000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167008                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869440                       # Number of bytes of host memory used
host_op_rate                                   196053                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5987.75                       # Real time elapsed on the host
host_tick_rate                            11366909089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1173918897                       # Number of ops (including micro ops) simulated
sim_seconds                                 68.062233                       # Number of seconds simulated
sim_ticks                                68062232646000                       # Number of ticks simulated
system.cpu.Branches                         216444925                       # Number of branches fetched
system.cpu.committedInsts                  1000000001                       # Number of instructions committed
system.cpu.committedOps                    1173918897                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            6                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            6                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                     136124465292                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               136124465292                       # Number of busy cycles
system.cpu.num_cc_register_reads            320501035                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           299694778                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    150440754                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                    47676643                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1066291289                       # Number of integer alu accesses
system.cpu.num_int_insts                   1066291289                       # number of integer instructions
system.cpu.num_int_register_reads          1355799624                       # number of times the integer registers were read
system.cpu.num_int_register_writes          870330739                       # number of times the integer registers were written
system.cpu.num_load_insts                   216381539                       # Number of load instructions
system.cpu.num_mem_refs                     368055061                       # number of memory refs
system.cpu.num_store_insts                  151673522                       # Number of store instructions
system.cpu.num_vec_alu_accesses               2877970                       # Number of vector alu accesses
system.cpu.num_vec_insts                      2877970                       # number of vector instructions
system.cpu.num_vec_register_reads             2558807                       # number of times the vector registers were read
system.cpu.num_vec_register_writes             364932                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  1772      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 798018033     67.98%     67.98% # Class of executed instruction
system.cpu.op_class::IntMult                  3714409      0.32%     68.29% # Class of executed instruction
system.cpu.op_class::IntDiv                   3771373      0.32%     68.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::FloatCmp                    1189      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::FloatMult                   1189      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::SimdAdd                     3753      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::SimdAlu                     7299      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::SimdCmp                     7088      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2378      0.00%     68.62% # Class of executed instruction
system.cpu.op_class::SimdMisc                  350910      0.03%     68.65% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.65% # Class of executed instruction
system.cpu.op_class::MemRead                216381539     18.43%     87.08% # Class of executed instruction
system.cpu.op_class::MemWrite               151673522     12.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1173934454                       # Class of executed instruction
system.cpu.valuePred.lookups                769377941                       # Number of VP lookups
system.cpu.valuePred.numCorrectPredicted    165924869                       # Number of value predictions
system.cpu.valuePred.numIncorrectPredicted     24047559                       # Number of incorrect value predictions
system.cpu.valuePred.numLoadCorrectPredicted     35503916                       # Number of Correct Load value predictions
system.cpu.valuePred.numLoadPredicted        44375452                       # Number of Load value predictions
system.cpu.valuePred.numPredicted           189986426                       # Number of value predictions
system.cpu.valuePred.valuePredAccuracy       0.873351                       # VP Accuracy
system.cpu.valuePred.valuePredCoverage       0.215661                       # VP Coverage
system.cpu.workload.numSyscalls                   368                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq          1216690031                       # Transaction distribution
system.membus.trans_dist::ReadResp         1216701249                       # Transaction distribution
system.membus.trans_dist::WriteReq          151652707                       # Transaction distribution
system.membus.trans_dist::WriteResp         151652707                       # Transaction distribution
system.membus.trans_dist::SoftPFReq            136441                       # Transaction distribution
system.membus.trans_dist::SoftPFResp           136441                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq         11219                       # Transaction distribution
system.membus.trans_dist::StoreCondReq          11219                       # Transaction distribution
system.membus.trans_dist::StoreCondResp         11219                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port   2000031117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port    736972116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2737003233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port   4000062232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port   2806087833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6806150065                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1368501617                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1368501617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1368501617                       # Request fanout histogram
system.membus.reqLayer0.occupancy        1520435582000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       2278383222250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy       668498157000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 68062232646000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst     4000062232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     1699188207                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5699250439                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst   4000062232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    4000062232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data   1106899626                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1106899626                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst      1000015558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data       216822132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1216837690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data      151663926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          151663926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          58770659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24965214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              83735873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     58770659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58770659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         16263052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16263052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         58770659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41228266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99998925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples 1000015559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples 212979736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.398724598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       605659                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       605659                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2574861349                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9098966                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1216837691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  151663926                       # Number of write requests accepted
system.mem_ctrls.readBursts                1216837691                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                151663926                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ               13538662                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts             141967660                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          86862858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          10989205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          51813113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3         157407870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          73987290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          50846460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          21699681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          97712289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          44406582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          48493231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         58704542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11        137184152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         41193205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         57427585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14        243349128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         21221838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            238529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            247240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            459374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            304015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            252445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            240740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            227955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            417427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            369610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1164335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          2838701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           539135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1542726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           409118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           209968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5606581968750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               6016495145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            28168438762500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4659.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23409.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits               1024630242                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7453058                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0              31601629                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1              23246322                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2            1018670857                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              93326834                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              49992049                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0              4508414                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1              7224270                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2              9136658                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3            130704571                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                90013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0              1202882896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  416133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 582886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 605688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 606140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 605737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 605706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 605689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 623921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 607470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 607177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 606788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 605796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 605675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 605668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 605659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 605659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 605659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    180911963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    429.113118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.822510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.452584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     59706563     33.00%     33.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     28069910     15.52%     48.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     17501222      9.67%     58.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      9604694      5.31%     63.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      7169700      3.96%     67.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      5839027      3.23%     70.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      4942433      2.73%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      3768976      2.08%     75.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     44309438     24.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    180911963                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       605659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1985.089801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1226.725061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9831.139268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071       605234     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143          405      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-393215           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-786431            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.17965e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3.67002e+06-3.80109e+06            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        605659                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       605659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.009398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.008761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.150128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           603156     99.59%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.01%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1826      0.30%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              562      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        605659                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            77011137856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               866474368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               620559104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5699250443                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1106899626                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1131.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     83.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  68062232569000                       # Total gap between requests
system.mem_ctrls.avgGap                      49734.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst   4000062236                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   1620939545                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data     67491790                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 58770658.564858034253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23815550.592216171324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 991618.807908242685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst   1000015559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data    216822132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data    151663926                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 22221276500500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 5947162262000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 1785465684625000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     22220.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27428.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data  11772513.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         703392794580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         373862129025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        4655139077820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        38150427420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5372774759040.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     29986259502270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     884310386880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       42013889077035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.286378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1953030415000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 2272747360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 63836454871000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         588318635520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         312698770560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3936415989240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12463924500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5372774759040.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     28807810468050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1876688520960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       40907171067870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.025995                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 4559394987500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 2272747360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 61230090298500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 68062232646000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68062232646000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68062232646000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68062232646000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68062232646000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 68062232646000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
