# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_7.srcs/sources_1/new/Ball.v" \
"../../../../Lab_7.srcs/sources_1/new/Top.v" \
"../../../../Lab_7.srcs/sources_1/imports/new/countUD4L.v" \
"../../../../Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v" \
"../../../../Lab_7.srcs/sim_1/imports/Desktop/test2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
