VERILOG_SOURCES += PllAAssertSDeassertTesterBB.v $(SPINALROOT)/PllAAssertSDeassertTester.v
TOPLEVEL=PllAAssertSDeassertTester
MODULE=PllAAssertSDeassertTester

include ../common/Makefile.sim