<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Tue, 10 Sep 2024 02:11:25 GMT</pubDate>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>2,495</stars>
      <forks>742</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/sv-tests</title>
      <link>https://github.com/chipsalliance/sv-tests</link>
      <description>Test suite designed to check compliance with the SystemVerilog standard.</description>
      <guid>https://github.com/chipsalliance/sv-tests</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>285</stars>
      <forks>74</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8438531?s=40&amp;v=4</avatar>
          <name>tgorochowik</name>
          <url>https://github.com/tgorochowik</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/45362851?s=40&amp;v=4</avatar>
          <name>piotr-binkowski</name>
          <url>https://github.com/piotr-binkowski</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>