// Seed: 2699419899
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1
    , id_5,
    input uwire id_2
    , id_6,
    output wand id_3
);
  tri1 id_7;
  module_0 modCall_1 (id_1);
  assign id_7 = 1'b0 && id_6 && id_5;
endmodule
module module_2 #(
    parameter id_1 = 32'd37
) (
    input tri1 id_0,
    input tri0 _id_1
);
  logic [7:0] id_3 = id_3;
  assign id_3 = id_3;
  module_0 modCall_1 (id_0);
  assign id_3[id_1] = -1'd0;
endmodule
