
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of Latch using combinational logic
---

## âœ… Day 31 â€“  Latch using combinational logic
 

![Latch using combinational logic](./images/sr_schematic.png)

**Description:**  
 the full adder with gate level , beBehavioral , data flow has same schematic


### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/sr_sim.png)

**Description:**  
simulation results of sr latch

###  D latch gate level

![Latch using combinational logic](./images/d_latch.png)

###  behavioral modelling

![Latch using combinational logic](./images/d_schematic.png)

 
 
![Simulation Waveform](./images/d_sim.png)

**Description:**  
simulation results of d latch
