0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_DATA/lab_practise/Drive_any/Drive_any.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_DATA/lab_practise/Drive_any/Drive_any.srcs/sim_1/new/TB_Drive_any.v,1690536346,verilog,,,,TB_Drive_any,,,,,,,,
D:/FPGA_DATA/lab_practise/Drive_any/Drive_any.srcs/sources_1/new/Drive_any.v,1690538381,verilog,,D:/FPGA_DATA/lab_practise/Drive_any/Drive_any.srcs/sim_1/new/TB_Drive_any.v,,Drive_any,,,,,,,,
