Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 11 20:14:03 2025
| Host         : DESKTOP-K3087J8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file car_dashboard_top_timing_summary_routed.rpt -pb car_dashboard_top_timing_summary_routed.pb -rpx car_dashboard_top_timing_summary_routed.rpx -warn_on_violation
| Design       : car_dashboard_top
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -59.351    -1111.824                     39                  351        0.169        0.000                      0                  351        9.500        0.000                       0                   254  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk           -59.351    -1111.824                     39                  351        0.169        0.000                      0                  351        9.500        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           39  Failing Endpoints,  Worst Slack      -59.351ns,  Total Violation    -1111.824ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -59.351ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        78.985ns  (logic 51.341ns (65.001%)  route 27.644ns (34.999%))
  Logic Levels:           217  (CARRY4=187 DSP48E1=1 LUT3=3 LUT4=3 LUT6=23)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 25.391 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.554    60.490    u_piezo/divider10_in[9]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.329    60.819 r  u_piezo/divider1__99_i_1/O
                         net (fo=1, routed)           0.190    61.009    u_piezo/divider1__99_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.529 r  u_piezo/divider1__99/CO[3]
                         net (fo=1, routed)           0.000    61.529    u_piezo/divider1__99_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.646 r  u_piezo/divider1__100/CO[3]
                         net (fo=1, routed)           0.000    61.646    u_piezo/divider1__100_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.763 r  u_piezo/divider1__101/CO[3]
                         net (fo=1, routed)           0.000    61.763    u_piezo/divider1__101_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.880 r  u_piezo/divider1__102/CO[3]
                         net (fo=1, routed)           0.000    61.880    u_piezo/divider1__102_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.997 r  u_piezo/divider1__103/CO[3]
                         net (fo=1, routed)           0.000    61.997    u_piezo/divider1__103_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.114 r  u_piezo/divider1__104/CO[3]
                         net (fo=1, routed)           0.000    62.114    u_piezo/divider1__104_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.231 r  u_piezo/divider1__105/CO[3]
                         net (fo=1, routed)           0.000    62.231    u_piezo/divider1__105_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.483 r  u_piezo/divider1__106/CO[2]
                         net (fo=51, routed)          0.446    62.929    u_piezo/divider10_in[8]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.310    63.239 r  u_piezo/divider1__107_i_1/O
                         net (fo=1, routed)           0.348    63.587    u_piezo/divider1__107_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    64.094 r  u_piezo/divider1__107/CO[3]
                         net (fo=1, routed)           0.000    64.094    u_piezo/divider1__107_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  u_piezo/divider1__108/CO[3]
                         net (fo=1, routed)           0.000    64.208    u_piezo/divider1__108_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  u_piezo/divider1__109/CO[3]
                         net (fo=1, routed)           0.000    64.322    u_piezo/divider1__109_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  u_piezo/divider1__110/CO[3]
                         net (fo=1, routed)           0.000    64.436    u_piezo/divider1__110_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.550 r  u_piezo/divider1__111/CO[3]
                         net (fo=1, routed)           0.000    64.550    u_piezo/divider1__111_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.664 r  u_piezo/divider1__112/CO[3]
                         net (fo=1, routed)           0.000    64.664    u_piezo/divider1__112_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.778 r  u_piezo/divider1__113/CO[3]
                         net (fo=1, routed)           0.000    64.778    u_piezo/divider1__113_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.892 r  u_piezo/divider1__114/CO[3]
                         net (fo=52, routed)          1.027    65.919    u_piezo/divider10_in[7]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.514 r  u_piezo/divider1__115/CO[3]
                         net (fo=1, routed)           0.000    66.514    u_piezo/divider1__115_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.631 r  u_piezo/divider1__116/CO[3]
                         net (fo=1, routed)           0.000    66.631    u_piezo/divider1__116_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.748 r  u_piezo/divider1__117/CO[3]
                         net (fo=1, routed)           0.000    66.748    u_piezo/divider1__117_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.865 r  u_piezo/divider1__118/CO[3]
                         net (fo=1, routed)           0.000    66.865    u_piezo/divider1__118_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.982 r  u_piezo/divider1__119/CO[3]
                         net (fo=1, routed)           0.000    66.982    u_piezo/divider1__119_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.099 r  u_piezo/divider1__120/CO[3]
                         net (fo=1, routed)           0.000    67.099    u_piezo/divider1__120_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.216 r  u_piezo/divider1__121/CO[3]
                         net (fo=1, routed)           0.000    67.216    u_piezo/divider1__121_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.333 r  u_piezo/divider1__122/CO[3]
                         net (fo=1, routed)           0.000    67.333    u_piezo/divider1__122_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    67.614 r  u_piezo/divider1__123/CO[0]
                         net (fo=55, routed)          0.559    68.173    u_piezo/divider10_in[6]
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.367    68.540 r  u_piezo/divider1__124_i_1/O
                         net (fo=1, routed)           0.190    68.729    u_piezo/divider1__124_i_1_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    69.249 r  u_piezo/divider1__124/CO[3]
                         net (fo=1, routed)           0.000    69.249    u_piezo/divider1__124_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.366 r  u_piezo/divider1__125/CO[3]
                         net (fo=1, routed)           0.000    69.366    u_piezo/divider1__125_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.483 r  u_piezo/divider1__126/CO[3]
                         net (fo=1, routed)           0.009    69.492    u_piezo/divider1__126_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  u_piezo/divider1__127/CO[3]
                         net (fo=1, routed)           0.000    69.609    u_piezo/divider1__127_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.726 r  u_piezo/divider1__128/CO[3]
                         net (fo=1, routed)           0.000    69.726    u_piezo/divider1__128_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.843 r  u_piezo/divider1__129/CO[3]
                         net (fo=1, routed)           0.000    69.843    u_piezo/divider1__129_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.960 r  u_piezo/divider1__130/CO[3]
                         net (fo=1, routed)           0.000    69.960    u_piezo/divider1__130_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.077 r  u_piezo/divider1__131/CO[3]
                         net (fo=1, routed)           0.000    70.077    u_piezo/divider1__131_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.358 r  u_piezo/divider1__132/CO[0]
                         net (fo=55, routed)          0.540    70.899    u_piezo/divider10_in[5]
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.367    71.266 r  u_piezo/divider1__133_i_1/O
                         net (fo=1, routed)           0.323    71.589    u_piezo/divider1__133_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    72.096 r  u_piezo/divider1__133/CO[3]
                         net (fo=1, routed)           0.000    72.096    u_piezo/divider1__133_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  u_piezo/divider1__134/CO[3]
                         net (fo=1, routed)           0.000    72.210    u_piezo/divider1__134_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  u_piezo/divider1__135/CO[3]
                         net (fo=1, routed)           0.000    72.324    u_piezo/divider1__135_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  u_piezo/divider1__136/CO[3]
                         net (fo=1, routed)           0.000    72.438    u_piezo/divider1__136_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.552 r  u_piezo/divider1__137/CO[3]
                         net (fo=1, routed)           0.000    72.552    u_piezo/divider1__137_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.666 r  u_piezo/divider1__138/CO[3]
                         net (fo=1, routed)           0.000    72.666    u_piezo/divider1__138_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.780 r  u_piezo/divider1__139/CO[3]
                         net (fo=1, routed)           0.000    72.780    u_piezo/divider1__139_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.894 r  u_piezo/divider1__140/CO[3]
                         net (fo=1, routed)           0.000    72.894    u_piezo/divider1__140_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.187 r  u_piezo/divider1__141/CO[0]
                         net (fo=55, routed)          0.520    73.707    u_piezo/divider10_in[4]
    SLICE_X15Y138        LUT6 (Prop_lut6_I5_O)        0.373    74.080 r  u_piezo/divider1__142_i_1/O
                         net (fo=1, routed)           0.323    74.404    u_piezo/divider1__142_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    74.924 r  u_piezo/divider1__142/CO[3]
                         net (fo=1, routed)           0.000    74.924    u_piezo/divider1__142_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.041 r  u_piezo/divider1__143/CO[3]
                         net (fo=1, routed)           0.000    75.041    u_piezo/divider1__143_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.158 r  u_piezo/divider1__144/CO[3]
                         net (fo=1, routed)           0.000    75.158    u_piezo/divider1__144_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.275 r  u_piezo/divider1__145/CO[3]
                         net (fo=1, routed)           0.000    75.275    u_piezo/divider1__145_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.392 r  u_piezo/divider1__146/CO[3]
                         net (fo=1, routed)           0.000    75.392    u_piezo/divider1__146_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.509 r  u_piezo/divider1__147/CO[3]
                         net (fo=1, routed)           0.000    75.509    u_piezo/divider1__147_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.626 r  u_piezo/divider1__148/CO[3]
                         net (fo=1, routed)           0.000    75.626    u_piezo/divider1__148_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.743 r  u_piezo/divider1__149/CO[3]
                         net (fo=1, routed)           0.000    75.743    u_piezo/divider1__149_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.024 r  u_piezo/divider1__150/CO[0]
                         net (fo=55, routed)          0.537    76.561    u_piezo/divider10_in[3]
    SLICE_X15Y146        LUT6 (Prop_lut6_I5_O)        0.367    76.928 r  u_piezo/divider1__151_i_1/O
                         net (fo=1, routed)           0.323    77.251    u_piezo/divider1__151_i_1_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.758 r  u_piezo/divider1__151/CO[3]
                         net (fo=1, routed)           0.000    77.758    u_piezo/divider1__151_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.872 r  u_piezo/divider1__152/CO[3]
                         net (fo=1, routed)           0.000    77.872    u_piezo/divider1__152_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.986 r  u_piezo/divider1__153/CO[3]
                         net (fo=1, routed)           0.000    77.986    u_piezo/divider1__153_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.100 r  u_piezo/divider1__154/CO[3]
                         net (fo=1, routed)           0.001    78.101    u_piezo/divider1__154_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.215 r  u_piezo/divider1__155/CO[3]
                         net (fo=1, routed)           0.000    78.215    u_piezo/divider1__155_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.329 r  u_piezo/divider1__156/CO[3]
                         net (fo=1, routed)           0.000    78.329    u_piezo/divider1__156_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.443 r  u_piezo/divider1__157/CO[3]
                         net (fo=1, routed)           0.000    78.443    u_piezo/divider1__157_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.557 r  u_piezo/divider1__158/CO[3]
                         net (fo=1, routed)           0.000    78.557    u_piezo/divider1__158_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    78.850 r  u_piezo/divider1__159/CO[0]
                         net (fo=55, routed)          0.529    79.379    u_piezo/divider10_in[2]
    SLICE_X15Y154        LUT6 (Prop_lut6_I5_O)        0.373    79.752 r  u_piezo/divider1__160_i_1/O
                         net (fo=1, routed)           0.323    80.075    u_piezo/divider1__160_i_1_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.595 r  u_piezo/divider1__160/CO[3]
                         net (fo=1, routed)           0.000    80.595    u_piezo/divider1__160_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.712 r  u_piezo/divider1__161/CO[3]
                         net (fo=1, routed)           0.000    80.712    u_piezo/divider1__161_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.829 r  u_piezo/divider1__162/CO[3]
                         net (fo=1, routed)           0.000    80.829    u_piezo/divider1__162_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.946 r  u_piezo/divider1__163/CO[3]
                         net (fo=1, routed)           0.000    80.946    u_piezo/divider1__163_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.063 r  u_piezo/divider1__164/CO[3]
                         net (fo=1, routed)           0.000    81.063    u_piezo/divider1__164_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.180 r  u_piezo/divider1__165/CO[3]
                         net (fo=1, routed)           0.000    81.180    u_piezo/divider1__165_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.297 r  u_piezo/divider1__166/CO[3]
                         net (fo=1, routed)           0.000    81.297    u_piezo/divider1__166_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.414 r  u_piezo/divider1__167/CO[3]
                         net (fo=1, routed)           0.000    81.414    u_piezo/divider1__167_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    81.695 r  u_piezo/divider1__168/CO[0]
                         net (fo=55, routed)          0.418    82.114    u_piezo/divider10_in[1]
    SLICE_X13Y160        LUT6 (Prop_lut6_I5_O)        0.367    82.481 r  u_piezo/divider1__169_i_1/O
                         net (fo=1, routed)           0.793    83.273    u_piezo/divider1__169_i_1_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    83.906 r  u_piezo/divider1__169/CO[3]
                         net (fo=1, routed)           0.000    83.906    u_piezo/divider1__169_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.020 r  u_piezo/divider1__170/CO[3]
                         net (fo=1, routed)           0.000    84.020    u_piezo/divider1__170_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.134 r  u_piezo/divider1__171/CO[3]
                         net (fo=1, routed)           0.000    84.134    u_piezo/divider1__171_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.248 r  u_piezo/divider1__172/CO[3]
                         net (fo=1, routed)           0.000    84.248    u_piezo/divider1__172_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.362 r  u_piezo/divider1__173/CO[3]
                         net (fo=1, routed)           0.000    84.362    u_piezo/divider1__173_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.476 r  u_piezo/divider1__174/CO[3]
                         net (fo=1, routed)           0.000    84.476    u_piezo/divider1__174_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.590 r  u_piezo/divider1__175/CO[3]
                         net (fo=1, routed)           0.000    84.590    u_piezo/divider1__175_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.704 r  u_piezo/divider1__176/CO[3]
                         net (fo=1, routed)           0.000    84.704    u_piezo/divider10_in[0]
    SLICE_X15Y162        FDCE                                         r  u_piezo/divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.675    25.391    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X15Y162        FDCE                                         r  u_piezo/divider_reg[0]/C
                         clock pessimism              0.195    25.586    
                         clock uncertainty           -0.035    25.551    
    SLICE_X15Y162        FDCE (Setup_fdce_C_D)       -0.198    25.353    u_piezo/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         25.353    
                         arrival time                         -84.705    
  -------------------------------------------------------------------
                         slack                                -59.351    

Slack (VIOLATED) :        -56.078ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        75.976ns  (logic 49.543ns (65.209%)  route 26.433ns (34.791%))
  Logic Levels:           208  (CARRY4=179 DSP48E1=1 LUT3=3 LUT4=3 LUT6=22)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 25.391 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.554    60.490    u_piezo/divider10_in[9]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.329    60.819 r  u_piezo/divider1__99_i_1/O
                         net (fo=1, routed)           0.190    61.009    u_piezo/divider1__99_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.529 r  u_piezo/divider1__99/CO[3]
                         net (fo=1, routed)           0.000    61.529    u_piezo/divider1__99_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.646 r  u_piezo/divider1__100/CO[3]
                         net (fo=1, routed)           0.000    61.646    u_piezo/divider1__100_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.763 r  u_piezo/divider1__101/CO[3]
                         net (fo=1, routed)           0.000    61.763    u_piezo/divider1__101_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.880 r  u_piezo/divider1__102/CO[3]
                         net (fo=1, routed)           0.000    61.880    u_piezo/divider1__102_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.997 r  u_piezo/divider1__103/CO[3]
                         net (fo=1, routed)           0.000    61.997    u_piezo/divider1__103_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.114 r  u_piezo/divider1__104/CO[3]
                         net (fo=1, routed)           0.000    62.114    u_piezo/divider1__104_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.231 r  u_piezo/divider1__105/CO[3]
                         net (fo=1, routed)           0.000    62.231    u_piezo/divider1__105_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.483 r  u_piezo/divider1__106/CO[2]
                         net (fo=51, routed)          0.446    62.929    u_piezo/divider10_in[8]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.310    63.239 r  u_piezo/divider1__107_i_1/O
                         net (fo=1, routed)           0.348    63.587    u_piezo/divider1__107_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    64.094 r  u_piezo/divider1__107/CO[3]
                         net (fo=1, routed)           0.000    64.094    u_piezo/divider1__107_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  u_piezo/divider1__108/CO[3]
                         net (fo=1, routed)           0.000    64.208    u_piezo/divider1__108_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  u_piezo/divider1__109/CO[3]
                         net (fo=1, routed)           0.000    64.322    u_piezo/divider1__109_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  u_piezo/divider1__110/CO[3]
                         net (fo=1, routed)           0.000    64.436    u_piezo/divider1__110_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.550 r  u_piezo/divider1__111/CO[3]
                         net (fo=1, routed)           0.000    64.550    u_piezo/divider1__111_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.664 r  u_piezo/divider1__112/CO[3]
                         net (fo=1, routed)           0.000    64.664    u_piezo/divider1__112_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.778 r  u_piezo/divider1__113/CO[3]
                         net (fo=1, routed)           0.000    64.778    u_piezo/divider1__113_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.892 r  u_piezo/divider1__114/CO[3]
                         net (fo=52, routed)          1.027    65.919    u_piezo/divider10_in[7]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.514 r  u_piezo/divider1__115/CO[3]
                         net (fo=1, routed)           0.000    66.514    u_piezo/divider1__115_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.631 r  u_piezo/divider1__116/CO[3]
                         net (fo=1, routed)           0.000    66.631    u_piezo/divider1__116_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.748 r  u_piezo/divider1__117/CO[3]
                         net (fo=1, routed)           0.000    66.748    u_piezo/divider1__117_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.865 r  u_piezo/divider1__118/CO[3]
                         net (fo=1, routed)           0.000    66.865    u_piezo/divider1__118_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.982 r  u_piezo/divider1__119/CO[3]
                         net (fo=1, routed)           0.000    66.982    u_piezo/divider1__119_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.099 r  u_piezo/divider1__120/CO[3]
                         net (fo=1, routed)           0.000    67.099    u_piezo/divider1__120_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.216 r  u_piezo/divider1__121/CO[3]
                         net (fo=1, routed)           0.000    67.216    u_piezo/divider1__121_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.333 r  u_piezo/divider1__122/CO[3]
                         net (fo=1, routed)           0.000    67.333    u_piezo/divider1__122_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    67.614 r  u_piezo/divider1__123/CO[0]
                         net (fo=55, routed)          0.559    68.173    u_piezo/divider10_in[6]
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.367    68.540 r  u_piezo/divider1__124_i_1/O
                         net (fo=1, routed)           0.190    68.729    u_piezo/divider1__124_i_1_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    69.249 r  u_piezo/divider1__124/CO[3]
                         net (fo=1, routed)           0.000    69.249    u_piezo/divider1__124_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.366 r  u_piezo/divider1__125/CO[3]
                         net (fo=1, routed)           0.000    69.366    u_piezo/divider1__125_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.483 r  u_piezo/divider1__126/CO[3]
                         net (fo=1, routed)           0.009    69.492    u_piezo/divider1__126_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  u_piezo/divider1__127/CO[3]
                         net (fo=1, routed)           0.000    69.609    u_piezo/divider1__127_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.726 r  u_piezo/divider1__128/CO[3]
                         net (fo=1, routed)           0.000    69.726    u_piezo/divider1__128_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.843 r  u_piezo/divider1__129/CO[3]
                         net (fo=1, routed)           0.000    69.843    u_piezo/divider1__129_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.960 r  u_piezo/divider1__130/CO[3]
                         net (fo=1, routed)           0.000    69.960    u_piezo/divider1__130_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.077 r  u_piezo/divider1__131/CO[3]
                         net (fo=1, routed)           0.000    70.077    u_piezo/divider1__131_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.358 r  u_piezo/divider1__132/CO[0]
                         net (fo=55, routed)          0.540    70.899    u_piezo/divider10_in[5]
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.367    71.266 r  u_piezo/divider1__133_i_1/O
                         net (fo=1, routed)           0.323    71.589    u_piezo/divider1__133_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    72.096 r  u_piezo/divider1__133/CO[3]
                         net (fo=1, routed)           0.000    72.096    u_piezo/divider1__133_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  u_piezo/divider1__134/CO[3]
                         net (fo=1, routed)           0.000    72.210    u_piezo/divider1__134_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  u_piezo/divider1__135/CO[3]
                         net (fo=1, routed)           0.000    72.324    u_piezo/divider1__135_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  u_piezo/divider1__136/CO[3]
                         net (fo=1, routed)           0.000    72.438    u_piezo/divider1__136_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.552 r  u_piezo/divider1__137/CO[3]
                         net (fo=1, routed)           0.000    72.552    u_piezo/divider1__137_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.666 r  u_piezo/divider1__138/CO[3]
                         net (fo=1, routed)           0.000    72.666    u_piezo/divider1__138_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.780 r  u_piezo/divider1__139/CO[3]
                         net (fo=1, routed)           0.000    72.780    u_piezo/divider1__139_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.894 r  u_piezo/divider1__140/CO[3]
                         net (fo=1, routed)           0.000    72.894    u_piezo/divider1__140_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.187 r  u_piezo/divider1__141/CO[0]
                         net (fo=55, routed)          0.520    73.707    u_piezo/divider10_in[4]
    SLICE_X15Y138        LUT6 (Prop_lut6_I5_O)        0.373    74.080 r  u_piezo/divider1__142_i_1/O
                         net (fo=1, routed)           0.323    74.404    u_piezo/divider1__142_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    74.924 r  u_piezo/divider1__142/CO[3]
                         net (fo=1, routed)           0.000    74.924    u_piezo/divider1__142_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.041 r  u_piezo/divider1__143/CO[3]
                         net (fo=1, routed)           0.000    75.041    u_piezo/divider1__143_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.158 r  u_piezo/divider1__144/CO[3]
                         net (fo=1, routed)           0.000    75.158    u_piezo/divider1__144_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.275 r  u_piezo/divider1__145/CO[3]
                         net (fo=1, routed)           0.000    75.275    u_piezo/divider1__145_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.392 r  u_piezo/divider1__146/CO[3]
                         net (fo=1, routed)           0.000    75.392    u_piezo/divider1__146_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.509 r  u_piezo/divider1__147/CO[3]
                         net (fo=1, routed)           0.000    75.509    u_piezo/divider1__147_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.626 r  u_piezo/divider1__148/CO[3]
                         net (fo=1, routed)           0.000    75.626    u_piezo/divider1__148_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.743 r  u_piezo/divider1__149/CO[3]
                         net (fo=1, routed)           0.000    75.743    u_piezo/divider1__149_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.024 r  u_piezo/divider1__150/CO[0]
                         net (fo=55, routed)          0.537    76.561    u_piezo/divider10_in[3]
    SLICE_X15Y146        LUT6 (Prop_lut6_I5_O)        0.367    76.928 r  u_piezo/divider1__151_i_1/O
                         net (fo=1, routed)           0.323    77.251    u_piezo/divider1__151_i_1_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.758 r  u_piezo/divider1__151/CO[3]
                         net (fo=1, routed)           0.000    77.758    u_piezo/divider1__151_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.872 r  u_piezo/divider1__152/CO[3]
                         net (fo=1, routed)           0.000    77.872    u_piezo/divider1__152_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.986 r  u_piezo/divider1__153/CO[3]
                         net (fo=1, routed)           0.000    77.986    u_piezo/divider1__153_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.100 r  u_piezo/divider1__154/CO[3]
                         net (fo=1, routed)           0.001    78.101    u_piezo/divider1__154_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.215 r  u_piezo/divider1__155/CO[3]
                         net (fo=1, routed)           0.000    78.215    u_piezo/divider1__155_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.329 r  u_piezo/divider1__156/CO[3]
                         net (fo=1, routed)           0.000    78.329    u_piezo/divider1__156_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.443 r  u_piezo/divider1__157/CO[3]
                         net (fo=1, routed)           0.000    78.443    u_piezo/divider1__157_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.557 r  u_piezo/divider1__158/CO[3]
                         net (fo=1, routed)           0.000    78.557    u_piezo/divider1__158_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    78.850 r  u_piezo/divider1__159/CO[0]
                         net (fo=55, routed)          0.529    79.379    u_piezo/divider10_in[2]
    SLICE_X15Y154        LUT6 (Prop_lut6_I5_O)        0.373    79.752 r  u_piezo/divider1__160_i_1/O
                         net (fo=1, routed)           0.323    80.075    u_piezo/divider1__160_i_1_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    80.595 r  u_piezo/divider1__160/CO[3]
                         net (fo=1, routed)           0.000    80.595    u_piezo/divider1__160_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.712 r  u_piezo/divider1__161/CO[3]
                         net (fo=1, routed)           0.000    80.712    u_piezo/divider1__161_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.829 r  u_piezo/divider1__162/CO[3]
                         net (fo=1, routed)           0.000    80.829    u_piezo/divider1__162_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.946 r  u_piezo/divider1__163/CO[3]
                         net (fo=1, routed)           0.000    80.946    u_piezo/divider1__163_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.063 r  u_piezo/divider1__164/CO[3]
                         net (fo=1, routed)           0.000    81.063    u_piezo/divider1__164_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.180 r  u_piezo/divider1__165/CO[3]
                         net (fo=1, routed)           0.000    81.180    u_piezo/divider1__165_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.297 r  u_piezo/divider1__166/CO[3]
                         net (fo=1, routed)           0.000    81.297    u_piezo/divider1__166_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.414 r  u_piezo/divider1__167/CO[3]
                         net (fo=1, routed)           0.000    81.414    u_piezo/divider1__167_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    81.695 r  u_piezo/divider1__168/CO[0]
                         net (fo=55, routed)          0.000    81.695    u_piezo/divider10_in[1]
    SLICE_X12Y162        FDCE                                         r  u_piezo/divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.675    25.391    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y162        FDCE                                         r  u_piezo/divider_reg[1]/C
                         clock pessimism              0.195    25.586    
                         clock uncertainty           -0.035    25.551    
    SLICE_X12Y162        FDCE (Setup_fdce_C_D)        0.066    25.617    u_piezo/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         25.617    
                         arrival time                         -81.695    
  -------------------------------------------------------------------
                         slack                                -56.078    

Slack (VIOLATED) :        -53.278ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        73.130ns  (logic 47.550ns (65.021%)  route 25.580ns (34.979%))
  Logic Levels:           198  (CARRY4=170 DSP48E1=1 LUT3=3 LUT4=3 LUT6=21)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 25.395 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.554    60.490    u_piezo/divider10_in[9]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.329    60.819 r  u_piezo/divider1__99_i_1/O
                         net (fo=1, routed)           0.190    61.009    u_piezo/divider1__99_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.529 r  u_piezo/divider1__99/CO[3]
                         net (fo=1, routed)           0.000    61.529    u_piezo/divider1__99_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.646 r  u_piezo/divider1__100/CO[3]
                         net (fo=1, routed)           0.000    61.646    u_piezo/divider1__100_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.763 r  u_piezo/divider1__101/CO[3]
                         net (fo=1, routed)           0.000    61.763    u_piezo/divider1__101_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.880 r  u_piezo/divider1__102/CO[3]
                         net (fo=1, routed)           0.000    61.880    u_piezo/divider1__102_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.997 r  u_piezo/divider1__103/CO[3]
                         net (fo=1, routed)           0.000    61.997    u_piezo/divider1__103_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.114 r  u_piezo/divider1__104/CO[3]
                         net (fo=1, routed)           0.000    62.114    u_piezo/divider1__104_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.231 r  u_piezo/divider1__105/CO[3]
                         net (fo=1, routed)           0.000    62.231    u_piezo/divider1__105_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.483 r  u_piezo/divider1__106/CO[2]
                         net (fo=51, routed)          0.446    62.929    u_piezo/divider10_in[8]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.310    63.239 r  u_piezo/divider1__107_i_1/O
                         net (fo=1, routed)           0.348    63.587    u_piezo/divider1__107_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    64.094 r  u_piezo/divider1__107/CO[3]
                         net (fo=1, routed)           0.000    64.094    u_piezo/divider1__107_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  u_piezo/divider1__108/CO[3]
                         net (fo=1, routed)           0.000    64.208    u_piezo/divider1__108_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  u_piezo/divider1__109/CO[3]
                         net (fo=1, routed)           0.000    64.322    u_piezo/divider1__109_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  u_piezo/divider1__110/CO[3]
                         net (fo=1, routed)           0.000    64.436    u_piezo/divider1__110_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.550 r  u_piezo/divider1__111/CO[3]
                         net (fo=1, routed)           0.000    64.550    u_piezo/divider1__111_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.664 r  u_piezo/divider1__112/CO[3]
                         net (fo=1, routed)           0.000    64.664    u_piezo/divider1__112_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.778 r  u_piezo/divider1__113/CO[3]
                         net (fo=1, routed)           0.000    64.778    u_piezo/divider1__113_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.892 r  u_piezo/divider1__114/CO[3]
                         net (fo=52, routed)          1.027    65.919    u_piezo/divider10_in[7]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.514 r  u_piezo/divider1__115/CO[3]
                         net (fo=1, routed)           0.000    66.514    u_piezo/divider1__115_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.631 r  u_piezo/divider1__116/CO[3]
                         net (fo=1, routed)           0.000    66.631    u_piezo/divider1__116_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.748 r  u_piezo/divider1__117/CO[3]
                         net (fo=1, routed)           0.000    66.748    u_piezo/divider1__117_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.865 r  u_piezo/divider1__118/CO[3]
                         net (fo=1, routed)           0.000    66.865    u_piezo/divider1__118_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.982 r  u_piezo/divider1__119/CO[3]
                         net (fo=1, routed)           0.000    66.982    u_piezo/divider1__119_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.099 r  u_piezo/divider1__120/CO[3]
                         net (fo=1, routed)           0.000    67.099    u_piezo/divider1__120_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.216 r  u_piezo/divider1__121/CO[3]
                         net (fo=1, routed)           0.000    67.216    u_piezo/divider1__121_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.333 r  u_piezo/divider1__122/CO[3]
                         net (fo=1, routed)           0.000    67.333    u_piezo/divider1__122_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    67.614 r  u_piezo/divider1__123/CO[0]
                         net (fo=55, routed)          0.559    68.173    u_piezo/divider10_in[6]
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.367    68.540 r  u_piezo/divider1__124_i_1/O
                         net (fo=1, routed)           0.190    68.729    u_piezo/divider1__124_i_1_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    69.249 r  u_piezo/divider1__124/CO[3]
                         net (fo=1, routed)           0.000    69.249    u_piezo/divider1__124_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.366 r  u_piezo/divider1__125/CO[3]
                         net (fo=1, routed)           0.000    69.366    u_piezo/divider1__125_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.483 r  u_piezo/divider1__126/CO[3]
                         net (fo=1, routed)           0.009    69.492    u_piezo/divider1__126_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  u_piezo/divider1__127/CO[3]
                         net (fo=1, routed)           0.000    69.609    u_piezo/divider1__127_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.726 r  u_piezo/divider1__128/CO[3]
                         net (fo=1, routed)           0.000    69.726    u_piezo/divider1__128_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.843 r  u_piezo/divider1__129/CO[3]
                         net (fo=1, routed)           0.000    69.843    u_piezo/divider1__129_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.960 r  u_piezo/divider1__130/CO[3]
                         net (fo=1, routed)           0.000    69.960    u_piezo/divider1__130_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.077 r  u_piezo/divider1__131/CO[3]
                         net (fo=1, routed)           0.000    70.077    u_piezo/divider1__131_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.358 r  u_piezo/divider1__132/CO[0]
                         net (fo=55, routed)          0.540    70.899    u_piezo/divider10_in[5]
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.367    71.266 r  u_piezo/divider1__133_i_1/O
                         net (fo=1, routed)           0.323    71.589    u_piezo/divider1__133_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    72.096 r  u_piezo/divider1__133/CO[3]
                         net (fo=1, routed)           0.000    72.096    u_piezo/divider1__133_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  u_piezo/divider1__134/CO[3]
                         net (fo=1, routed)           0.000    72.210    u_piezo/divider1__134_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  u_piezo/divider1__135/CO[3]
                         net (fo=1, routed)           0.000    72.324    u_piezo/divider1__135_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  u_piezo/divider1__136/CO[3]
                         net (fo=1, routed)           0.000    72.438    u_piezo/divider1__136_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.552 r  u_piezo/divider1__137/CO[3]
                         net (fo=1, routed)           0.000    72.552    u_piezo/divider1__137_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.666 r  u_piezo/divider1__138/CO[3]
                         net (fo=1, routed)           0.000    72.666    u_piezo/divider1__138_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.780 r  u_piezo/divider1__139/CO[3]
                         net (fo=1, routed)           0.000    72.780    u_piezo/divider1__139_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.894 r  u_piezo/divider1__140/CO[3]
                         net (fo=1, routed)           0.000    72.894    u_piezo/divider1__140_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.187 r  u_piezo/divider1__141/CO[0]
                         net (fo=55, routed)          0.520    73.707    u_piezo/divider10_in[4]
    SLICE_X15Y138        LUT6 (Prop_lut6_I5_O)        0.373    74.080 r  u_piezo/divider1__142_i_1/O
                         net (fo=1, routed)           0.323    74.404    u_piezo/divider1__142_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    74.924 r  u_piezo/divider1__142/CO[3]
                         net (fo=1, routed)           0.000    74.924    u_piezo/divider1__142_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.041 r  u_piezo/divider1__143/CO[3]
                         net (fo=1, routed)           0.000    75.041    u_piezo/divider1__143_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.158 r  u_piezo/divider1__144/CO[3]
                         net (fo=1, routed)           0.000    75.158    u_piezo/divider1__144_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.275 r  u_piezo/divider1__145/CO[3]
                         net (fo=1, routed)           0.000    75.275    u_piezo/divider1__145_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.392 r  u_piezo/divider1__146/CO[3]
                         net (fo=1, routed)           0.000    75.392    u_piezo/divider1__146_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.509 r  u_piezo/divider1__147/CO[3]
                         net (fo=1, routed)           0.000    75.509    u_piezo/divider1__147_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.626 r  u_piezo/divider1__148/CO[3]
                         net (fo=1, routed)           0.000    75.626    u_piezo/divider1__148_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.743 r  u_piezo/divider1__149/CO[3]
                         net (fo=1, routed)           0.000    75.743    u_piezo/divider1__149_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.024 r  u_piezo/divider1__150/CO[0]
                         net (fo=55, routed)          0.537    76.561    u_piezo/divider10_in[3]
    SLICE_X15Y146        LUT6 (Prop_lut6_I5_O)        0.367    76.928 r  u_piezo/divider1__151_i_1/O
                         net (fo=1, routed)           0.323    77.251    u_piezo/divider1__151_i_1_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    77.758 r  u_piezo/divider1__151/CO[3]
                         net (fo=1, routed)           0.000    77.758    u_piezo/divider1__151_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.872 r  u_piezo/divider1__152/CO[3]
                         net (fo=1, routed)           0.000    77.872    u_piezo/divider1__152_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.986 r  u_piezo/divider1__153/CO[3]
                         net (fo=1, routed)           0.000    77.986    u_piezo/divider1__153_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.100 r  u_piezo/divider1__154/CO[3]
                         net (fo=1, routed)           0.001    78.101    u_piezo/divider1__154_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.215 r  u_piezo/divider1__155/CO[3]
                         net (fo=1, routed)           0.000    78.215    u_piezo/divider1__155_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.329 r  u_piezo/divider1__156/CO[3]
                         net (fo=1, routed)           0.000    78.329    u_piezo/divider1__156_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.443 r  u_piezo/divider1__157/CO[3]
                         net (fo=1, routed)           0.000    78.443    u_piezo/divider1__157_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.557 r  u_piezo/divider1__158/CO[3]
                         net (fo=1, routed)           0.000    78.557    u_piezo/divider1__158_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    78.850 r  u_piezo/divider1__159/CO[0]
                         net (fo=55, routed)          0.000    78.850    u_piezo/divider10_in[2]
    SLICE_X13Y154        FDCE                                         r  u_piezo/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.679    25.395    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X13Y154        FDCE                                         r  u_piezo/divider_reg[2]/C
                         clock pessimism              0.195    25.590    
                         clock uncertainty           -0.035    25.555    
    SLICE_X13Y154        FDCE (Setup_fdce_C_D)        0.017    25.572    u_piezo/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         25.572    
                         arrival time                         -78.850    
  -------------------------------------------------------------------
                         slack                                -53.278    

Slack (VIOLATED) :        -50.578ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        70.304ns  (logic 45.585ns (64.840%)  route 24.719ns (35.160%))
  Logic Levels:           188  (CARRY4=161 DSP48E1=1 LUT3=3 LUT4=3 LUT6=20)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 25.220 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.554    60.490    u_piezo/divider10_in[9]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.329    60.819 r  u_piezo/divider1__99_i_1/O
                         net (fo=1, routed)           0.190    61.009    u_piezo/divider1__99_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.529 r  u_piezo/divider1__99/CO[3]
                         net (fo=1, routed)           0.000    61.529    u_piezo/divider1__99_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.646 r  u_piezo/divider1__100/CO[3]
                         net (fo=1, routed)           0.000    61.646    u_piezo/divider1__100_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.763 r  u_piezo/divider1__101/CO[3]
                         net (fo=1, routed)           0.000    61.763    u_piezo/divider1__101_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.880 r  u_piezo/divider1__102/CO[3]
                         net (fo=1, routed)           0.000    61.880    u_piezo/divider1__102_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.997 r  u_piezo/divider1__103/CO[3]
                         net (fo=1, routed)           0.000    61.997    u_piezo/divider1__103_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.114 r  u_piezo/divider1__104/CO[3]
                         net (fo=1, routed)           0.000    62.114    u_piezo/divider1__104_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.231 r  u_piezo/divider1__105/CO[3]
                         net (fo=1, routed)           0.000    62.231    u_piezo/divider1__105_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.483 r  u_piezo/divider1__106/CO[2]
                         net (fo=51, routed)          0.446    62.929    u_piezo/divider10_in[8]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.310    63.239 r  u_piezo/divider1__107_i_1/O
                         net (fo=1, routed)           0.348    63.587    u_piezo/divider1__107_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    64.094 r  u_piezo/divider1__107/CO[3]
                         net (fo=1, routed)           0.000    64.094    u_piezo/divider1__107_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  u_piezo/divider1__108/CO[3]
                         net (fo=1, routed)           0.000    64.208    u_piezo/divider1__108_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  u_piezo/divider1__109/CO[3]
                         net (fo=1, routed)           0.000    64.322    u_piezo/divider1__109_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  u_piezo/divider1__110/CO[3]
                         net (fo=1, routed)           0.000    64.436    u_piezo/divider1__110_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.550 r  u_piezo/divider1__111/CO[3]
                         net (fo=1, routed)           0.000    64.550    u_piezo/divider1__111_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.664 r  u_piezo/divider1__112/CO[3]
                         net (fo=1, routed)           0.000    64.664    u_piezo/divider1__112_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.778 r  u_piezo/divider1__113/CO[3]
                         net (fo=1, routed)           0.000    64.778    u_piezo/divider1__113_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.892 r  u_piezo/divider1__114/CO[3]
                         net (fo=52, routed)          1.027    65.919    u_piezo/divider10_in[7]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.514 r  u_piezo/divider1__115/CO[3]
                         net (fo=1, routed)           0.000    66.514    u_piezo/divider1__115_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.631 r  u_piezo/divider1__116/CO[3]
                         net (fo=1, routed)           0.000    66.631    u_piezo/divider1__116_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.748 r  u_piezo/divider1__117/CO[3]
                         net (fo=1, routed)           0.000    66.748    u_piezo/divider1__117_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.865 r  u_piezo/divider1__118/CO[3]
                         net (fo=1, routed)           0.000    66.865    u_piezo/divider1__118_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.982 r  u_piezo/divider1__119/CO[3]
                         net (fo=1, routed)           0.000    66.982    u_piezo/divider1__119_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.099 r  u_piezo/divider1__120/CO[3]
                         net (fo=1, routed)           0.000    67.099    u_piezo/divider1__120_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.216 r  u_piezo/divider1__121/CO[3]
                         net (fo=1, routed)           0.000    67.216    u_piezo/divider1__121_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.333 r  u_piezo/divider1__122/CO[3]
                         net (fo=1, routed)           0.000    67.333    u_piezo/divider1__122_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    67.614 r  u_piezo/divider1__123/CO[0]
                         net (fo=55, routed)          0.559    68.173    u_piezo/divider10_in[6]
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.367    68.540 r  u_piezo/divider1__124_i_1/O
                         net (fo=1, routed)           0.190    68.729    u_piezo/divider1__124_i_1_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    69.249 r  u_piezo/divider1__124/CO[3]
                         net (fo=1, routed)           0.000    69.249    u_piezo/divider1__124_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.366 r  u_piezo/divider1__125/CO[3]
                         net (fo=1, routed)           0.000    69.366    u_piezo/divider1__125_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.483 r  u_piezo/divider1__126/CO[3]
                         net (fo=1, routed)           0.009    69.492    u_piezo/divider1__126_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  u_piezo/divider1__127/CO[3]
                         net (fo=1, routed)           0.000    69.609    u_piezo/divider1__127_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.726 r  u_piezo/divider1__128/CO[3]
                         net (fo=1, routed)           0.000    69.726    u_piezo/divider1__128_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.843 r  u_piezo/divider1__129/CO[3]
                         net (fo=1, routed)           0.000    69.843    u_piezo/divider1__129_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.960 r  u_piezo/divider1__130/CO[3]
                         net (fo=1, routed)           0.000    69.960    u_piezo/divider1__130_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.077 r  u_piezo/divider1__131/CO[3]
                         net (fo=1, routed)           0.000    70.077    u_piezo/divider1__131_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.358 r  u_piezo/divider1__132/CO[0]
                         net (fo=55, routed)          0.540    70.899    u_piezo/divider10_in[5]
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.367    71.266 r  u_piezo/divider1__133_i_1/O
                         net (fo=1, routed)           0.323    71.589    u_piezo/divider1__133_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    72.096 r  u_piezo/divider1__133/CO[3]
                         net (fo=1, routed)           0.000    72.096    u_piezo/divider1__133_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  u_piezo/divider1__134/CO[3]
                         net (fo=1, routed)           0.000    72.210    u_piezo/divider1__134_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  u_piezo/divider1__135/CO[3]
                         net (fo=1, routed)           0.000    72.324    u_piezo/divider1__135_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  u_piezo/divider1__136/CO[3]
                         net (fo=1, routed)           0.000    72.438    u_piezo/divider1__136_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.552 r  u_piezo/divider1__137/CO[3]
                         net (fo=1, routed)           0.000    72.552    u_piezo/divider1__137_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.666 r  u_piezo/divider1__138/CO[3]
                         net (fo=1, routed)           0.000    72.666    u_piezo/divider1__138_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.780 r  u_piezo/divider1__139/CO[3]
                         net (fo=1, routed)           0.000    72.780    u_piezo/divider1__139_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.894 r  u_piezo/divider1__140/CO[3]
                         net (fo=1, routed)           0.000    72.894    u_piezo/divider1__140_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.187 r  u_piezo/divider1__141/CO[0]
                         net (fo=55, routed)          0.520    73.707    u_piezo/divider10_in[4]
    SLICE_X15Y138        LUT6 (Prop_lut6_I5_O)        0.373    74.080 r  u_piezo/divider1__142_i_1/O
                         net (fo=1, routed)           0.323    74.404    u_piezo/divider1__142_i_1_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    74.924 r  u_piezo/divider1__142/CO[3]
                         net (fo=1, routed)           0.000    74.924    u_piezo/divider1__142_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.041 r  u_piezo/divider1__143/CO[3]
                         net (fo=1, routed)           0.000    75.041    u_piezo/divider1__143_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.158 r  u_piezo/divider1__144/CO[3]
                         net (fo=1, routed)           0.000    75.158    u_piezo/divider1__144_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.275 r  u_piezo/divider1__145/CO[3]
                         net (fo=1, routed)           0.000    75.275    u_piezo/divider1__145_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.392 r  u_piezo/divider1__146/CO[3]
                         net (fo=1, routed)           0.000    75.392    u_piezo/divider1__146_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.509 r  u_piezo/divider1__147/CO[3]
                         net (fo=1, routed)           0.000    75.509    u_piezo/divider1__147_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.626 r  u_piezo/divider1__148/CO[3]
                         net (fo=1, routed)           0.000    75.626    u_piezo/divider1__148_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.743 r  u_piezo/divider1__149/CO[3]
                         net (fo=1, routed)           0.000    75.743    u_piezo/divider1__149_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.024 r  u_piezo/divider1__150/CO[0]
                         net (fo=55, routed)          0.000    76.024    u_piezo/divider10_in[3]
    SLICE_X12Y146        FDCE                                         r  u_piezo/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.504    25.220    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y146        FDCE                                         r  u_piezo/divider_reg[3]/C
                         clock pessimism              0.195    25.415    
                         clock uncertainty           -0.035    25.380    
    SLICE_X12Y146        FDCE (Setup_fdce_C_D)        0.066    25.446    u_piezo/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         25.446    
                         arrival time                         -76.024    
  -------------------------------------------------------------------
                         slack                                -50.578    

Slack (VIOLATED) :        -47.793ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        67.467ns  (logic 43.592ns (64.612%)  route 23.875ns (35.388%))
  Logic Levels:           178  (CARRY4=152 DSP48E1=1 LUT3=3 LUT4=3 LUT6=19)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.217ns = ( 25.217 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.554    60.490    u_piezo/divider10_in[9]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.329    60.819 r  u_piezo/divider1__99_i_1/O
                         net (fo=1, routed)           0.190    61.009    u_piezo/divider1__99_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.529 r  u_piezo/divider1__99/CO[3]
                         net (fo=1, routed)           0.000    61.529    u_piezo/divider1__99_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.646 r  u_piezo/divider1__100/CO[3]
                         net (fo=1, routed)           0.000    61.646    u_piezo/divider1__100_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.763 r  u_piezo/divider1__101/CO[3]
                         net (fo=1, routed)           0.000    61.763    u_piezo/divider1__101_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.880 r  u_piezo/divider1__102/CO[3]
                         net (fo=1, routed)           0.000    61.880    u_piezo/divider1__102_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.997 r  u_piezo/divider1__103/CO[3]
                         net (fo=1, routed)           0.000    61.997    u_piezo/divider1__103_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.114 r  u_piezo/divider1__104/CO[3]
                         net (fo=1, routed)           0.000    62.114    u_piezo/divider1__104_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.231 r  u_piezo/divider1__105/CO[3]
                         net (fo=1, routed)           0.000    62.231    u_piezo/divider1__105_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.483 r  u_piezo/divider1__106/CO[2]
                         net (fo=51, routed)          0.446    62.929    u_piezo/divider10_in[8]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.310    63.239 r  u_piezo/divider1__107_i_1/O
                         net (fo=1, routed)           0.348    63.587    u_piezo/divider1__107_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    64.094 r  u_piezo/divider1__107/CO[3]
                         net (fo=1, routed)           0.000    64.094    u_piezo/divider1__107_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  u_piezo/divider1__108/CO[3]
                         net (fo=1, routed)           0.000    64.208    u_piezo/divider1__108_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  u_piezo/divider1__109/CO[3]
                         net (fo=1, routed)           0.000    64.322    u_piezo/divider1__109_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  u_piezo/divider1__110/CO[3]
                         net (fo=1, routed)           0.000    64.436    u_piezo/divider1__110_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.550 r  u_piezo/divider1__111/CO[3]
                         net (fo=1, routed)           0.000    64.550    u_piezo/divider1__111_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.664 r  u_piezo/divider1__112/CO[3]
                         net (fo=1, routed)           0.000    64.664    u_piezo/divider1__112_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.778 r  u_piezo/divider1__113/CO[3]
                         net (fo=1, routed)           0.000    64.778    u_piezo/divider1__113_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.892 r  u_piezo/divider1__114/CO[3]
                         net (fo=52, routed)          1.027    65.919    u_piezo/divider10_in[7]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.514 r  u_piezo/divider1__115/CO[3]
                         net (fo=1, routed)           0.000    66.514    u_piezo/divider1__115_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.631 r  u_piezo/divider1__116/CO[3]
                         net (fo=1, routed)           0.000    66.631    u_piezo/divider1__116_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.748 r  u_piezo/divider1__117/CO[3]
                         net (fo=1, routed)           0.000    66.748    u_piezo/divider1__117_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.865 r  u_piezo/divider1__118/CO[3]
                         net (fo=1, routed)           0.000    66.865    u_piezo/divider1__118_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.982 r  u_piezo/divider1__119/CO[3]
                         net (fo=1, routed)           0.000    66.982    u_piezo/divider1__119_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.099 r  u_piezo/divider1__120/CO[3]
                         net (fo=1, routed)           0.000    67.099    u_piezo/divider1__120_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.216 r  u_piezo/divider1__121/CO[3]
                         net (fo=1, routed)           0.000    67.216    u_piezo/divider1__121_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.333 r  u_piezo/divider1__122/CO[3]
                         net (fo=1, routed)           0.000    67.333    u_piezo/divider1__122_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    67.614 r  u_piezo/divider1__123/CO[0]
                         net (fo=55, routed)          0.559    68.173    u_piezo/divider10_in[6]
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.367    68.540 r  u_piezo/divider1__124_i_1/O
                         net (fo=1, routed)           0.190    68.729    u_piezo/divider1__124_i_1_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    69.249 r  u_piezo/divider1__124/CO[3]
                         net (fo=1, routed)           0.000    69.249    u_piezo/divider1__124_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.366 r  u_piezo/divider1__125/CO[3]
                         net (fo=1, routed)           0.000    69.366    u_piezo/divider1__125_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.483 r  u_piezo/divider1__126/CO[3]
                         net (fo=1, routed)           0.009    69.492    u_piezo/divider1__126_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  u_piezo/divider1__127/CO[3]
                         net (fo=1, routed)           0.000    69.609    u_piezo/divider1__127_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.726 r  u_piezo/divider1__128/CO[3]
                         net (fo=1, routed)           0.000    69.726    u_piezo/divider1__128_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.843 r  u_piezo/divider1__129/CO[3]
                         net (fo=1, routed)           0.000    69.843    u_piezo/divider1__129_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.960 r  u_piezo/divider1__130/CO[3]
                         net (fo=1, routed)           0.000    69.960    u_piezo/divider1__130_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.077 r  u_piezo/divider1__131/CO[3]
                         net (fo=1, routed)           0.000    70.077    u_piezo/divider1__131_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.358 r  u_piezo/divider1__132/CO[0]
                         net (fo=55, routed)          0.540    70.899    u_piezo/divider10_in[5]
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.367    71.266 r  u_piezo/divider1__133_i_1/O
                         net (fo=1, routed)           0.323    71.589    u_piezo/divider1__133_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    72.096 r  u_piezo/divider1__133/CO[3]
                         net (fo=1, routed)           0.000    72.096    u_piezo/divider1__133_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.210 r  u_piezo/divider1__134/CO[3]
                         net (fo=1, routed)           0.000    72.210    u_piezo/divider1__134_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.324 r  u_piezo/divider1__135/CO[3]
                         net (fo=1, routed)           0.000    72.324    u_piezo/divider1__135_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.438 r  u_piezo/divider1__136/CO[3]
                         net (fo=1, routed)           0.000    72.438    u_piezo/divider1__136_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.552 r  u_piezo/divider1__137/CO[3]
                         net (fo=1, routed)           0.000    72.552    u_piezo/divider1__137_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.666 r  u_piezo/divider1__138/CO[3]
                         net (fo=1, routed)           0.000    72.666    u_piezo/divider1__138_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.780 r  u_piezo/divider1__139/CO[3]
                         net (fo=1, routed)           0.000    72.780    u_piezo/divider1__139_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.894 r  u_piezo/divider1__140/CO[3]
                         net (fo=1, routed)           0.000    72.894    u_piezo/divider1__140_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.187 r  u_piezo/divider1__141/CO[0]
                         net (fo=55, routed)          0.000    73.187    u_piezo/divider10_in[4]
    SLICE_X13Y138        FDCE                                         r  u_piezo/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.501    25.217    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X13Y138        FDCE                                         r  u_piezo/divider_reg[4]/C
                         clock pessimism              0.195    25.412    
                         clock uncertainty           -0.035    25.377    
    SLICE_X13Y138        FDCE (Setup_fdce_C_D)        0.017    25.394    u_piezo/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         25.394    
                         arrival time                         -73.187    
  -------------------------------------------------------------------
                         slack                                -47.793    

Slack (VIOLATED) :        -44.924ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        64.639ns  (logic 41.627ns (64.399%)  route 23.012ns (35.601%))
  Logic Levels:           168  (CARRY4=143 DSP48E1=1 LUT3=3 LUT4=3 LUT6=18)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns = ( 25.209 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.554    60.490    u_piezo/divider10_in[9]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.329    60.819 r  u_piezo/divider1__99_i_1/O
                         net (fo=1, routed)           0.190    61.009    u_piezo/divider1__99_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.529 r  u_piezo/divider1__99/CO[3]
                         net (fo=1, routed)           0.000    61.529    u_piezo/divider1__99_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.646 r  u_piezo/divider1__100/CO[3]
                         net (fo=1, routed)           0.000    61.646    u_piezo/divider1__100_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.763 r  u_piezo/divider1__101/CO[3]
                         net (fo=1, routed)           0.000    61.763    u_piezo/divider1__101_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.880 r  u_piezo/divider1__102/CO[3]
                         net (fo=1, routed)           0.000    61.880    u_piezo/divider1__102_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.997 r  u_piezo/divider1__103/CO[3]
                         net (fo=1, routed)           0.000    61.997    u_piezo/divider1__103_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.114 r  u_piezo/divider1__104/CO[3]
                         net (fo=1, routed)           0.000    62.114    u_piezo/divider1__104_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.231 r  u_piezo/divider1__105/CO[3]
                         net (fo=1, routed)           0.000    62.231    u_piezo/divider1__105_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.483 r  u_piezo/divider1__106/CO[2]
                         net (fo=51, routed)          0.446    62.929    u_piezo/divider10_in[8]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.310    63.239 r  u_piezo/divider1__107_i_1/O
                         net (fo=1, routed)           0.348    63.587    u_piezo/divider1__107_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    64.094 r  u_piezo/divider1__107/CO[3]
                         net (fo=1, routed)           0.000    64.094    u_piezo/divider1__107_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  u_piezo/divider1__108/CO[3]
                         net (fo=1, routed)           0.000    64.208    u_piezo/divider1__108_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  u_piezo/divider1__109/CO[3]
                         net (fo=1, routed)           0.000    64.322    u_piezo/divider1__109_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  u_piezo/divider1__110/CO[3]
                         net (fo=1, routed)           0.000    64.436    u_piezo/divider1__110_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.550 r  u_piezo/divider1__111/CO[3]
                         net (fo=1, routed)           0.000    64.550    u_piezo/divider1__111_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.664 r  u_piezo/divider1__112/CO[3]
                         net (fo=1, routed)           0.000    64.664    u_piezo/divider1__112_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.778 r  u_piezo/divider1__113/CO[3]
                         net (fo=1, routed)           0.000    64.778    u_piezo/divider1__113_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.892 r  u_piezo/divider1__114/CO[3]
                         net (fo=52, routed)          1.027    65.919    u_piezo/divider10_in[7]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.514 r  u_piezo/divider1__115/CO[3]
                         net (fo=1, routed)           0.000    66.514    u_piezo/divider1__115_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.631 r  u_piezo/divider1__116/CO[3]
                         net (fo=1, routed)           0.000    66.631    u_piezo/divider1__116_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.748 r  u_piezo/divider1__117/CO[3]
                         net (fo=1, routed)           0.000    66.748    u_piezo/divider1__117_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.865 r  u_piezo/divider1__118/CO[3]
                         net (fo=1, routed)           0.000    66.865    u_piezo/divider1__118_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.982 r  u_piezo/divider1__119/CO[3]
                         net (fo=1, routed)           0.000    66.982    u_piezo/divider1__119_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.099 r  u_piezo/divider1__120/CO[3]
                         net (fo=1, routed)           0.000    67.099    u_piezo/divider1__120_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.216 r  u_piezo/divider1__121/CO[3]
                         net (fo=1, routed)           0.000    67.216    u_piezo/divider1__121_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.333 r  u_piezo/divider1__122/CO[3]
                         net (fo=1, routed)           0.000    67.333    u_piezo/divider1__122_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    67.614 r  u_piezo/divider1__123/CO[0]
                         net (fo=55, routed)          0.559    68.173    u_piezo/divider10_in[6]
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.367    68.540 r  u_piezo/divider1__124_i_1/O
                         net (fo=1, routed)           0.190    68.729    u_piezo/divider1__124_i_1_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    69.249 r  u_piezo/divider1__124/CO[3]
                         net (fo=1, routed)           0.000    69.249    u_piezo/divider1__124_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.366 r  u_piezo/divider1__125/CO[3]
                         net (fo=1, routed)           0.000    69.366    u_piezo/divider1__125_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.483 r  u_piezo/divider1__126/CO[3]
                         net (fo=1, routed)           0.009    69.492    u_piezo/divider1__126_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.609 r  u_piezo/divider1__127/CO[3]
                         net (fo=1, routed)           0.000    69.609    u_piezo/divider1__127_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.726 r  u_piezo/divider1__128/CO[3]
                         net (fo=1, routed)           0.000    69.726    u_piezo/divider1__128_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.843 r  u_piezo/divider1__129/CO[3]
                         net (fo=1, routed)           0.000    69.843    u_piezo/divider1__129_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.960 r  u_piezo/divider1__130/CO[3]
                         net (fo=1, routed)           0.000    69.960    u_piezo/divider1__130_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.077 r  u_piezo/divider1__131/CO[3]
                         net (fo=1, routed)           0.000    70.077    u_piezo/divider1__131_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.358 r  u_piezo/divider1__132/CO[0]
                         net (fo=55, routed)          0.000    70.358    u_piezo/divider10_in[5]
    SLICE_X12Y130        FDPE                                         r  u_piezo/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.493    25.209    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y130        FDPE                                         r  u_piezo/divider_reg[5]/C
                         clock pessimism              0.195    25.404    
                         clock uncertainty           -0.035    25.369    
    SLICE_X12Y130        FDPE (Setup_fdpe_C_D)        0.066    25.435    u_piezo/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                         -70.358    
  -------------------------------------------------------------------
                         slack                                -44.924    

Slack (VIOLATED) :        -42.181ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        61.894ns  (logic 39.640ns (64.045%)  route 22.254ns (35.955%))
  Logic Levels:           158  (CARRY4=134 DSP48E1=1 LUT3=3 LUT4=3 LUT6=17)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 25.207 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.554    60.490    u_piezo/divider10_in[9]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.329    60.819 r  u_piezo/divider1__99_i_1/O
                         net (fo=1, routed)           0.190    61.009    u_piezo/divider1__99_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.529 r  u_piezo/divider1__99/CO[3]
                         net (fo=1, routed)           0.000    61.529    u_piezo/divider1__99_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.646 r  u_piezo/divider1__100/CO[3]
                         net (fo=1, routed)           0.000    61.646    u_piezo/divider1__100_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.763 r  u_piezo/divider1__101/CO[3]
                         net (fo=1, routed)           0.000    61.763    u_piezo/divider1__101_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.880 r  u_piezo/divider1__102/CO[3]
                         net (fo=1, routed)           0.000    61.880    u_piezo/divider1__102_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.997 r  u_piezo/divider1__103/CO[3]
                         net (fo=1, routed)           0.000    61.997    u_piezo/divider1__103_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.114 r  u_piezo/divider1__104/CO[3]
                         net (fo=1, routed)           0.000    62.114    u_piezo/divider1__104_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.231 r  u_piezo/divider1__105/CO[3]
                         net (fo=1, routed)           0.000    62.231    u_piezo/divider1__105_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.483 r  u_piezo/divider1__106/CO[2]
                         net (fo=51, routed)          0.446    62.929    u_piezo/divider10_in[8]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.310    63.239 r  u_piezo/divider1__107_i_1/O
                         net (fo=1, routed)           0.348    63.587    u_piezo/divider1__107_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    64.094 r  u_piezo/divider1__107/CO[3]
                         net (fo=1, routed)           0.000    64.094    u_piezo/divider1__107_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  u_piezo/divider1__108/CO[3]
                         net (fo=1, routed)           0.000    64.208    u_piezo/divider1__108_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  u_piezo/divider1__109/CO[3]
                         net (fo=1, routed)           0.000    64.322    u_piezo/divider1__109_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  u_piezo/divider1__110/CO[3]
                         net (fo=1, routed)           0.000    64.436    u_piezo/divider1__110_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.550 r  u_piezo/divider1__111/CO[3]
                         net (fo=1, routed)           0.000    64.550    u_piezo/divider1__111_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.664 r  u_piezo/divider1__112/CO[3]
                         net (fo=1, routed)           0.000    64.664    u_piezo/divider1__112_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.778 r  u_piezo/divider1__113/CO[3]
                         net (fo=1, routed)           0.000    64.778    u_piezo/divider1__113_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.892 r  u_piezo/divider1__114/CO[3]
                         net (fo=52, routed)          1.027    65.919    u_piezo/divider10_in[7]
    SLICE_X10Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    66.514 r  u_piezo/divider1__115/CO[3]
                         net (fo=1, routed)           0.000    66.514    u_piezo/divider1__115_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.631 r  u_piezo/divider1__116/CO[3]
                         net (fo=1, routed)           0.000    66.631    u_piezo/divider1__116_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.748 r  u_piezo/divider1__117/CO[3]
                         net (fo=1, routed)           0.000    66.748    u_piezo/divider1__117_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.865 r  u_piezo/divider1__118/CO[3]
                         net (fo=1, routed)           0.000    66.865    u_piezo/divider1__118_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.982 r  u_piezo/divider1__119/CO[3]
                         net (fo=1, routed)           0.000    66.982    u_piezo/divider1__119_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.099 r  u_piezo/divider1__120/CO[3]
                         net (fo=1, routed)           0.000    67.099    u_piezo/divider1__120_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.216 r  u_piezo/divider1__121/CO[3]
                         net (fo=1, routed)           0.000    67.216    u_piezo/divider1__121_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.333 r  u_piezo/divider1__122/CO[3]
                         net (fo=1, routed)           0.000    67.333    u_piezo/divider1__122_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    67.614 r  u_piezo/divider1__123/CO[0]
                         net (fo=55, routed)          0.000    67.614    u_piezo/divider10_in[6]
    SLICE_X10Y122        FDCE                                         r  u_piezo/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.491    25.207    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X10Y122        FDCE                                         r  u_piezo/divider_reg[6]/C
                         clock pessimism              0.195    25.402    
                         clock uncertainty           -0.035    25.367    
    SLICE_X10Y122        FDCE (Setup_fdce_C_D)        0.066    25.433    u_piezo/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         25.433    
                         arrival time                         -67.614    
  -------------------------------------------------------------------
                         slack                                -42.181    

Slack (VIOLATED) :        -39.380ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        59.172ns  (logic 37.945ns (64.126%)  route 21.227ns (35.874%))
  Logic Levels:           149  (CARRY4=125 DSP48E1=1 LUT3=3 LUT4=3 LUT6=17)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 25.214 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.554    60.490    u_piezo/divider10_in[9]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.329    60.819 r  u_piezo/divider1__99_i_1/O
                         net (fo=1, routed)           0.190    61.009    u_piezo/divider1__99_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.529 r  u_piezo/divider1__99/CO[3]
                         net (fo=1, routed)           0.000    61.529    u_piezo/divider1__99_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.646 r  u_piezo/divider1__100/CO[3]
                         net (fo=1, routed)           0.000    61.646    u_piezo/divider1__100_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.763 r  u_piezo/divider1__101/CO[3]
                         net (fo=1, routed)           0.000    61.763    u_piezo/divider1__101_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.880 r  u_piezo/divider1__102/CO[3]
                         net (fo=1, routed)           0.000    61.880    u_piezo/divider1__102_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.997 r  u_piezo/divider1__103/CO[3]
                         net (fo=1, routed)           0.000    61.997    u_piezo/divider1__103_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.114 r  u_piezo/divider1__104/CO[3]
                         net (fo=1, routed)           0.000    62.114    u_piezo/divider1__104_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.231 r  u_piezo/divider1__105/CO[3]
                         net (fo=1, routed)           0.000    62.231    u_piezo/divider1__105_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.483 r  u_piezo/divider1__106/CO[2]
                         net (fo=51, routed)          0.446    62.929    u_piezo/divider10_in[8]
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.310    63.239 r  u_piezo/divider1__107_i_1/O
                         net (fo=1, routed)           0.348    63.587    u_piezo/divider1__107_i_1_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    64.094 r  u_piezo/divider1__107/CO[3]
                         net (fo=1, routed)           0.000    64.094    u_piezo/divider1__107_n_0
    SLICE_X9Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.208 r  u_piezo/divider1__108/CO[3]
                         net (fo=1, routed)           0.000    64.208    u_piezo/divider1__108_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.322 r  u_piezo/divider1__109/CO[3]
                         net (fo=1, routed)           0.000    64.322    u_piezo/divider1__109_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.436 r  u_piezo/divider1__110/CO[3]
                         net (fo=1, routed)           0.000    64.436    u_piezo/divider1__110_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.550 r  u_piezo/divider1__111/CO[3]
                         net (fo=1, routed)           0.000    64.550    u_piezo/divider1__111_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.664 r  u_piezo/divider1__112/CO[3]
                         net (fo=1, routed)           0.000    64.664    u_piezo/divider1__112_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.778 r  u_piezo/divider1__113/CO[3]
                         net (fo=1, routed)           0.000    64.778    u_piezo/divider1__113_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.892 r  u_piezo/divider1__114/CO[3]
                         net (fo=52, routed)          0.000    64.892    u_piezo/divider10_in[7]
    SLICE_X9Y115         FDCE                                         r  u_piezo/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.498    25.214    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X9Y115         FDCE                                         r  u_piezo/divider_reg[7]/C
                         clock pessimism              0.195    25.409    
                         clock uncertainty           -0.035    25.374    
    SLICE_X9Y115         FDCE (Setup_fdce_C_D)        0.138    25.512    u_piezo/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         25.512    
                         arrival time                         -64.892    
  -------------------------------------------------------------------
                         slack                                -39.380    

Slack (VIOLATED) :        -37.038ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        56.763ns  (logic 36.330ns (64.003%)  route 20.433ns (35.997%))
  Logic Levels:           140  (CARRY4=117 DSP48E1=1 LUT3=3 LUT4=3 LUT6=16)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 25.219 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.554    60.490    u_piezo/divider10_in[9]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.329    60.819 r  u_piezo/divider1__99_i_1/O
                         net (fo=1, routed)           0.190    61.009    u_piezo/divider1__99_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.529 r  u_piezo/divider1__99/CO[3]
                         net (fo=1, routed)           0.000    61.529    u_piezo/divider1__99_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.646 r  u_piezo/divider1__100/CO[3]
                         net (fo=1, routed)           0.000    61.646    u_piezo/divider1__100_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.763 r  u_piezo/divider1__101/CO[3]
                         net (fo=1, routed)           0.000    61.763    u_piezo/divider1__101_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.880 r  u_piezo/divider1__102/CO[3]
                         net (fo=1, routed)           0.000    61.880    u_piezo/divider1__102_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.997 r  u_piezo/divider1__103/CO[3]
                         net (fo=1, routed)           0.000    61.997    u_piezo/divider1__103_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.114 r  u_piezo/divider1__104/CO[3]
                         net (fo=1, routed)           0.000    62.114    u_piezo/divider1__104_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.231 r  u_piezo/divider1__105/CO[3]
                         net (fo=1, routed)           0.000    62.231    u_piezo/divider1__105_n_0
    SLICE_X10Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.483 r  u_piezo/divider1__106/CO[2]
                         net (fo=51, routed)          0.000    62.483    u_piezo/divider10_in[8]
    SLICE_X10Y109        FDPE                                         r  u_piezo/divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.503    25.219    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X10Y109        FDPE                                         r  u_piezo/divider_reg[8]/C
                         clock pessimism              0.195    25.414    
                         clock uncertainty           -0.035    25.379    
    SLICE_X10Y109        FDPE (Setup_fdpe_C_D)        0.066    25.445    u_piezo/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         25.445    
                         arrival time                         -62.483    
  -------------------------------------------------------------------
                         slack                                -37.038    

Slack (VIOLATED) :        -34.539ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[12]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        54.216ns  (logic 34.527ns (63.684%)  route 19.689ns (36.316%))
  Logic Levels:           131  (CARRY4=109 DSP48E1=1 LUT3=3 LUT4=3 LUT6=15)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 25.220 - 20.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.808     5.720    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  u_engine/rpm_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.238 r  u_engine/rpm_reg[12]_replica/Q
                         net (fo=1, routed)           0.388     6.626    u_piezo/Q[12]_repN_alias
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841    10.467 r  u_piezo/freq4/P[1]
                         net (fo=7, routed)           1.040    11.506    u_piezo/freq4_n_104
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.630 r  u_piezo/freq3_carry__1_i_3/O
                         net (fo=1, routed)           0.335    11.965    u_piezo/freq3_carry__1_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.472 r  u_piezo/freq3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    u_piezo/freq3_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.586 r  u_piezo/freq3_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.586    u_piezo/freq3_carry__2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.700 r  u_piezo/freq3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.700    u_piezo/freq3_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.034 r  u_piezo/freq3_carry__4/O[1]
                         net (fo=66, routed)          0.965    13.999    u_piezo/freq3_carry__4_n_6
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.303    14.302 r  u_piezo/freq3__69_carry_i_6/O
                         net (fo=1, routed)           0.000    14.302    u_piezo/freq3__69_carry_i_6_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  u_piezo/freq3__69_carry/CO[3]
                         net (fo=1, routed)           0.000    14.852    u_piezo/freq3__69_carry_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.165 r  u_piezo/freq3__69_carry__0/O[3]
                         net (fo=3, routed)           0.462    15.627    u_piezo/freq3__69_carry__0_n_4
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.306    15.933 r  u_piezo/freq3__110_carry__0_i_2/O
                         net (fo=1, routed)           0.624    16.558    u_piezo/freq3__110_carry__0_i_2_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.962 r  u_piezo/freq3__110_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.962    u_piezo/freq3__110_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.285 r  u_piezo/freq3__110_carry__1/O[1]
                         net (fo=3, routed)           0.889    18.173    u_piezo/freq3__110_carry__1_n_6
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.306    18.479 r  u_piezo/freq3__147_carry__2_i_7/O
                         net (fo=1, routed)           0.000    18.479    u_piezo/freq3__147_carry__2_i_7_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.029 r  u_piezo/freq3__147_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.029    u_piezo/freq3__147_carry__2_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.300 f  u_piezo/freq3__147_carry__3/CO[0]
                         net (fo=48, routed)          0.366    19.666    u_piezo/freq3__147_carry__3_n_3
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.373    20.039 f  u_piezo/divider1_i_7/O
                         net (fo=44, routed)          0.191    20.231    u_piezo/divider1_i_7_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_piezo/divider1__1_i_10/O
                         net (fo=84, routed)          0.722    21.077    u_piezo/divider1__1_i_10_n_0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.124    21.201 r  u_piezo/freq1_carry_i_3/O
                         net (fo=1, routed)           0.000    21.201    u_piezo/freq1_carry_i_3_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.602 r  u_piezo/freq1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.602    u_piezo/freq1_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.759 f  u_piezo/freq1_carry__0/CO[1]
                         net (fo=192, routed)         0.589    22.348    u_piezo/freq1
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.329    22.677 r  u_piezo/divider1__0_i_3/O
                         net (fo=1, routed)           0.323    23.000    u_piezo/divider1__0_i_3_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.520 r  u_piezo/divider1__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    u_piezo/divider1__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.637 r  u_piezo/divider1__1/CO[3]
                         net (fo=1, routed)           0.000    23.637    u_piezo/divider1__1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.816 r  u_piezo/divider1__2/CO[1]
                         net (fo=16, routed)          0.649    24.465    u_piezo/divider10_in[25]
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.332    24.797 r  u_piezo/divider1__3_i_3/O
                         net (fo=1, routed)           0.000    24.797    u_piezo/divider1__3_i_3_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.347 r  u_piezo/divider1__3/CO[3]
                         net (fo=1, routed)           0.000    25.347    u_piezo/divider1__3_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  u_piezo/divider1__4/CO[3]
                         net (fo=1, routed)           0.000    25.461    u_piezo/divider1__4_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.575 r  u_piezo/divider1__5/CO[3]
                         net (fo=1, routed)           0.000    25.575    u_piezo/divider1__5_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.825 r  u_piezo/divider1__6/CO[2]
                         net (fo=19, routed)          0.542    26.367    u_piezo/divider10_in[24]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.313    26.680 r  u_piezo/divider1__7_i_1/O
                         net (fo=1, routed)           0.190    26.870    u_piezo/divider1__7_i_1_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.377 r  u_piezo/divider1__7/CO[3]
                         net (fo=1, routed)           0.000    27.377    u_piezo/divider1__7_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.491 r  u_piezo/divider1__8/CO[3]
                         net (fo=1, routed)           0.000    27.491    u_piezo/divider1__8_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.605 r  u_piezo/divider1__9/CO[3]
                         net (fo=1, routed)           0.000    27.605    u_piezo/divider1__9_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.719 r  u_piezo/divider1__10/CO[3]
                         net (fo=20, routed)          0.970    28.689    u_piezo/divider10_in[23]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    28.813 r  u_piezo/divider1__11_i_3/O
                         net (fo=1, routed)           0.000    28.813    u_piezo/divider1__11_i_3_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.363 r  u_piezo/divider1__11/CO[3]
                         net (fo=1, routed)           0.000    29.363    u_piezo/divider1__11_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.477 r  u_piezo/divider1__12/CO[3]
                         net (fo=1, routed)           0.000    29.477    u_piezo/divider1__12_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.591 r  u_piezo/divider1__13/CO[3]
                         net (fo=1, routed)           0.000    29.591    u_piezo/divider1__13_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.705 r  u_piezo/divider1__14/CO[3]
                         net (fo=1, routed)           0.000    29.705    u_piezo/divider1__14_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    29.998 r  u_piezo/divider1__15/CO[0]
                         net (fo=22, routed)          0.635    30.633    u_piezo/divider10_in[22]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.373    31.006 r  u_piezo/divider1__16_i_3/O
                         net (fo=1, routed)           0.000    31.006    u_piezo/divider1__16_i_3_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.556 r  u_piezo/divider1__16/CO[3]
                         net (fo=1, routed)           0.000    31.556    u_piezo/divider1__16_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  u_piezo/divider1__17/CO[3]
                         net (fo=1, routed)           0.000    31.670    u_piezo/divider1__17_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  u_piezo/divider1__18/CO[3]
                         net (fo=1, routed)           0.000    31.784    u_piezo/divider1__18_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.898 r  u_piezo/divider1__19/CO[3]
                         net (fo=1, routed)           0.001    31.899    u_piezo/divider1__19_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.077 r  u_piezo/divider1__20/CO[1]
                         net (fo=24, routed)          0.604    32.680    u_piezo/divider10_in[21]
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.329    33.009 r  u_piezo/divider1__21_i_3/O
                         net (fo=1, routed)           0.000    33.009    u_piezo/divider1__21_i_3_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.559 r  u_piezo/divider1__21/CO[3]
                         net (fo=1, routed)           0.000    33.559    u_piezo/divider1__21_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.673 r  u_piezo/divider1__22/CO[3]
                         net (fo=1, routed)           0.000    33.673    u_piezo/divider1__22_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.787 r  u_piezo/divider1__23/CO[3]
                         net (fo=1, routed)           0.000    33.787    u_piezo/divider1__23_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.901 r  u_piezo/divider1__24/CO[3]
                         net (fo=1, routed)           0.000    33.901    u_piezo/divider1__24_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    34.151 r  u_piezo/divider1__25/CO[2]
                         net (fo=26, routed)          0.832    34.984    u_piezo/divider10_in[20]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.313    35.297 r  u_piezo/divider1__26_i_3/O
                         net (fo=1, routed)           0.000    35.297    u_piezo/divider1__26_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.830 r  u_piezo/divider1__26/CO[3]
                         net (fo=1, routed)           0.000    35.830    u_piezo/divider1__26_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.947 r  u_piezo/divider1__27/CO[3]
                         net (fo=1, routed)           0.000    35.947    u_piezo/divider1__27_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.064 r  u_piezo/divider1__28/CO[3]
                         net (fo=1, routed)           0.000    36.064    u_piezo/divider1__28_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.181 r  u_piezo/divider1__29/CO[3]
                         net (fo=1, routed)           0.000    36.181    u_piezo/divider1__29_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.298 r  u_piezo/divider1__30/CO[3]
                         net (fo=28, routed)          1.099    37.397    u_piezo/divider10_in[19]
    SLICE_X9Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    37.977 r  u_piezo/divider1__31/CO[3]
                         net (fo=1, routed)           0.000    37.977    u_piezo/divider1__31_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.091 r  u_piezo/divider1__32/CO[3]
                         net (fo=1, routed)           0.000    38.091    u_piezo/divider1__32_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.205 r  u_piezo/divider1__33/CO[3]
                         net (fo=1, routed)           0.000    38.205    u_piezo/divider1__33_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.319 r  u_piezo/divider1__34/CO[3]
                         net (fo=1, routed)           0.000    38.319    u_piezo/divider1__34_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.433 r  u_piezo/divider1__35/CO[3]
                         net (fo=1, routed)           0.000    38.433    u_piezo/divider1__35_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.726 r  u_piezo/divider1__36/CO[0]
                         net (fo=31, routed)          0.510    39.235    u_piezo/divider10_in[18]
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.373    39.608 r  u_piezo/divider1__37_i_1/O
                         net (fo=1, routed)           0.332    39.940    u_piezo/divider1__37_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.460 r  u_piezo/divider1__37/CO[3]
                         net (fo=1, routed)           0.000    40.460    u_piezo/divider1__37_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.577 r  u_piezo/divider1__38/CO[3]
                         net (fo=1, routed)           0.000    40.577    u_piezo/divider1__38_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.694 r  u_piezo/divider1__39/CO[3]
                         net (fo=1, routed)           0.000    40.694    u_piezo/divider1__39_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  u_piezo/divider1__40/CO[3]
                         net (fo=1, routed)           0.000    40.811    u_piezo/divider1__40_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  u_piezo/divider1__41/CO[3]
                         net (fo=1, routed)           0.000    40.928    u_piezo/divider1__41_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.085 r  u_piezo/divider1__42/CO[1]
                         net (fo=32, routed)          0.700    41.785    u_piezo/divider10_in[17]
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.332    42.117 r  u_piezo/divider1__43_i_3/O
                         net (fo=1, routed)           0.000    42.117    u_piezo/divider1__43_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.650 r  u_piezo/divider1__43/CO[3]
                         net (fo=1, routed)           0.000    42.650    u_piezo/divider1__43_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.767 r  u_piezo/divider1__44/CO[3]
                         net (fo=1, routed)           0.000    42.767    u_piezo/divider1__44_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.884 r  u_piezo/divider1__45/CO[3]
                         net (fo=1, routed)           0.000    42.884    u_piezo/divider1__45_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.001 r  u_piezo/divider1__46/CO[3]
                         net (fo=1, routed)           0.000    43.001    u_piezo/divider1__46_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.118 r  u_piezo/divider1__47/CO[3]
                         net (fo=1, routed)           0.000    43.118    u_piezo/divider1__47_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    43.370 r  u_piezo/divider1__48/CO[2]
                         net (fo=35, routed)          0.658    44.028    u_piezo/divider10_in[16]
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.310    44.338 r  u_piezo/divider1__49_i_1/O
                         net (fo=1, routed)           0.190    44.528    u_piezo/divider1__49_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.048 r  u_piezo/divider1__49/CO[3]
                         net (fo=1, routed)           0.000    45.048    u_piezo/divider1__49_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.165 r  u_piezo/divider1__50/CO[3]
                         net (fo=1, routed)           0.000    45.165    u_piezo/divider1__50_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.282 r  u_piezo/divider1__51/CO[3]
                         net (fo=1, routed)           0.000    45.282    u_piezo/divider1__51_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.399 r  u_piezo/divider1__52/CO[3]
                         net (fo=1, routed)           0.000    45.399    u_piezo/divider1__52_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.516 r  u_piezo/divider1__53/CO[3]
                         net (fo=1, routed)           0.000    45.516    u_piezo/divider1__53_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.633 r  u_piezo/divider1__54/CO[3]
                         net (fo=36, routed)          0.999    46.631    u_piezo/divider10_in[15]
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.124    46.755 r  u_piezo/divider1__57_i_3/O
                         net (fo=1, routed)           0.000    46.755    u_piezo/divider1__57_i_3_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.288 r  u_piezo/divider1__57/CO[3]
                         net (fo=1, routed)           0.000    47.288    u_piezo/divider1__57_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.405 r  u_piezo/divider1__58/CO[3]
                         net (fo=1, routed)           0.000    47.405    u_piezo/divider1__58_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.522 r  u_piezo/divider1__59/CO[3]
                         net (fo=1, routed)           0.000    47.522    u_piezo/divider1__59_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.639 r  u_piezo/divider1__60/CO[3]
                         net (fo=1, routed)           0.009    47.648    u_piezo/divider1__60_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    47.929 r  u_piezo/divider1__61/CO[0]
                         net (fo=38, routed)          0.749    48.679    u_piezo/divider10_in[14]
    SLICE_X11Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    49.502 r  u_piezo/divider1__62/CO[3]
                         net (fo=1, routed)           0.009    49.511    u_piezo/divider1__62_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.625 r  u_piezo/divider1__63/CO[3]
                         net (fo=1, routed)           0.000    49.625    u_piezo/divider1__63_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.739 r  u_piezo/divider1__64/CO[3]
                         net (fo=1, routed)           0.000    49.739    u_piezo/divider1__64_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.853 r  u_piezo/divider1__65/CO[3]
                         net (fo=1, routed)           0.000    49.853    u_piezo/divider1__65_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.967 r  u_piezo/divider1__66/CO[3]
                         net (fo=1, routed)           0.000    49.967    u_piezo/divider1__66_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.081 r  u_piezo/divider1__67/CO[3]
                         net (fo=1, routed)           0.000    50.081    u_piezo/divider1__67_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.259 r  u_piezo/divider1__68/CO[1]
                         net (fo=40, routed)          0.789    51.047    u_piezo/divider10_in[13]
    SLICE_X9Y78          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.832 r  u_piezo/divider1__69/CO[3]
                         net (fo=1, routed)           0.000    51.832    u_piezo/divider1__69_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.946 r  u_piezo/divider1__70/CO[3]
                         net (fo=1, routed)           0.000    51.946    u_piezo/divider1__70_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.060 r  u_piezo/divider1__71/CO[3]
                         net (fo=1, routed)           0.000    52.060    u_piezo/divider1__71_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.174 r  u_piezo/divider1__72/CO[3]
                         net (fo=1, routed)           0.000    52.174    u_piezo/divider1__72_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.288 r  u_piezo/divider1__73/CO[3]
                         net (fo=1, routed)           0.000    52.288    u_piezo/divider1__73_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.402 r  u_piezo/divider1__74/CO[3]
                         net (fo=1, routed)           0.000    52.402    u_piezo/divider1__74_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.652 r  u_piezo/divider1__75/CO[2]
                         net (fo=42, routed)          0.545    53.197    u_piezo/divider10_in[12]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.313    53.510 r  u_piezo/divider1__76_i_3/O
                         net (fo=1, routed)           0.000    53.510    u_piezo/divider1__76_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.043 r  u_piezo/divider1__76/CO[3]
                         net (fo=1, routed)           0.000    54.043    u_piezo/divider1__76_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.160 r  u_piezo/divider1__77/CO[3]
                         net (fo=1, routed)           0.000    54.160    u_piezo/divider1__77_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.277 r  u_piezo/divider1__78/CO[3]
                         net (fo=1, routed)           0.000    54.277    u_piezo/divider1__78_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.394 r  u_piezo/divider1__79/CO[3]
                         net (fo=1, routed)           0.000    54.394    u_piezo/divider1__79_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.511 r  u_piezo/divider1__80/CO[3]
                         net (fo=1, routed)           0.000    54.511    u_piezo/divider1__80_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.628 r  u_piezo/divider1__81/CO[3]
                         net (fo=1, routed)           0.000    54.628    u_piezo/divider1__81_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.745 r  u_piezo/divider1__82/CO[3]
                         net (fo=45, routed)          0.748    55.494    u_piezo/divider10_in[11]
    SLICE_X13Y89         LUT6 (Prop_lut6_I5_O)        0.124    55.618 r  u_piezo/divider1__83_i_1/O
                         net (fo=1, routed)           0.332    55.950    u_piezo/divider1__83_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    56.470 r  u_piezo/divider1__83/CO[3]
                         net (fo=1, routed)           0.000    56.470    u_piezo/divider1__83_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.587 r  u_piezo/divider1__84/CO[3]
                         net (fo=1, routed)           0.000    56.587    u_piezo/divider1__84_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.704 r  u_piezo/divider1__85/CO[3]
                         net (fo=1, routed)           0.000    56.704    u_piezo/divider1__85_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.821 r  u_piezo/divider1__86/CO[3]
                         net (fo=1, routed)           0.000    56.821    u_piezo/divider1__86_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.938 r  u_piezo/divider1__87/CO[3]
                         net (fo=1, routed)           0.000    56.938    u_piezo/divider1__87_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.055 r  u_piezo/divider1__88/CO[3]
                         net (fo=1, routed)           0.000    57.055    u_piezo/divider1__88_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.172 r  u_piezo/divider1__89/CO[3]
                         net (fo=1, routed)           0.000    57.172    u_piezo/divider1__89_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.453 r  u_piezo/divider1__90/CO[0]
                         net (fo=47, routed)          0.704    58.156    u_piezo/divider10_in[10]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.367    58.523 r  u_piezo/divider1__91_i_4/O
                         net (fo=1, routed)           0.000    58.523    u_piezo/divider1__91_i_4_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.073 r  u_piezo/divider1__91/CO[3]
                         net (fo=1, routed)           0.000    59.073    u_piezo/divider1__91_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  u_piezo/divider1__92/CO[3]
                         net (fo=1, routed)           0.000    59.187    u_piezo/divider1__92_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.301 r  u_piezo/divider1__93/CO[3]
                         net (fo=1, routed)           0.000    59.301    u_piezo/divider1__93_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.415 r  u_piezo/divider1__94/CO[3]
                         net (fo=1, routed)           0.001    59.416    u_piezo/divider1__94_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.530 r  u_piezo/divider1__95/CO[3]
                         net (fo=1, routed)           0.000    59.530    u_piezo/divider1__95_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.644 r  u_piezo/divider1__96/CO[3]
                         net (fo=1, routed)           0.000    59.644    u_piezo/divider1__96_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.758 r  u_piezo/divider1__97/CO[3]
                         net (fo=1, routed)           0.000    59.758    u_piezo/divider1__97_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    59.936 r  u_piezo/divider1__98/CO[1]
                         net (fo=49, routed)          0.000    59.936    u_piezo/divider10_in[9]
    SLICE_X13Y103        FDCE                                         r  u_piezo/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.504    25.220    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  u_piezo/divider_reg[9]/C
                         clock pessimism              0.195    25.415    
                         clock uncertainty           -0.035    25.380    
    SLICE_X13Y103        FDCE (Setup_fdce_C_D)        0.017    25.397    u_piezo/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                         -59.936    
  -------------------------------------------------------------------
                         slack                                -34.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_brake/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_brake/sync_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.635     1.737    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  u_brake/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     1.878 r  u_brake/sync_0_reg/Q
                         net (fo=1, routed)           0.103     1.980    u_brake/sync_0
    SLICE_X30Y47         FDCE                                         r  u_brake/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.911     2.266    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X30Y47         FDCE                                         r  u_brake/sync_1_reg/C
                         clock pessimism             -0.514     1.753    
    SLICE_X30Y47         FDCE (Hold_fdce_C_D)         0.059     1.812    u_brake/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_accel/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_accel/sync_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.634     1.736    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  u_accel/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164     1.900 r  u_accel/sync_0_reg/Q
                         net (fo=1, routed)           0.170     2.070    u_accel/sync_0
    SLICE_X38Y44         FDCE                                         r  u_accel/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.907     2.262    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  u_accel/sync_1_reg/C
                         clock pessimism             -0.512     1.751    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.059     1.810    u_accel/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_piezo/piezo_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/piezo_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.593     1.694    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  u_piezo/piezo_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     1.835 r  u_piezo/piezo_out_reg/Q
                         net (fo=2, routed)           0.168     2.003    u_piezo/piezo_out_OBUF
    SLICE_X1Y79          LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  u_piezo/piezo_out_i_1/O
                         net (fo=1, routed)           0.000     2.048    u_piezo/piezo_out_i_1_n_0
    SLICE_X1Y79          FDCE                                         r  u_piezo/piezo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.863     2.218    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  u_piezo/piezo_out_reg/C
                         clock pessimism             -0.524     1.694    
    SLICE_X1Y79          FDCE (Hold_fdce_C_D)         0.091     1.785    u_piezo/piezo_out_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_brake/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_brake/btn_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.621     1.723    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  u_brake/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  u_brake/btn_state_reg/Q
                         net (fo=42, routed)          0.168     2.032    u_brake/deb_brake
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.077 r  u_brake/btn_state_i_1__0/O
                         net (fo=1, routed)           0.000     2.077    u_brake/btn_state_i_1__0_n_0
    SLICE_X31Y24         FDCE                                         r  u_brake/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.894     2.249    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  u_brake/btn_state_reg/C
                         clock pessimism             -0.527     1.723    
    SLICE_X31Y24         FDCE (Hold_fdce_C_D)         0.091     1.814    u_brake/btn_state_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_accel/stable_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_accel/stable_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.631     1.733    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_accel/stable_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.164     1.897 f  u_accel/stable_cnt_reg[0]/Q
                         net (fo=3, routed)           0.175     2.072    u_accel/stable_cnt[0]
    SLICE_X38Y39         LUT4 (Prop_lut4_I1_O)        0.045     2.117 r  u_accel/stable_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.117    u_accel/p_0_in[0]
    SLICE_X38Y39         FDCE                                         r  u_accel/stable_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.905     2.260    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_accel/stable_cnt_reg[0]/C
                         clock pessimism             -0.528     1.733    
    SLICE_X38Y39         FDCE (Hold_fdce_C_D)         0.120     1.853    u_accel/stable_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_speed/digit_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_speed/digit_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.630     1.732    u_speed/clk_50mhz_IBUF_BUFG
    SLICE_X31Y36         FDCE                                         r  u_speed/digit_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     1.873 f  u_speed/digit_idx_reg[0]/Q
                         net (fo=9, routed)           0.180     2.053    u_speed/Q[0]
    SLICE_X31Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.098 r  u_speed/digit_idx[0]_i_1/O
                         net (fo=3, routed)           0.000     2.098    u_speed/digit_idx_reg[0]_0[0]
    SLICE_X31Y36         FDCE                                         r  u_speed/digit_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.905     2.260    u_speed/clk_50mhz_IBUF_BUFG
    SLICE_X31Y36         FDCE                                         r  u_speed/digit_idx_reg[0]/C
                         clock pessimism             -0.529     1.732    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.091     1.823    u_speed/digit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_brake/stable_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_brake/stable_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.633     1.735    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  u_brake/stable_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.164     1.899 f  u_brake/stable_cnt_reg[0]/Q
                         net (fo=3, routed)           0.187     2.086    u_brake/stable_cnt[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I1_O)        0.045     2.131 r  u_brake/stable_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.131    u_brake/p_0_in[0]
    SLICE_X30Y40         FDCE                                         r  u_brake/stable_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.909     2.264    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  u_brake/stable_cnt_reg[0]/C
                         clock pessimism             -0.530     1.735    
    SLICE_X30Y40         FDCE (Hold_fdce_C_D)         0.120     1.855    u_brake/stable_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_servo/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_servo/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.662     1.764    u_servo/clk_50mhz_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  u_servo/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.905 r  u_servo/cnt_reg[12]/Q
                         net (fo=4, routed)           0.129     2.034    u_servo/cnt_reg[12]
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  u_servo/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000     2.079    u_servo/cnt[12]_i_5_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.149 r  u_servo/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.149    u_servo/cnt_reg[12]_i_1_n_7
    SLICE_X3Y32          FDCE                                         r  u_servo/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.936     2.291    u_servo/clk_50mhz_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  u_servo/cnt_reg[12]/C
                         clock pessimism             -0.528     1.764    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.105     1.869    u_servo/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_divider/cnt_10hz_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_divider/tick_10hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.293ns (68.784%)  route 0.133ns (31.216%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.633     1.735    u_divider/clk_50mhz_IBUF_BUFG
    SLICE_X24Y36         FDCE                                         r  u_divider/cnt_10hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDCE (Prop_fdce_C_Q)         0.141     1.876 r  u_divider/cnt_10hz_reg[23]/Q
                         net (fo=3, routed)           0.133     2.009    u_divider/cnt_10hz_reg[23]
    SLICE_X25Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.122 r  u_divider/cnt_10hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.122    u_divider/cnt_10hz1_carry__1_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.161 r  u_divider/cnt_10hz1_carry__2/CO[3]
                         net (fo=34, routed)          0.000     2.161    u_divider/cnt_10hz1_carry__2_n_0
    SLICE_X25Y36         FDCE                                         r  u_divider/tick_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.907     2.262    u_divider/clk_50mhz_IBUF_BUFG
    SLICE_X25Y36         FDCE                                         r  u_divider/tick_10hz_reg/C
                         clock pessimism             -0.515     1.748    
    SLICE_X25Y36         FDCE (Hold_fdce_C_D)         0.130     1.878    u_divider/tick_10hz_reg
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_piezo/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.562     1.663    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X8Y78          FDCE                                         r  u_piezo/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  u_piezo/counter_reg[15]/Q
                         net (fo=3, routed)           0.149     1.976    u_piezo/counter_reg[15]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.045     2.021 r  u_piezo/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     2.021    u_piezo/counter[12]_i_2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.085 r  u_piezo/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    u_piezo/counter_reg[12]_i_1_n_4
    SLICE_X8Y78          FDCE                                         r  u_piezo/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.831     2.186    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X8Y78          FDCE                                         r  u_piezo/counter_reg[15]/C
                         clock pessimism             -0.523     1.663    
    SLICE_X8Y78          FDCE (Hold_fdce_C_D)         0.134     1.797    u_piezo/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X15Y162   u_piezo/divider_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y96    u_piezo/divider_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X10Y89    u_piezo/divider_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X9Y84     u_piezo/divider_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X11Y80    u_piezo/divider_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y75    u_piezo/divider_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X13Y70    u_piezo/divider_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X12Y66    u_piezo/divider_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y79     u_piezo/piezo_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y162   u_piezo/divider_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y96    u_piezo/divider_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y89    u_piezo/divider_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y89    u_piezo/divider_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y79     u_piezo/piezo_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y33    u_engine/rpm_reg[12]_replica/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X11Y61    u_piezo/divider_reg[17]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X9Y56     u_piezo/divider_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X8Y54     u_piezo/divider_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y162   u_piezo/divider_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y75    u_piezo/divider_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X9Y115    u_piezo/divider_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y31     u_servo/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y31     u_servo/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y30     u_servo/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y30     u_servo/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y30     u_servo/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y30     u_servo/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y31     u_servo/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y31     u_servo/cnt_reg[9]/C



