date,commit,message,flops,luts,freq
2019-09-21,ad0659c,1st commit,80,110,60.99
2019-09-21,3b16ec1,testbench,80,110,60.99
2019-09-21,8df564c,fix vsync,81,116,57.65
2019-09-21,2bab770,ramtest,62,180,24.58
2019-09-21,9cbc44e,spram working - needs more SPRAM blocks to cover whole LCD,62,152,23.56
2019-09-21,442990e,grey fade,62,147,23.69
2019-09-21,cda4924,test logluts5,68,228,19.5
2019-09-22,904eadf,slow clock for ram,71,236,19.18
2019-09-22,c526fb0,clock constraints for 2 clocks,71,236,19.18
2019-09-24,92b6a6c,merged ram-mux,85,203,32.43
2019-09-24,1fd4052,scrolling effect,123,358,25.64
2019-09-24,ae5b84e,gradient,123,372,25.6
2019-09-24,ae5b84e,gradient,123,390,22.69
2019-09-25,f407f67,"fixed up a few things, and sliced off 1st 2 pixels as addressing is registered",123,389,22.31
2019-09-25,0adb4c3,"DSPs for fft, screwy output. need to work out if DSPs are configured ok and pipeline delays for output",929,1441,23.88
2019-09-30,31c054a,combine readmes,253,869,22.18
2019-10-01,60fe887,regen twiddles before make,256,850,23.48
2019-10-01,7c37dbd,new ram addressing method after SEDA skillshare,256,850,23.48
2019-10-02,1ac952d,half span working,261,797,25.71
2019-10-03,410d4eb,merge half span, new adc file from Dan G,262,799,25.04
2019-10-17,d9fdd7b,10bit wide twiddles,303,896,23.99
2019-10-17,723c2c5,add log scaling LUT between sdft and bram,312,1060,26.16
2019-10-18,af9ee88,unified bram files,312,1044,25.12
2019-10-18,b2e2151,go back to my adc code as it works with the adc model,295,1031,24.99
2019-10-30,78c4900,notes,275,955,25.12
