// File auto-generated by Padrick 0.1.0.post0.dev51+g806b078.dirty
module alsaqr_periph_padframe_periphs
  import pkg_alsaqr_periph_padframe::*;
  import pkg_internal_alsaqr_periph_padframe_periphs::*;
#(
  parameter type              req_t  = logic, // reg_interface request type
  parameter type             resp_t  = logic // reg_interface response type
) (
  input logic clk_i,
  input logic rst_ni,
  output pad_domain_periphs_ports_pad2soc_t port_signals_pad2soc_o,
  input pad_domain_periphs_ports_soc2pad_t port_signals_soc2pad_i,
  inout wire logic pad_a_00_pad,
  inout wire logic pad_a_01_pad,
  inout wire logic pad_a_02_pad,
  inout wire logic pad_a_03_pad,
  inout wire logic pad_a_04_pad,
  inout wire logic pad_a_05_pad,
  inout wire logic pad_a_06_pad,
  inout wire logic pad_a_07_pad,
  inout wire logic pad_a_08_pad,
  inout wire logic pad_a_09_pad,
  inout wire logic pad_a_10_pad,
  inout wire logic pad_a_11_pad,
  inout wire logic pad_a_12_pad,
  inout wire logic pad_a_13_pad,
  inout wire logic pad_a_14_pad,
  inout wire logic pad_a_15_pad,
  inout wire logic pad_a_16_pad,
  inout wire logic pad_a_17_pad,
  inout wire logic pad_a_18_pad,
  inout wire logic pad_a_19_pad,
  inout wire logic pad_a_20_pad,
  inout wire logic pad_a_21_pad,
  inout wire logic pad_a_22_pad,
  inout wire logic pad_a_23_pad,
  inout wire logic pad_a_24_pad,
  inout wire logic pad_a_25_pad,
  inout wire logic pad_a_26_pad,
  inout wire logic pad_a_27_pad,
  inout wire logic pad_a_28_pad,
  inout wire logic pad_a_29_pad,
  inout wire logic pad_b_00_pad,
  inout wire logic pad_b_01_pad,
  inout wire logic pad_b_02_pad,
  inout wire logic pad_b_03_pad,
  inout wire logic pad_b_04_pad,
  inout wire logic pad_b_05_pad,
  inout wire logic pad_b_06_pad,
  inout wire logic pad_b_07_pad,
  inout wire logic pad_b_08_pad,
  inout wire logic pad_b_09_pad,
  inout wire logic pad_b_10_pad,
  inout wire logic pad_b_11_pad,
  inout wire logic pad_b_12_pad,
  inout wire logic pad_b_13_pad,
  inout wire logic pad_b_14_pad,
  inout wire logic pad_b_15_pad,
  inout wire logic pad_b_16_pad,
  inout wire logic pad_b_17_pad,
  inout wire logic pad_b_18_pad,
  inout wire logic pad_b_19_pad,
  inout wire logic pad_b_20_pad,
  inout wire logic pad_b_21_pad,
  inout wire logic pad_b_22_pad,
  inout wire logic pad_b_23_pad,
  inout wire logic pad_b_24_pad,
  inout wire logic pad_b_25_pad,
  inout wire logic pad_b_26_pad,
  inout wire logic pad_b_27_pad,
  inout wire logic pad_b_28_pad,
  inout wire logic pad_b_29_pad,
  inout wire logic pad_b_30_pad,
  inout wire logic pad_b_31_pad,
  inout wire logic pad_b_32_pad,
  inout wire logic pad_b_33_pad,
  inout wire logic pad_b_34_pad,
  inout wire logic pad_b_35_pad,
  inout wire logic pad_b_36_pad,
  inout wire logic pad_b_37_pad,
  inout wire logic pad_b_38_pad,
  inout wire logic pad_b_39_pad,
  inout wire logic pad_b_40_pad,
  inout wire logic pad_b_41_pad,
  inout wire logic pad_b_42_pad,
  inout wire logic pad_b_43_pad,
  inout wire logic pad_b_44_pad,
  inout wire logic pad_b_45_pad,
  inout wire logic pad_b_46_pad,
  inout wire logic pad_b_47_pad,
  inout wire logic pad_ot_spi_00_pad,
  inout wire logic pad_ot_spi_01_pad,
  inout wire logic pad_ot_spi_02_pad,
  inout wire logic pad_ot_spi_03_pad,
  input req_t config_req_i,
  output resp_t config_rsp_o
);

   mux_to_pads_t s_mux_to_pads;
   pads_to_mux_t s_pads_to_mux;

   alsaqr_periph_padframe_periphs_pads i_periphs_pads (
     .mux_to_pads_i(s_mux_to_pads),
     .pads_to_mux_o(s_pads_to_mux),
     .pad_a_00_pad,
     .pad_a_01_pad,
     .pad_a_02_pad,
     .pad_a_03_pad,
     .pad_a_04_pad,
     .pad_a_05_pad,
     .pad_a_06_pad,
     .pad_a_07_pad,
     .pad_a_08_pad,
     .pad_a_09_pad,
     .pad_a_10_pad,
     .pad_a_11_pad,
     .pad_a_12_pad,
     .pad_a_13_pad,
     .pad_a_14_pad,
     .pad_a_15_pad,
     .pad_a_16_pad,
     .pad_a_17_pad,
     .pad_a_18_pad,
     .pad_a_19_pad,
     .pad_a_20_pad,
     .pad_a_21_pad,
     .pad_a_22_pad,
     .pad_a_23_pad,
     .pad_a_24_pad,
     .pad_a_25_pad,
     .pad_a_26_pad,
     .pad_a_27_pad,
     .pad_a_28_pad,
     .pad_a_29_pad,
     .pad_b_00_pad,
     .pad_b_01_pad,
     .pad_b_02_pad,
     .pad_b_03_pad,
     .pad_b_04_pad,
     .pad_b_05_pad,
     .pad_b_06_pad,
     .pad_b_07_pad,
     .pad_b_08_pad,
     .pad_b_09_pad,
     .pad_b_10_pad,
     .pad_b_11_pad,
     .pad_b_12_pad,
     .pad_b_13_pad,
     .pad_b_14_pad,
     .pad_b_15_pad,
     .pad_b_16_pad,
     .pad_b_17_pad,
     .pad_b_18_pad,
     .pad_b_19_pad,
     .pad_b_20_pad,
     .pad_b_21_pad,
     .pad_b_22_pad,
     .pad_b_23_pad,
     .pad_b_24_pad,
     .pad_b_25_pad,
     .pad_b_26_pad,
     .pad_b_27_pad,
     .pad_b_28_pad,
     .pad_b_29_pad,
     .pad_b_30_pad,
     .pad_b_31_pad,
     .pad_b_32_pad,
     .pad_b_33_pad,
     .pad_b_34_pad,
     .pad_b_35_pad,
     .pad_b_36_pad,
     .pad_b_37_pad,
     .pad_b_38_pad,
     .pad_b_39_pad,
     .pad_b_40_pad,
     .pad_b_41_pad,
     .pad_b_42_pad,
     .pad_b_43_pad,
     .pad_b_44_pad,
     .pad_b_45_pad,
     .pad_b_46_pad,
     .pad_b_47_pad,
     .pad_ot_spi_00_pad,
     .pad_ot_spi_01_pad,
     .pad_ot_spi_02_pad,
     .pad_ot_spi_03_pad

  );

   alsaqr_periph_padframe_periphs_muxer #(
     .req_t(req_t),
     .resp_t(resp_t)
   )i_periphs_muxer (
     .clk_i,
     .rst_ni,
     .port_signals_soc2pad_i,
     .port_signals_pad2soc_o,
     .mux_to_pads_o(s_mux_to_pads),
     .pads_to_mux_i(s_pads_to_mux),
     // Configuration interface using register_interface protocol
     .config_req_i,
     .config_rsp_o
   );

endmodule : alsaqr_periph_padframe_periphs
