5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd dly_assign1.4.vcd -o dly_assign1.4.cdd -v dly_assign1.4.v
3 0 $root $root NA 0 0
3 0 main main dly_assign1.4.v 1 28
2 1 6 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 6 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 3 6 10002 2 2c 2100a 1 2 32 2 aa aa aa aa aa aa aa aa
2 4 7 50008 1 0 20004 0 0 1 4 0
2 5 7 10001 0 1 400 0 0 a
2 6 7 10008 1 37 6 4 5
2 7 8 240024 1 1 8 0 0 b
2 8 8 210021 2 1 c 0 0 e
2 9 8 210021 0 2a 20000 0 0 1 2 2
2 10 8 210021 2 29 20008 8 9 1 2 2
2 11 8 1c001c 1 1 4 0 0 d
2 12 8 14001a 0 2a 20000 0 0 1 2 2
2 13 8 14001c 1 28 20000 11 12 1 2 2
2 14 8 f000f 2 1 4 0 0 c
2 15 8 7000d 0 2a 20000 0 0 1 2 2
2 16 8 7000f 2 27 20000 14 15 1 2 2
2 17 8 7001c 2 2b 20000 13 16 1 2 2
2 18 8 70021 2 2b 20008 10 17 1 2 2
2 19 8 50024 2 56 20000 7 18 1 2 2
2 20 8 10001 0 1 400 0 0 a
2 21 8 10024 3 55 2 19 20
2 22 12 50008 1 0 20008 0 0 1 4 1
2 23 12 10001 0 1 400 0 0 b
2 24 12 10008 1 37 100a 22 23
2 25 13 50008 1 0 20004 0 0 1 4 0
2 26 13 10001 0 1 400 0 0 c
2 27 13 10008 1 37 6 25 26
2 28 14 50008 1 0 20004 0 0 1 4 0
2 29 14 10001 0 1 400 0 0 d
2 30 14 10008 1 37 6 28 29
2 31 15 c000f 1 0 20004 0 0 1 4 0
2 32 15 80008 0 1 400 0 0 e
2 33 15 8000f 1 37 6 31 32
2 34 16 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 35 16 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 36 16 10003 3 2c 2000a 34 35 32 2 aa aa aa aa aa aa aa aa
2 37 17 50008 1 0 20008 0 0 1 4 1
2 38 17 10001 0 1 400 0 0 e
2 39 17 10008 1 37 a 37 38
2 40 18 50008 1 0 20004 0 0 1 4 0
2 41 18 10001 0 1 400 0 0 c
2 42 18 10008 1 37 6 40 41
1 a 3 830004 1 0 0 0 1 1 102
1 b 3 830007 1 0 0 0 1 1 2
1 c 3 83000a 1 0 0 0 1 1 2
1 d 3 83000d 1 0 0 0 1 1 2
1 e 3 830010 1 0 0 0 1 1 102
4 21 0 0
4 6 21 21
4 3 6 0
4 42 0 0
4 39 42 42
4 36 39 0
4 33 36 36
4 30 33 33
4 27 30 30
4 24 27 27
