--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf cpu.ucf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: unit_dcm/XLXI_1/CLKIN
  Logical resource: unit_dcm/XLXI_1/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_in_IBUFG
--------------------------------------------------------------------------------
Slack: 6.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: unit_dcm/XLXI_1/CLKIN
  Logical resource: unit_dcm/XLXI_1/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_in_IBUFG
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: unit_dcm/XLXI_1/CLKIN
  Logical resource: unit_dcm/XLXI_1/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_in_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk1 = PERIOD TIMEGRP "clk1" TS_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43467 paths analyzed, 1585 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.574ns.
--------------------------------------------------------------------------------

Paths for end point unit_cpu/DSDinA_30 (SLICE_X39Y60.F2), 2409 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_cpu/Mmult_MulResult_submult_0 (MULT)
  Destination:          unit_cpu/DSDinA_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.554ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.104 - 0.124)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_cpu/Mmult_MulResult_submult_0 to unit_cpu/DSDinA_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P17   Tmsckp_AB             4.962   unit_cpu/Mmult_MulResult_submult_0
                                                       unit_cpu/Mmult_MulResult_submult_0
    SLICE_X25Y54.F2      net (fanout=1)        1.183   unit_cpu/Mmult_MulResult_submult_0_P_to_Adder_A_17
    SLICE_X25Y54.COUT    Topcyf                1.162   unit_cpu/Mmult_MulResult_submult_0_17
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_lut<17>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<17>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<18>
    SLICE_X25Y55.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_submult_00_Madd_cy<18>
    SLICE_X25Y55.COUT    Tbyp                  0.118   unit_cpu/Mmult_MulResult_submult_0_19
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<19>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<20>
    SLICE_X25Y56.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_submult_00_Madd_cy<20>
    SLICE_X25Y56.X       Tcinx                 0.462   unit_cpu/Mmult_MulResult_submult_0_21
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_xor<21>
    SLICE_X29Y56.F2      net (fanout=1)        0.687   unit_cpu/Mmult_MulResult_submult_0_21
    SLICE_X29Y56.COUT    Topcyf                1.162   unit_cpu/MulResult<21>
                                                       unit_cpu/Mmult_MulResult_Madd_lut<21>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<21>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<22>
    SLICE_X29Y57.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_Madd_cy<22>
    SLICE_X29Y57.COUT    Tbyp                  0.118   unit_cpu/MulResult<23>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<23>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<24>
    SLICE_X29Y58.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_Madd_cy<24>
    SLICE_X29Y58.COUT    Tbyp                  0.118   unit_cpu/MulResult<25>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<25>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<26>
    SLICE_X29Y59.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_Madd_cy<26>
    SLICE_X29Y59.COUT    Tbyp                  0.118   unit_cpu/MulResult<27>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<27>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<28>
    SLICE_X29Y60.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_Madd_cy<28>
    SLICE_X29Y60.Y       Tciny                 0.869   unit_cpu/MulResult<29>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<29>
                                                       unit_cpu/Mmult_MulResult_Madd_xor<30>
    SLICE_X39Y60.F2      net (fanout=1)        0.758   unit_cpu/MulResult<30>
    SLICE_X39Y60.CLK     Tfck                  0.837   unit_cpu/DSDinA<30>
                                                       unit_cpu/DSDinA_mux0001<30>117
                                                       unit_cpu/DSDinA_30
    -------------------------------------------------  ---------------------------
    Total                                     12.554ns (9.926ns logic, 2.628ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_cpu/Mmult_MulResult_submult_0 (MULT)
  Destination:          unit_cpu/DSDinA_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.554ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.104 - 0.124)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_cpu/Mmult_MulResult_submult_0 to unit_cpu/DSDinA_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P17   Tmsckp_AB             4.962   unit_cpu/Mmult_MulResult_submult_0
                                                       unit_cpu/Mmult_MulResult_submult_0
    SLICE_X25Y54.F2      net (fanout=1)        1.183   unit_cpu/Mmult_MulResult_submult_0_P_to_Adder_A_17
    SLICE_X25Y54.COUT    Topcyf                1.162   unit_cpu/Mmult_MulResult_submult_0_17
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_lut<17>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<17>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<18>
    SLICE_X25Y55.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_submult_00_Madd_cy<18>
    SLICE_X25Y55.COUT    Tbyp                  0.118   unit_cpu/Mmult_MulResult_submult_0_19
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<19>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<20>
    SLICE_X25Y56.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_submult_00_Madd_cy<20>
    SLICE_X25Y56.COUT    Tbyp                  0.118   unit_cpu/Mmult_MulResult_submult_0_21
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<21>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<22>
    SLICE_X25Y57.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_submult_00_Madd_cy<22>
    SLICE_X25Y57.COUT    Tbyp                  0.118   unit_cpu/Mmult_MulResult_submult_0_23
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<23>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<24>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_submult_00_Madd_cy<24>
    SLICE_X25Y58.X       Tcinx                 0.462   unit_cpu/Mmult_MulResult_submult_0_25
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_xor<25>
    SLICE_X29Y58.F2      net (fanout=1)        0.687   unit_cpu/Mmult_MulResult_submult_0_25
    SLICE_X29Y58.COUT    Topcyf                1.162   unit_cpu/MulResult<25>
                                                       unit_cpu/Mmult_MulResult_Madd_lut<25>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<25>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<26>
    SLICE_X29Y59.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_Madd_cy<26>
    SLICE_X29Y59.COUT    Tbyp                  0.118   unit_cpu/MulResult<27>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<27>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<28>
    SLICE_X29Y60.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_Madd_cy<28>
    SLICE_X29Y60.Y       Tciny                 0.869   unit_cpu/MulResult<29>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<29>
                                                       unit_cpu/Mmult_MulResult_Madd_xor<30>
    SLICE_X39Y60.F2      net (fanout=1)        0.758   unit_cpu/MulResult<30>
    SLICE_X39Y60.CLK     Tfck                  0.837   unit_cpu/DSDinA<30>
                                                       unit_cpu/DSDinA_mux0001<30>117
                                                       unit_cpu/DSDinA_30
    -------------------------------------------------  ---------------------------
    Total                                     12.554ns (9.926ns logic, 2.628ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_cpu/Mmult_MulResult_submult_0 (MULT)
  Destination:          unit_cpu/DSDinA_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.531ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.104 - 0.124)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_cpu/Mmult_MulResult_submult_0 to unit_cpu/DSDinA_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y6.P20   Tmsckp_AB             4.962   unit_cpu/Mmult_MulResult_submult_0
                                                       unit_cpu/Mmult_MulResult_submult_0
    SLICE_X25Y55.G4      net (fanout=1)        1.439   unit_cpu/Mmult_MulResult_submult_0_P_to_Adder_A_20
    SLICE_X25Y55.COUT    Topcyg                1.001   unit_cpu/Mmult_MulResult_submult_0_19
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_lut<20>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<20>
    SLICE_X25Y56.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_submult_00_Madd_cy<20>
    SLICE_X25Y56.COUT    Tbyp                  0.118   unit_cpu/Mmult_MulResult_submult_0_21
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<21>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<22>
    SLICE_X25Y57.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_submult_00_Madd_cy<22>
    SLICE_X25Y57.COUT    Tbyp                  0.118   unit_cpu/Mmult_MulResult_submult_0_23
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<23>
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_cy<24>
    SLICE_X25Y58.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_submult_00_Madd_cy<24>
    SLICE_X25Y58.X       Tcinx                 0.462   unit_cpu/Mmult_MulResult_submult_0_25
                                                       unit_cpu/Mmult_MulResult_submult_00_Madd_xor<25>
    SLICE_X29Y58.F2      net (fanout=1)        0.687   unit_cpu/Mmult_MulResult_submult_0_25
    SLICE_X29Y58.COUT    Topcyf                1.162   unit_cpu/MulResult<25>
                                                       unit_cpu/Mmult_MulResult_Madd_lut<25>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<25>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<26>
    SLICE_X29Y59.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_Madd_cy<26>
    SLICE_X29Y59.COUT    Tbyp                  0.118   unit_cpu/MulResult<27>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<27>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<28>
    SLICE_X29Y60.CIN     net (fanout=1)        0.000   unit_cpu/Mmult_MulResult_Madd_cy<28>
    SLICE_X29Y60.Y       Tciny                 0.869   unit_cpu/MulResult<29>
                                                       unit_cpu/Mmult_MulResult_Madd_cy<29>
                                                       unit_cpu/Mmult_MulResult_Madd_xor<30>
    SLICE_X39Y60.F2      net (fanout=1)        0.758   unit_cpu/MulResult<30>
    SLICE_X39Y60.CLK     Tfck                  0.837   unit_cpu/DSDinA<30>
                                                       unit_cpu/DSDinA_mux0001<30>117
                                                       unit_cpu/DSDinA_30
    -------------------------------------------------  ---------------------------
    Total                                     12.531ns (9.647ns logic, 2.884ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Paths for end point unit_cpu/DSDinA_27 (SLICE_X39Y57.F1), 429 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_cpu/Mram_CodeMemory.B (RAM)
  Destination:          unit_cpu/DSDinA_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.521ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.087 - 0.097)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_cpu/Mram_CodeMemory.B to unit_cpu/DSDinA_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOPB0    Tbcko                 2.812   unit_cpu/Mram_CodeMemory
                                                       unit_cpu/Mram_CodeMemory.B
    SLICE_X46Y48.G3      net (fanout=24)       1.171   unit_cpu/CodeDoutB<8>
    SLICE_X46Y48.Y       Tilo                  0.759   unit_cpu/N14
                                                       unit_cpu/DSDinA_or000011
    SLICE_X46Y49.G4      net (fanout=10)       0.174   unit_cpu/N7
    SLICE_X46Y49.Y       Tilo                  0.759   unit_cpu/N0
                                                       unit_cpu/DSDinA_cmp_eq000511
    SLICE_X50Y50.G2      net (fanout=19)       0.769   unit_cpu/N17
    SLICE_X50Y50.Y       Tilo                  0.759   unit_cpu/DSDinA_or0003103
                                                       unit_cpu/DSDinA_or0003101
    SLICE_X50Y50.F4      net (fanout=1)        0.023   unit_cpu/DSDinA_or0003101/O
    SLICE_X50Y50.X       Tilo                  0.759   unit_cpu/DSDinA_or0003103
                                                       unit_cpu/DSDinA_or0003103
    SLICE_X48Y50.G1      net (fanout=2)        0.453   unit_cpu/DSDinA_or0003103
    SLICE_X48Y50.Y       Tilo                  0.759   unit_cpu/DSDinA_mux0001<25>5
                                                       unit_cpu/DSDinA_or0003128
    SLICE_X39Y57.G4      net (fanout=30)       1.307   unit_cpu/DSDinA_or0003
    SLICE_X39Y57.Y       Tilo                  0.704   unit_cpu/DSDinA<27>
                                                       unit_cpu/DSDinA_mux0001<27>5
    SLICE_X39Y57.F1      net (fanout=1)        0.476   unit_cpu/DSDinA_mux0001<27>5/O
    SLICE_X39Y57.CLK     Tfck                  0.837   unit_cpu/DSDinA<27>
                                                       unit_cpu/DSDinA_mux0001<27>117
                                                       unit_cpu/DSDinA_27
    -------------------------------------------------  ---------------------------
    Total                                     12.521ns (8.148ns logic, 4.373ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_cpu/Mram_CodeMemory.B (RAM)
  Destination:          unit_cpu/DSDinA_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.401ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.087 - 0.097)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_cpu/Mram_CodeMemory.B to unit_cpu/DSDinA_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOPB0    Tbcko                 2.812   unit_cpu/Mram_CodeMemory
                                                       unit_cpu/Mram_CodeMemory.B
    SLICE_X46Y48.G3      net (fanout=24)       1.171   unit_cpu/CodeDoutB<8>
    SLICE_X46Y48.Y       Tilo                  0.759   unit_cpu/N14
                                                       unit_cpu/DSDinA_or000011
    SLICE_X45Y49.G3      net (fanout=10)       0.436   unit_cpu/N7
    SLICE_X45Y49.Y       Tilo                  0.704   unit_cpu/N71
                                                       unit_cpu/DSDinA_or000111
    SLICE_X51Y51.F3      net (fanout=5)        0.682   unit_cpu/N13
    SLICE_X51Y51.X       Tilo                  0.704   unit_cpu/DSDinA_cmp_eq00152
                                                       unit_cpu/DSDinA_cmp_eq00152_1
    SLICE_X49Y50.F3      net (fanout=1)        0.305   unit_cpu/DSDinA_cmp_eq00152
    SLICE_X49Y50.X       Tilo                  0.704   N134
                                                       unit_cpu/DSDinA_or0003111_SW0
    SLICE_X48Y50.G3      net (fanout=2)        0.041   N134
    SLICE_X48Y50.Y       Tilo                  0.759   unit_cpu/DSDinA_mux0001<25>5
                                                       unit_cpu/DSDinA_or0003128
    SLICE_X39Y57.G4      net (fanout=30)       1.307   unit_cpu/DSDinA_or0003
    SLICE_X39Y57.Y       Tilo                  0.704   unit_cpu/DSDinA<27>
                                                       unit_cpu/DSDinA_mux0001<27>5
    SLICE_X39Y57.F1      net (fanout=1)        0.476   unit_cpu/DSDinA_mux0001<27>5/O
    SLICE_X39Y57.CLK     Tfck                  0.837   unit_cpu/DSDinA<27>
                                                       unit_cpu/DSDinA_mux0001<27>117
                                                       unit_cpu/DSDinA_27
    -------------------------------------------------  ---------------------------
    Total                                     12.401ns (7.983ns logic, 4.418ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_cpu/Mram_CodeMemory.B (RAM)
  Destination:          unit_cpu/DSDinA_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.377ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.087 - 0.097)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_cpu/Mram_CodeMemory.B to unit_cpu/DSDinA_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOPB0    Tbcko                 2.812   unit_cpu/Mram_CodeMemory
                                                       unit_cpu/Mram_CodeMemory.B
    SLICE_X46Y48.G3      net (fanout=24)       1.171   unit_cpu/CodeDoutB<8>
    SLICE_X46Y48.Y       Tilo                  0.759   unit_cpu/N14
                                                       unit_cpu/DSDinA_or000011
    SLICE_X46Y49.G4      net (fanout=10)       0.174   unit_cpu/N7
    SLICE_X46Y49.Y       Tilo                  0.759   unit_cpu/N0
                                                       unit_cpu/DSDinA_cmp_eq000511
    SLICE_X51Y50.F3      net (fanout=19)       0.680   unit_cpu/N17
    SLICE_X51Y50.X       Tilo                  0.704   N182
                                                       unit_cpu/DSDinA_or000382_SW0
    SLICE_X50Y50.F3      net (fanout=1)        0.023   N182
    SLICE_X50Y50.X       Tilo                  0.759   unit_cpu/DSDinA_or0003103
                                                       unit_cpu/DSDinA_or0003103
    SLICE_X48Y50.G1      net (fanout=2)        0.453   unit_cpu/DSDinA_or0003103
    SLICE_X48Y50.Y       Tilo                  0.759   unit_cpu/DSDinA_mux0001<25>5
                                                       unit_cpu/DSDinA_or0003128
    SLICE_X39Y57.G4      net (fanout=30)       1.307   unit_cpu/DSDinA_or0003
    SLICE_X39Y57.Y       Tilo                  0.704   unit_cpu/DSDinA<27>
                                                       unit_cpu/DSDinA_mux0001<27>5
    SLICE_X39Y57.F1      net (fanout=1)        0.476   unit_cpu/DSDinA_mux0001<27>5/O
    SLICE_X39Y57.CLK     Tfck                  0.837   unit_cpu/DSDinA<27>
                                                       unit_cpu/DSDinA_mux0001<27>117
                                                       unit_cpu/DSDinA_27
    -------------------------------------------------  ---------------------------
    Total                                     12.377ns (8.093ns logic, 4.284ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point unit_cpu/DSDinA_29 (SLICE_X41Y58.F4), 469 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_cpu/Mram_CodeMemory.B (RAM)
  Destination:          unit_cpu/DSDinA_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.461ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.079 - 0.097)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_cpu/Mram_CodeMemory.B to unit_cpu/DSDinA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOPB0    Tbcko                 2.812   unit_cpu/Mram_CodeMemory
                                                       unit_cpu/Mram_CodeMemory.B
    SLICE_X46Y48.G3      net (fanout=24)       1.171   unit_cpu/CodeDoutB<8>
    SLICE_X46Y48.Y       Tilo                  0.759   unit_cpu/N14
                                                       unit_cpu/DSDinA_or000011
    SLICE_X45Y49.G3      net (fanout=10)       0.436   unit_cpu/N7
    SLICE_X45Y49.Y       Tilo                  0.704   unit_cpu/N71
                                                       unit_cpu/DSDinA_or000111
    SLICE_X43Y49.G4      net (fanout=5)        0.418   unit_cpu/N13
    SLICE_X43Y49.Y       Tilo                  0.704   unit_cpu/DSDinA_mux0001<25>27
                                                       unit_cpu/DSDinA_cmp_eq00171
    SLICE_X41Y47.F4      net (fanout=37)       0.568   unit_cpu/DSDinA_cmp_eq0017
    SLICE_X41Y47.X       Tilo                  0.704   unit_cpu/DSDinA_mux0001<29>27
                                                       unit_cpu/DSDinA_mux0001<29>27
    SLICE_X40Y48.F3      net (fanout=1)        0.313   unit_cpu/DSDinA_mux0001<29>27
    SLICE_X40Y48.X       Tilo                  0.759   unit_cpu/DSDinA_mux0001<29>41
                                                       unit_cpu/DSDinA_mux0001<29>41
    SLICE_X41Y56.G4      net (fanout=1)        0.532   unit_cpu/DSDinA_mux0001<29>41
    SLICE_X41Y56.Y       Tilo                  0.704   N92
                                                       unit_cpu/DSDinA_mux0001<29>81
    SLICE_X41Y56.F3      net (fanout=1)        0.023   unit_cpu/DSDinA_mux0001<29>81/O
    SLICE_X41Y56.X       Tilo                  0.704   N92
                                                       unit_cpu/DSDinA_mux0001<29>105_SW0
    SLICE_X41Y58.F4      net (fanout=1)        0.313   N92
    SLICE_X41Y58.CLK     Tfck                  0.837   unit_cpu/DSDinA<29>
                                                       unit_cpu/DSDinA_mux0001<29>117
                                                       unit_cpu/DSDinA_29
    -------------------------------------------------  ---------------------------
    Total                                     12.461ns (8.687ns logic, 3.774ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_cpu/Mram_CodeMemory.B (RAM)
  Destination:          unit_cpu/DSDinA_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.402ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.079 - 0.097)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_cpu/Mram_CodeMemory.B to unit_cpu/DSDinA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOPB0    Tbcko                 2.812   unit_cpu/Mram_CodeMemory
                                                       unit_cpu/Mram_CodeMemory.B
    SLICE_X46Y48.G3      net (fanout=24)       1.171   unit_cpu/CodeDoutB<8>
    SLICE_X46Y48.Y       Tilo                  0.759   unit_cpu/N14
                                                       unit_cpu/DSDinA_or000011
    SLICE_X46Y45.F4      net (fanout=10)       0.367   unit_cpu/N7
    SLICE_X46Y45.X       Tilo                  0.759   unit_cpu/DSDinA_mux0002
                                                       unit_cpu/DSDinA_mux00022
    SLICE_X47Y54.F3      net (fanout=33)       1.676   unit_cpu/DSDinA_mux0002
    SLICE_X47Y54.COUT    Topcyf                1.162   unit_cpu/DSDinA_addsub0000<20>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_lut<20>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_cy<20>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_cy<21>
    SLICE_X47Y55.CIN     net (fanout=1)        0.000   unit_cpu/Maddsub_DSDinA_addsub0000_cy<21>
    SLICE_X47Y55.COUT    Tbyp                  0.118   unit_cpu/DSDinA_addsub0000<22>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_cy<22>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_cy<23>
    SLICE_X47Y56.CIN     net (fanout=1)        0.000   unit_cpu/Maddsub_DSDinA_addsub0000_cy<23>
    SLICE_X47Y56.COUT    Tbyp                  0.118   unit_cpu/DSDinA_addsub0000<24>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_cy<24>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_cy<25>
    SLICE_X47Y57.CIN     net (fanout=1)        0.000   unit_cpu/Maddsub_DSDinA_addsub0000_cy<25>
    SLICE_X47Y57.COUT    Tbyp                  0.118   unit_cpu/DSDinA_addsub0000<26>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_cy<26>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_cy<27>
    SLICE_X47Y58.CIN     net (fanout=1)        0.000   unit_cpu/Maddsub_DSDinA_addsub0000_cy<27>
    SLICE_X47Y58.Y       Tciny                 0.869   unit_cpu/DSDinA_addsub0000<28>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_cy<28>
                                                       unit_cpu/Maddsub_DSDinA_addsub0000_xor<29>
    SLICE_X41Y56.F4      net (fanout=1)        0.619   unit_cpu/DSDinA_addsub0000<29>
    SLICE_X41Y56.X       Tilo                  0.704   N92
                                                       unit_cpu/DSDinA_mux0001<29>105_SW0
    SLICE_X41Y58.F4      net (fanout=1)        0.313   N92
    SLICE_X41Y58.CLK     Tfck                  0.837   unit_cpu/DSDinA<29>
                                                       unit_cpu/DSDinA_mux0001<29>117
                                                       unit_cpu/DSDinA_29
    -------------------------------------------------  ---------------------------
    Total                                     12.402ns (8.256ns logic, 4.146ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_cpu/Mram_CodeMemory.B (RAM)
  Destination:          unit_cpu/DSDinA_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.336ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.079 - 0.097)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_cpu/Mram_CodeMemory.B to unit_cpu/DSDinA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOPB0    Tbcko                 2.812   unit_cpu/Mram_CodeMemory
                                                       unit_cpu/Mram_CodeMemory.B
    SLICE_X46Y48.G3      net (fanout=24)       1.171   unit_cpu/CodeDoutB<8>
    SLICE_X46Y48.Y       Tilo                  0.759   unit_cpu/N14
                                                       unit_cpu/DSDinA_or000011
    SLICE_X46Y48.F4      net (fanout=10)       0.109   unit_cpu/N7
    SLICE_X46Y48.X       Tilo                  0.759   unit_cpu/N14
                                                       unit_cpu/DSDinA_or000021
    SLICE_X42Y51.G4      net (fanout=14)       0.763   unit_cpu/N14
    SLICE_X42Y51.Y       Tilo                  0.759   unit_cpu/DSDinA_mux0001<25>55
                                                       unit_cpu/DSDinA_cmp_eq00101_1
    SLICE_X42Y56.G1      net (fanout=7)        0.683   unit_cpu/DSDinA_cmp_eq00101
    SLICE_X42Y56.Y       Tilo                  0.759   unit_cpu/DSDinA_mux0001<29>58
                                                       unit_cpu/DSDinA_mux0001<29>55
    SLICE_X42Y56.F4      net (fanout=1)        0.023   unit_cpu/DSDinA_mux0001<29>55/O
    SLICE_X42Y56.X       Tilo                  0.759   unit_cpu/DSDinA_mux0001<29>58
                                                       unit_cpu/DSDinA_mux0001<29>58
    SLICE_X41Y56.G2      net (fanout=1)        0.399   unit_cpu/DSDinA_mux0001<29>58
    SLICE_X41Y56.Y       Tilo                  0.704   N92
                                                       unit_cpu/DSDinA_mux0001<29>81
    SLICE_X41Y56.F3      net (fanout=1)        0.023   unit_cpu/DSDinA_mux0001<29>81/O
    SLICE_X41Y56.X       Tilo                  0.704   N92
                                                       unit_cpu/DSDinA_mux0001<29>105_SW0
    SLICE_X41Y58.F4      net (fanout=1)        0.313   N92
    SLICE_X41Y58.CLK     Tfck                  0.837   unit_cpu/DSDinA<29>
                                                       unit_cpu/DSDinA_mux0001<29>117
                                                       unit_cpu/DSDinA_29
    -------------------------------------------------  ---------------------------
    Total                                     12.336ns (8.852ns logic, 3.484ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk1 = PERIOD TIMEGRP "clk1" TS_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point unit_cpu/Mram_DataStack28.SLICEM_G (SLICE_X36Y56.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit_cpu/DSDinA_27 (FF)
  Destination:          unit_cpu/Mram_DataStack28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.769ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.046 - 0.043)
  Source Clock:         clk rising at 12.500ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit_cpu/DSDinA_27 to unit_cpu/Mram_DataStack28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.XQ      Tcko                  0.473   unit_cpu/DSDinA<27>
                                                       unit_cpu/DSDinA_27
    SLICE_X36Y56.BY      net (fanout=3)        0.423   unit_cpu/DSDinA<27>
    SLICE_X36Y56.CLK     Tdh         (-Th)     0.127   unit_cpu/DSDoutB<27>
                                                       unit_cpu/Mram_DataStack28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.346ns logic, 0.423ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point unit_cpu/Mram_RetStack3 (SLICE_X36Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit_cpu/RSDinA_2 (FF)
  Destination:          unit_cpu/Mram_RetStack3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.040 - 0.037)
  Source Clock:         clk rising at 12.500ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit_cpu/RSDinA_2 to unit_cpu/Mram_RetStack3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.XQ      Tcko                  0.473   unit_cpu/RSDinA<2>
                                                       unit_cpu/RSDinA_2
    SLICE_X36Y65.BY      net (fanout=2)        0.428   unit_cpu/RSDinA<2>
    SLICE_X36Y65.CLK     Tdh         (-Th)     0.127   unit_cpu/_varindex0000<5>
                                                       unit_cpu/Mram_RetStack3
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.346ns logic, 0.428ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point unit_cpu/Mram_RetStack10 (SLICE_X36Y67.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit_cpu/RSDinA_9 (FF)
  Destination:          unit_cpu/Mram_RetStack10 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         clk rising at 12.500ns
  Destination Clock:    clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit_cpu/RSDinA_9 to unit_cpu/Mram_RetStack10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y67.YQ      Tcko                  0.470   unit_cpu/RSDinA<8>
                                                       unit_cpu/RSDinA_9
    SLICE_X36Y67.BY      net (fanout=2)        0.432   unit_cpu/RSDinA<9>
    SLICE_X36Y67.CLK     Tdh         (-Th)     0.127   unit_cpu/_varindex0000<0>
                                                       unit_cpu/Mram_RetStack10
    -------------------------------------------------  ---------------------------
    Total                                      0.775ns (0.343ns logic, 0.432ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk1 = PERIOD TIMEGRP "clk1" TS_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.333ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_A)
  Physical resource: unit_cpu/Mmult_MulResult_submult_01/CLK
  Logical resource: unit_cpu/Mmult_MulResult_submult_01/CLK
  Location pin: MULT18X18_X0Y7.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 8.333ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_B)
  Physical resource: unit_cpu/Mmult_MulResult_submult_0/CLK
  Logical resource: unit_cpu/Mmult_MulResult_submult_0/CLK
  Location pin: MULT18X18_X0Y6.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 8.333ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_B)
  Physical resource: unit_cpu/Mmult_MulResult_submult_1/CLK
  Logical resource: unit_cpu/Mmult_MulResult_submult_1/CLK
  Location pin: MULT18X18_X1Y6.CLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     12.500ns|      6.000ns|     12.574ns|            0|            2|            0|        43467|
| TS_clk1                       |     12.500ns|     12.574ns|          N/A|            2|            0|        43467|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   12.574|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 105  (Setup/Max: 105, Hold: 0)

Constraints cover 43467 paths, 0 nets, and 3845 connections

Design statistics:
   Minimum period:  12.574ns{1}   (Maximum frequency:  79.529MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 17 15:43:44 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 108 MB



