#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr  4 16:28:30 2018
# Process ID: 676
# Current directory: U:/vhdl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1820 U:\vhdl\VHDL_assignment.xpr
# Log file: U:/vhdl/vivado.log
# Journal file: U:/vhdl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/vhdl/VHDL_assignment.xpr
INFO: [Project 1-313] Project file moved from 'U:/Computer Arch/VHDL_assignment' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 832.355 ; gain = 107.387
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 896.641 ; gain = 64.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:37' bound to instance 'register_file' of component 'reg_file' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/datapath.vhd:79]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg00' of component 'reg' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:98]
INFO: [Synth 8-638] synthesizing module '\reg ' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg01' of component 'reg' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:105]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg02' of component 'reg' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:112]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg03' of component 'reg' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:119]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg04' of component 'reg' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:126]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg05' of component 'reg' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:133]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg06' of component 'reg' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:140]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg07' of component 'reg' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:147]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:36' bound to instance 'des_decoder_2to8' of component 'decoder_3to8' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:161]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'b_select_mux' of component 'mux8_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'a_select_mux' of component 'mux8_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:198]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_B' of component 'mux2_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:212]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (4#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
WARNING: [Synth 8-5640] Port 'v' is missing in component declaration [U:/vhdl/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'c' is missing in component declaration [U:/vhdl/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'n' is missing in component declaration [U:/vhdl/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'z_flag' is missing in component declaration [U:/vhdl/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
INFO: [Synth 8-3491] module 'function_unit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:34' bound to instance 'fu' of component 'function_unit' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/datapath.vhd:100]
INFO: [Synth 8-638] synthesizing module 'function_unit' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'arithmetic_logic_unit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:34' bound to instance 'alu' of component 'arithmetic_logic_unit' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'arithmetic_logic_unit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'arithmetic_circuit_16bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:34' bound to instance 'ac' of component 'arithmetic_circuit_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'arithmetic_circuit_mux' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:36' bound to instance 'mux' of component 'arithmetic_circuit_mux' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_mux' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_mux' (6#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder_16' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder_16' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder_16' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit0' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:50]
INFO: [Synth 8-638] synthesizing module 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (7#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit1' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit2' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit3' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit4' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit5' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:81]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit6' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:87]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit7' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:93]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit8' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit9' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:106]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit10' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:112]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit11' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:118]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit12' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:125]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit13' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:131]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit14' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:137]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit15' of component 'full_adder' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder_16' (8#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_16bit' (9#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'logic_unit_16bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:34' bound to instance 'lu' of component 'logic_unit_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'logic_unit_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mux' of component 'mux4_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (10#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'logic_unit_16bit' (11#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_logic_unit' (12#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'shifter_unit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:34' bound to instance 'shifter' of component 'shifter_unit' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:96]
INFO: [Synth 8-638] synthesizing module 'shifter_unit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux0' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux3_1bit' (13#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux1' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:58]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux2' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:66]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux3' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:74]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux4' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:82]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux5' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:90]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux6' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:98]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux7' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:106]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux8' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:114]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux9' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:122]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux10' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:130]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux11' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:138]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux12' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:146]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux13' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:154]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux14' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:162]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux15' of component 'mux3_1bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'shifter_unit' (14#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:106]
INFO: [Synth 8-3491] module 'flags' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/new/flags.vhd:34' bound to instance 'fl' of component 'flags' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
INFO: [Synth 8-638] synthesizing module 'flags' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flags' (15#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
WARNING: [Synth 8-3848] Net cin in module/entity function_unit does not have driver. [U:/vhdl/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'function_unit' (16#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/vhdl/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_d' of component 'mux2_16bit' [U:/vhdl/VHDL_assignment.srcs/sources_1/new/datapath.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [U:/vhdl/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
WARNING: [Synth 8-3331] design function_unit has unconnected port i_r
WARNING: [Synth 8-3331] design function_unit has unconnected port i_l
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 938.281 ; gain = 105.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fl:cin to constant 0 [U:/vhdl/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 938.281 ; gain = 105.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1303.691 ; gain = 471.336
95 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1303.691 ; gain = 471.336
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  4 16:59:08 2018...
