// Seed: 1377641258
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  genvar id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wand id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    output wire id_10,
    input supply0 id_11,
    input tri id_12,
    output wor id_13,
    input tri0 id_14,
    input uwire id_15,
    input wand id_16,
    output wire id_17,
    input wand id_18,
    input tri0 id_19,
    output tri0 id_20
);
  wire id_22;
  assign id_8 = id_0;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
  assign id_4 = id_0 != 1;
endmodule
