{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_Yoshi2_general.vh " "Source file: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_Yoshi2_general.vh has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1549116949108 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1549116949108 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_Yoshi2_general.vh " "Source file: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_Yoshi2_general.vh has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1549116949135 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1549116949135 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_Yoshi2_general.vh " "Source file: /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/rom_conversion/parameters/Parameters_Yoshi2_general.vh has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1549116949159 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1549116949159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549116950575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549116950578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  2 15:15:50 2019 " "Processing started: Sat Feb  2 15:15:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549116950578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116950578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Midi -c Midi " "Command: quartus_map --read_settings_files=on --write_settings_files=off Midi -c Midi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116950578 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116950761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549116950808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549116950808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Yoshi_0 " "Found entity 1: ROM_Yoshi_0" {  } { { "../modules/ROMs/ROM_Yoshi_0.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Yoshi2_0 " "Found entity 1: ROM_Yoshi2_0" {  } { { "../modules/ROMs/ROM_Yoshi2_0.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi2_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Mario_1 " "Found entity 1: ROM_Mario_1" {  } { { "../modules/ROMs/ROM_Mario_1.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Mario_0 " "Found entity 1: ROM_Mario_0" {  } { { "../modules/ROMs/ROM_Mario_0.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Mario_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_Yoshi " "Found entity 1: pll_Yoshi" {  } { { "../modules/PLLs/pll_Yoshi.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_Yoshi2 " "Found entity 1: pll_Yoshi2" {  } { { "../modules/PLLs/pll_Yoshi2.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Mario.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Mario.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_Mario " "Found entity 1: pll_Mario" {  } { { "../modules/PLLs/pll_Mario.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Mario.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_Yoshi " "Found entity 1: top_module_Yoshi" {  } { { "../modules/top_module_Yoshi.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_Yoshi2 " "Found entity 1: top_module_Yoshi2" {  } { { "../modules/top_module_Yoshi2.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_Mario " "Found entity 1: top_module_Mario" {  } { { "../modules/top_module_Mario.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Mario.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/reset_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/reset_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_unit " "Found entity 1: reset_unit" {  } { { "../modules/reset_unit.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/reset_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/delay_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/delay_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_unit " "Found entity 1: delay_unit" {  } { { "../modules/delay_unit.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/delay_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/playnote.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/playnote.v" { { "Info" "ISGN_ENTITY_NAME" "1 playnote " "Found entity 1: playnote" {  } { { "../modules/playnote.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/playnote.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module_Yoshi2 " "Elaborating entity \"top_module_Yoshi2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549116966292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top_module_Yoshi2.v(35) " "Verilog HDL assignment warning at top_module_Yoshi2.v(35): truncated value with size 32 to match size of target (8)" {  } { { "../modules/top_module_Yoshi2.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549116966295 "|top_module_Yoshi2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_Yoshi2 pll_Yoshi2:pll " "Elaborating entity \"pll_Yoshi2\" for hierarchy \"pll_Yoshi2:pll\"" {  } { { "../modules/top_module_Yoshi2.v" "pll" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_Yoshi2:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_Yoshi2:pll\|altpll:altpll_component\"" {  } { { "../modules/PLLs/pll_Yoshi2.v" "altpll_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_Yoshi2:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_Yoshi2:pll\|altpll:altpll_component\"" {  } { { "../modules/PLLs/pll_Yoshi2.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi2.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_Yoshi2:pll\|altpll:altpll_component " "Instantiated megafunction \"pll_Yoshi2:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 24 " "Parameter \"clk0_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 250 " "Parameter \"clk1_divide_by\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 7 " "Parameter \"clk1_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_Yoshi2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_Yoshi2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966384 ""}  } { { "../modules/PLLs/pll_Yoshi2.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/PLLs/pll_Yoshi2.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549116966384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_Yoshi2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_Yoshi2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_Yoshi2_altpll " "Found entity 1: pll_Yoshi2_altpll" {  } { { "db/pll_Yoshi2_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Yoshi2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_Yoshi2_altpll pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated " "Elaborating entity \"pll_Yoshi2_altpll\" for hierarchy \"pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playnote playnote:playnote\[0\].channel " "Elaborating entity \"playnote\" for hierarchy \"playnote:playnote\[0\].channel\"" {  } { { "../modules/top_module_Yoshi2.v" "playnote\[0\].channel" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_unit delay_unit:delay_unit\[0\].du " "Elaborating entity \"delay_unit\" for hierarchy \"delay_unit:delay_unit\[0\].du\"" {  } { { "../modules/top_module_Yoshi2.v" "delay_unit\[0\].du" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Yoshi2_0 ROM_Yoshi2_0:ns " "Elaborating entity \"ROM_Yoshi2_0\" for hierarchy \"ROM_Yoshi2_0:ns\"" {  } { { "../modules/top_module_Yoshi2.v" "ns" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_Yoshi2_0:ns\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_Yoshi2_0:ns\|altsyncram:altsyncram_component\"" {  } { { "../modules/ROMs/ROM_Yoshi2_0.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi2_0.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_Yoshi2_0:ns\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_Yoshi2_0:ns\|altsyncram:altsyncram_component\"" {  } { { "../modules/ROMs/ROM_Yoshi2_0.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi2_0.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_Yoshi2_0:ns\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_Yoshi2_0:ns\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../rom_conversion/mif/ROM_notes_Yoshi2_0.mif " "Parameter \"init_file\" = \"../../rom_conversion/mif/ROM_notes_Yoshi2_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 456 " "Parameter \"numwords_a\" = \"456\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549116966474 ""}  } { { "../modules/ROMs/ROM_Yoshi2_0.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/ROMs/ROM_Yoshi2_0.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549116966474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mfe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mfe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mfe1 " "Found entity 1: altsyncram_mfe1" {  } { { "db/altsyncram_mfe1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/altsyncram_mfe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549116966519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116966519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mfe1 ROM_Yoshi2_0:ns\|altsyncram:altsyncram_component\|altsyncram_mfe1:auto_generated " "Elaborating entity \"altsyncram_mfe1\" for hierarchy \"ROM_Yoshi2_0:ns\|altsyncram:altsyncram_component\|altsyncram_mfe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_unit reset_unit:ru " "Elaborating entity \"reset_unit\" for hierarchy \"reset_unit:ru\"" {  } { { "../modules/top_module_Yoshi2.v" "ru" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/top_module_Yoshi2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116966523 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "playnote:playnote\[0\].channel\|Ram0 " "RAM logic \"playnote:playnote\[0\].channel\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../modules/playnote.v" "Ram0" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/playnote.v" 236 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1549116966759 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1549116966759 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549116967102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549116967303 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116968787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Midi.sdc " "Synopsys Design Constraints File file not found: 'Midi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1549116968956 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1549116968957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1549116968958 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116968961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116968962 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1549116968962 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1549116968962 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116968963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116968963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        clk48 " "  20.833        clk48" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116968963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay_unit:delay_unit\[0\].du\|waiting " "   1.000 delay_unit:delay_unit\[0\].du\|waiting" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116968963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.998 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  99.998 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116968963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 744.035 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 744.035 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116968963 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116968963 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116968976 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1549116968995 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116968998 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1549116969005 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116969006 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top 24 " "Ignored 24 assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116969056 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549116969056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549116969199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549116969199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549116969236 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549116969236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549116969236 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549116969236 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1549116969236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549116969236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549116969247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  2 15:16:09 2019 " "Processing ended: Sat Feb  2 15:16:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549116969247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549116969247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549116969247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549116969247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1549116970407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549116970408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  2 15:16:09 2019 " "Processing started: Sat Feb  2 15:16:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549116970408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1549116970408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Midi -c Midi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Midi -c Midi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1549116970408 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1549116970468 ""}
{ "Info" "0" "" "Project  = Midi" {  } {  } 0 0 "Project  = Midi" 0 0 "Fitter" 0 0 1549116970469 ""}
{ "Info" "0" "" "Revision = Midi" {  } {  } 0 0 "Revision = Midi" 0 0 "Fitter" 0 0 1549116970469 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1549116970536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1549116970548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1549116970548 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Midi EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Midi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549116970555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549116970628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549116970628 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|wire_pll1_clk\[0\] 5 24 0 0 " "Implementing clock multiplication of 5, clock division of 24, and phase shift of 0 degrees (0 ps) for pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_Yoshi2_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Yoshi2_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1549116970693 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|wire_pll1_clk\[1\] 7 250 0 0 " "Implementing clock multiplication of 7, clock division of 250, and phase shift of 0 degrees (0 ps) for pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_Yoshi2_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Yoshi2_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1549116970693 ""}  } { { "db/pll_Yoshi2_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Yoshi2_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1549116970693 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1549116970774 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1549116970779 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549116970871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549116970871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549116970871 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1549116970871 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549116970875 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549116970875 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549116970875 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 708 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549116970875 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1549116970875 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549116970877 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1549116970885 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Midi.sdc " "Synopsys Design Constraints File file not found: 'Midi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1549116971328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549116971329 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549116971332 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1549116971336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1549116971336 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1549116971337 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1549116971337 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116971337 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116971337 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        clk48 " "  20.833        clk48" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116971337 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay_unit:delay_unit\[0\].du\|waiting " "   1.000 delay_unit:delay_unit\[0\].du\|waiting" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116971337 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.998 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  99.998 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116971337 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 744.035 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 744.035 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549116971337 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1549116971337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549116971396 ""}  } { { "db/pll_Yoshi2_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Yoshi2_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549116971396 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_Yoshi2:pll\|altpll:altpll_component\|pll_Yoshi2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549116971396 ""}  } { { "db/pll_Yoshi2_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Yoshi2_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549116971396 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "delay_unit:delay_unit\[0\].du\|waiting  " "Automatically promoted node delay_unit:delay_unit\[0\].du\|waiting " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549116971396 ""}  } { { "../modules/delay_unit.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/delay_unit.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549116971396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549116971619 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549116971620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549116971620 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549116971622 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549116971623 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1549116971623 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1549116971623 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549116971624 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549116971625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1549116971626 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549116971626 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1549116971646 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1549116971975 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_LEFT " "Node \"KEY_LEFT\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_LEFT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_RIGHT " "Node \"KEY_RIGHT\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_RIGHT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_START " "Node \"KEY_START\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_START" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_UP " "Node \"KEY_UP\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_UP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "an\[0\] " "Node \"an\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "an\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "an\[1\] " "Node \"an\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "an\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "an\[2\] " "Node \"an\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "an\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "an\[3\] " "Node \"an\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "an\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[0\] " "Node \"rgb\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[10\] " "Node \"rgb\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[11\] " "Node \"rgb\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[1\] " "Node \"rgb\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[2\] " "Node \"rgb\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[3\] " "Node \"rgb\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[4\] " "Node \"rgb\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[5\] " "Node \"rgb\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[6\] " "Node \"rgb\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[7\] " "Node \"rgb\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[8\] " "Node \"rgb\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[9\] " "Node \"rgb\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[0\] " "Node \"sseg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[1\] " "Node \"sseg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[2\] " "Node \"sseg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[3\] " "Node \"sseg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[4\] " "Node \"sseg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[5\] " "Node \"sseg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[6\] " "Node \"sseg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[7\] " "Node \"sseg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549116971987 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1549116971987 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549116971988 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1549116971994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549116972578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549116972653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549116972672 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549116973552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549116973552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549116973776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1549116974502 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549116974502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549116975741 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549116975868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549116975875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549116976046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549116976046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549116976213 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549116976599 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1549116976824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/output_files/Midi.fit.smsg " "Generated suppressed messages file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/output_files/Midi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549116976871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1137 " "Peak virtual memory: 1137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549116977184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  2 15:16:17 2019 " "Processing ended: Sat Feb  2 15:16:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549116977184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549116977184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549116977184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549116977184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1549116978421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549116978422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  2 15:16:18 2019 " "Processing started: Sat Feb  2 15:16:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549116978422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1549116978422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Midi -c Midi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Midi -c Midi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1549116978423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1549116978645 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1549116979032 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1549116979048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549116979134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  2 15:16:19 2019 " "Processing ended: Sat Feb  2 15:16:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549116979134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549116979134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549116979134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1549116979134 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1549116979303 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1549116980176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549116980178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  2 15:16:19 2019 " "Processing started: Sat Feb  2 15:16:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549116980178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Midi -c Midi " "Command: quartus_sta Midi -c Midi" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980178 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1549116980236 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top 24 " "Ignored 24 assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1549116980309 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980475 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Midi.sdc " "Synopsys Design Constraints File file not found: 'Midi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980691 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980691 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.833 -waveform \{0.000 10.416\} -name clk48 clk48 " "create_clock -period 20.833 -waveform \{0.000 10.416\} -name clk48 clk48" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1549116980693 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 5 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 5 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1549116980693 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -multiply_by 7 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -multiply_by 7 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1549116980693 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980693 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay_unit:delay_unit\[0\].du\|waiting delay_unit:delay_unit\[0\].du\|waiting " "create_clock -period 1.000 -name delay_unit:delay_unit\[0\].du\|waiting delay_unit:delay_unit\[0\].du\|waiting" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549116980694 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980694 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980697 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1549116980698 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549116980703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1549116980722 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.336 " "Worst-case setup slack is -8.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.336            -282.157 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.336            -282.157 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.586            -121.523 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.586            -121.523 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.602             -73.551 delay_unit:delay_unit\[0\].du\|waiting  " "   -2.602             -73.551 delay_unit:delay_unit\[0\].du\|waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 delay_unit:delay_unit\[0\].du\|waiting  " "    0.467               0.000 delay_unit:delay_unit\[0\].du\|waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.744               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -84.611 delay_unit:delay_unit\[0\].du\|waiting  " "   -3.201             -84.611 delay_unit:delay_unit\[0\].du\|waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.351               0.000 clk48  " "   10.351               0.000 clk48 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.689               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.689               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  371.738               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  371.738               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116980729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980729 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549116980781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116980805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1549116981111 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.502 " "Worst-case setup slack is -7.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.502            -253.176 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -7.502            -253.176 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.874            -108.239 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.874            -108.239 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.275             -64.043 delay_unit:delay_unit\[0\].du\|waiting  " "   -2.275             -64.043 delay_unit:delay_unit\[0\].du\|waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 delay_unit:delay_unit\[0\].du\|waiting  " "    0.420               0.000 delay_unit:delay_unit\[0\].du\|waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.691               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -84.611 delay_unit:delay_unit\[0\].du\|waiting  " "   -3.201             -84.611 delay_unit:delay_unit\[0\].du\|waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.360               0.000 clk48  " "   10.360               0.000 clk48 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.671               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.671               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  371.737               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  371.737               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981128 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549116981188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1549116981308 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.212 " "Worst-case setup slack is -3.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.212            -107.883 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.212            -107.883 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.176             -58.952 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.176             -58.952 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -8.623 delay_unit:delay_unit\[0\].du\|waiting  " "   -0.324              -8.623 delay_unit:delay_unit\[0\].du\|waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 delay_unit:delay_unit\[0\].du\|waiting  " "    0.191               0.000 delay_unit:delay_unit\[0\].du\|waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.280               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 delay_unit:delay_unit\[0\].du\|waiting  " "   -1.000             -35.000 delay_unit:delay_unit\[0\].du\|waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.011               0.000 clk48  " "   10.011               0.000 clk48 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.782               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.782               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  371.815               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  371.815               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549116981333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981770 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549116981831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  2 15:16:21 2019 " "Processing ended: Sat Feb  2 15:16:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549116981831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549116981831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549116981831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116981831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549116983069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549116983070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  2 15:16:22 2019 " "Processing started: Sat Feb  2 15:16:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549116983070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1549116983070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Midi -c Midi " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Midi -c Midi" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1549116983070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1549116983368 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Midi_8_1200mv_85c_slow.vo /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file Midi_8_1200mv_85c_slow.vo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1549116983604 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Midi_8_1200mv_0c_slow.vo /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file Midi_8_1200mv_0c_slow.vo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1549116983683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Midi_min_1200mv_0c_fast.vo /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file Midi_min_1200mv_0c_fast.vo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1549116983735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Midi.vo /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file Midi.vo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1549116983782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Midi_8_1200mv_85c_v_slow.sdo /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file Midi_8_1200mv_85c_v_slow.sdo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1549116983820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Midi_8_1200mv_0c_v_slow.sdo /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file Midi_8_1200mv_0c_v_slow.sdo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1549116983857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Midi_min_1200mv_0c_v_fast.sdo /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file Midi_min_1200mv_0c_v_fast.sdo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1549116983895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Midi_v.sdo /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/ simulation " "Generated file Midi_v.sdo in folder \"/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1549116983931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1046 " "Peak virtual memory: 1046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549116983961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  2 15:16:23 2019 " "Processing ended: Sat Feb  2 15:16:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549116983961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549116983961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549116983961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1549116983961 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1549116984139 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "TOP_LEVEL_ENTITY top_module_Yoshi2 top_module_Mario " "Assignment TOP_LEVEL_ENTITY changed value from top_module_Yoshi2 to top_module_Mario." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1549119753764 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "EDA Netlist Writer" 0 -1 1549119753764 ""}
