

================================================================
== Vivado HLS Report for 'kernel_seidel_2d'
================================================================
* Date:           Wed Aug  8 16:35:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       classic
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.288|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  1354605401|  1354605401|  1354605401|  1354605401|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------------+------------+----------+-----------+-----------+------+----------+
        |                 |         Latency         | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------------+------------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1354605400|  1354605400|  67730270|          -|          -|    20|    no    |
        | + Loop 1.1      |    67730268|    67730268|     67866|          -|          -|   998|    no    |
        |  ++ Loop 1.1.1  |       67864|       67864|        68|          -|          -|   998|    no    |
        +-----------------+------------+------------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|     363|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      3|    2693|    4023|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     453|
|Register         |        -|      -|     567|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      6|    3260|    4839|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|       1|       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |kernel_seidel_2d_bkb_U1  |kernel_seidel_2d_bkb  |        0|      3|   445|   781|
    |kernel_seidel_2d_cud_U2  |kernel_seidel_2d_cud  |        0|      0|  2248|  3242|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      3|  2693|  4023|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |kernel_seidel_2d_dEe_U3  |kernel_seidel_2d_dEe  |  i0 * i1  |
    |kernel_seidel_2d_dEe_U4  |kernel_seidel_2d_dEe  |  i0 * i1  |
    |kernel_seidel_2d_dEe_U5  |kernel_seidel_2d_dEe  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_205_p2        |     +    |      0|  0|  17|          10|           1|
    |j_1_fu_255_p2        |     +    |      0|  0|  17|          10|           1|
    |t_1_fu_179_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_16_fu_245_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_17_fu_288_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_18_fu_297_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_19_fu_265_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_20_fu_301_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_21_fu_305_p2     |     +    |      0|  0|  27|          20|          20|
    |tmp_4_fu_231_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_5_fu_221_p2      |     +    |      0|  0|  17|          10|           2|
    |tmp_6_fu_275_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_7_fu_284_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_fu_191_p2        |     +    |      0|  0|  17|          10|           2|
    |exitcond1_fu_185_p2  |   icmp   |      0|  0|  13|          10|           6|
    |exitcond2_fu_173_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_215_p2   |   icmp   |      0|  0|  13|          10|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 363|         250|         204|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |A_address0     |   33|          6|   20|        120|
    |A_address1     |   33|          6|   20|        120|
    |ap_NS_fsm      |  321|         72|    1|         72|
    |grp_fu_151_p0  |   15|          3|   64|        192|
    |grp_fu_151_p1  |   15|          3|   64|        192|
    |i_reg_128      |    9|          2|   10|         20|
    |j_reg_139      |    9|          2|   10|         20|
    |reg_160        |    9|          2|   64|        128|
    |t_reg_117      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  453|         98|  258|        874|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |A_addr_4_reg_436    |  20|   0|   20|          0|
    |A_load_1_reg_405    |  64|   0|   64|          0|
    |ap_CS_fsm           |  71|   0|   71|          0|
    |i_1_reg_368         |  10|   0|   10|          0|
    |i_reg_128           |  10|   0|   10|          0|
    |j_1_reg_410         |  10|   0|   10|          0|
    |j_reg_139           |  10|   0|   10|          0|
    |reg_160             |  64|   0|   64|          0|
    |reg_167             |  64|   0|   64|          0|
    |t_1_reg_346         |   5|   0|    5|          0|
    |t_reg_117           |   5|   0|    5|          0|
    |tmp_15_reg_477      |  64|   0|   64|          0|
    |tmp_18_reg_442      |  20|   0|   20|          0|
    |tmp_1_reg_361       |  20|   0|   20|          0|
    |tmp_20_reg_447      |  20|   0|   20|          0|
    |tmp_21_reg_452      |  20|   0|   20|          0|
    |tmp_2_reg_373       |  20|   0|   20|          0|
    |tmp_6_cast_reg_383  |  10|   0|   20|         10|
    |tmp_7_cast_reg_394  |  10|   0|   20|         10|
    |tmp_7_reg_431       |  20|   0|   20|          0|
    |tmp_cast_reg_415    |  10|   0|   20|         10|
    |tmp_s_reg_354       |  20|   0|   20|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 567|   0|  597|         30|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_start    |  in |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_done     | out |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_idle     | out |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|ap_ready    | out |    1| ap_ctrl_hs | kernel_seidel_2d | return value |
|tsteps      |  in |   32|   ap_none  |      tsteps      |    scalar    |
|n           |  in |   32|   ap_none  |         n        |    scalar    |
|A_address0  | out |   20|  ap_memory |         A        |     array    |
|A_ce0       | out |    1|  ap_memory |         A        |     array    |
|A_q0        |  in |   64|  ap_memory |         A        |     array    |
|A_address1  | out |   20|  ap_memory |         A        |     array    |
|A_ce1       | out |    1|  ap_memory |         A        |     array    |
|A_we1       | out |    1|  ap_memory |         A        |     array    |
|A_d1        | out |   64|  ap_memory |         A        |     array    |
|A_q1        |  in |   64|  ap_memory |         A        |     array    |
+------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tsteps) nounwind, !map !16"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !22"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %A) nounwind, !map !26"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @kernel_seidel_2d_str) nounwind"   --->   Operation 75 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.06ns)   --->   "br label %.loopexit" [classic/seidel-2d.cpp:44]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%t = phi i5 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 77 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.11ns)   --->   "%exitcond2 = icmp eq i5 %t, -12" [classic/seidel-2d.cpp:44]   --->   Operation 78 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 79 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.33ns)   --->   "%t_1 = add i5 %t, 1" [classic/seidel-2d.cpp:44]   --->   Operation 80 'add' 't_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [classic/seidel-2d.cpp:44]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.06ns)   --->   "br label %.preheader3" [classic/seidel-2d.cpp:45]   --->   Operation 82 'br' <Predicate = (!exitcond2)> <Delay = 1.06>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [classic/seidel-2d.cpp:52]   --->   Operation 83 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.20>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_1, %.preheader3.loopexit ], [ 1, %.preheader3.preheader ]"   --->   Operation 84 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.29ns)   --->   "%exitcond1 = icmp eq i10 %i, -25" [classic/seidel-2d.cpp:45]   --->   Operation 85 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 86 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [classic/seidel-2d.cpp:45]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.41ns)   --->   "%tmp = add i10 %i, -1" [classic/seidel-2d.cpp:47]   --->   Operation 88 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i10 %tmp to i20" [classic/seidel-2d.cpp:47]   --->   Operation 89 'zext' 'tmp_1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (5.79ns)   --->   "%tmp_s = mul i20 %tmp_1_cast, 1000" [classic/seidel-2d.cpp:47]   --->   Operation 90 'mul' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i10 %i to i20" [classic/seidel-2d.cpp:47]   --->   Operation 91 'zext' 'tmp_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (5.79ns)   --->   "%tmp_1 = mul i20 %tmp_2_cast, 1000" [classic/seidel-2d.cpp:47]   --->   Operation 92 'mul' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (1.41ns)   --->   "%i_1 = add i10 %i, 1" [classic/seidel-2d.cpp:47]   --->   Operation 93 'add' 'i_1' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %i_1 to i20" [classic/seidel-2d.cpp:47]   --->   Operation 94 'zext' 'tmp_4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (5.79ns)   --->   "%tmp_2 = mul i20 %tmp_4_cast, 1000" [classic/seidel-2d.cpp:47]   --->   Operation 95 'mul' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (1.06ns)   --->   "br label %.preheader" [classic/seidel-2d.cpp:46]   --->   Operation 96 'br' <Predicate = (!exitcond1)> <Delay = 1.06>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 97 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.64>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %1 ], [ 1, %.preheader.preheader ]"   --->   Operation 98 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %j, -25" [classic/seidel-2d.cpp:46]   --->   Operation 99 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [classic/seidel-2d.cpp:46]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.41ns)   --->   "%tmp_5 = add i10 %j, -1" [classic/seidel-2d.cpp:47]   --->   Operation 102 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i10 %tmp_5 to i20" [classic/seidel-2d.cpp:47]   --->   Operation 103 'zext' 'tmp_6_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.56ns)   --->   "%tmp_4 = add i20 %tmp_s, %tmp_6_cast" [classic/seidel-2d.cpp:47]   --->   Operation 104 'add' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i20 %tmp_4 to i64" [classic/seidel-2d.cpp:47]   --->   Operation 105 'zext' 'tmp_19_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_19_cast" [classic/seidel-2d.cpp:47]   --->   Operation 106 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 107 [4/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 107 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %j to i20" [classic/seidel-2d.cpp:47]   --->   Operation 108 'zext' 'tmp_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.56ns)   --->   "%tmp_16 = add i20 %tmp_s, %tmp_7_cast" [classic/seidel-2d.cpp:47]   --->   Operation 109 'add' 'tmp_16' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i20 %tmp_16 to i64" [classic/seidel-2d.cpp:47]   --->   Operation 110 'zext' 'tmp_22_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_22_cast" [classic/seidel-2d.cpp:47]   --->   Operation 111 'getelementptr' 'A_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 112 [4/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 112 'load' 'A_load_1' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 113 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 114 [3/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 114 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_5 : Operation 115 [3/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 115 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 116 [2/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 116 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_6 : Operation 117 [2/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 117 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 118 [1/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 118 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_7 : Operation 119 [1/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 119 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 120 [5/5] (6.91ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [classic/seidel-2d.cpp:47]   --->   Operation 120 'dadd' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 121 [4/5] (6.91ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [classic/seidel-2d.cpp:47]   --->   Operation 121 'dadd' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (1.41ns)   --->   "%j_1 = add i10 %j, 1" [classic/seidel-2d.cpp:47]   --->   Operation 122 'add' 'j_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %j_1 to i20" [classic/seidel-2d.cpp:47]   --->   Operation 123 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.56ns)   --->   "%tmp_19 = add i20 %tmp_s, %tmp_cast" [classic/seidel-2d.cpp:47]   --->   Operation 124 'add' 'tmp_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i20 %tmp_19 to i64" [classic/seidel-2d.cpp:47]   --->   Operation 125 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_25_cast" [classic/seidel-2d.cpp:47]   --->   Operation 126 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [4/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 127 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 128 [3/5] (6.91ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [classic/seidel-2d.cpp:47]   --->   Operation 128 'dadd' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [3/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 129 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 130 [2/5] (6.91ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [classic/seidel-2d.cpp:47]   --->   Operation 130 'dadd' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [2/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 131 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 132 [1/5] (6.91ns)   --->   "%tmp_8 = fadd double %A_load, %A_load_1" [classic/seidel-2d.cpp:47]   --->   Operation 132 'dadd' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 133 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 134 [5/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [classic/seidel-2d.cpp:47]   --->   Operation 134 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 135 [1/1] (1.56ns)   --->   "%tmp_6 = add i20 %tmp_1, %tmp_6_cast" [classic/seidel-2d.cpp:47]   --->   Operation 135 'add' 'tmp_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i20 %tmp_6 to i64" [classic/seidel-2d.cpp:47]   --->   Operation 136 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_20_cast" [classic/seidel-2d.cpp:47]   --->   Operation 137 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [4/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [classic/seidel-2d.cpp:47]   --->   Operation 138 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [4/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 139 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 140 [3/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [classic/seidel-2d.cpp:47]   --->   Operation 140 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [3/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 141 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 142 [2/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [classic/seidel-2d.cpp:47]   --->   Operation 142 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [2/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 143 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 144 [1/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_8, %A_load_2" [classic/seidel-2d.cpp:47]   --->   Operation 144 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 145 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 146 [5/5] (6.91ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [classic/seidel-2d.cpp:47]   --->   Operation 146 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 147 [1/1] (1.56ns)   --->   "%tmp_7 = add i20 %tmp_2, %tmp_6_cast" [classic/seidel-2d.cpp:47]   --->   Operation 147 'add' 'tmp_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (1.56ns)   --->   "%tmp_17 = add i20 %tmp_1, %tmp_7_cast" [classic/seidel-2d.cpp:47]   --->   Operation 148 'add' 'tmp_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i20 %tmp_17 to i64" [classic/seidel-2d.cpp:47]   --->   Operation 149 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_23_cast" [classic/seidel-2d.cpp:47]   --->   Operation 150 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (1.56ns)   --->   "%tmp_18 = add i20 %tmp_2, %tmp_7_cast" [classic/seidel-2d.cpp:47]   --->   Operation 151 'add' 'tmp_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (1.56ns)   --->   "%tmp_20 = add i20 %tmp_1, %tmp_cast" [classic/seidel-2d.cpp:47]   --->   Operation 152 'add' 'tmp_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (1.56ns)   --->   "%tmp_21 = add i20 %tmp_2, %tmp_cast" [classic/seidel-2d.cpp:47]   --->   Operation 153 'add' 'tmp_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [4/5] (6.91ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [classic/seidel-2d.cpp:47]   --->   Operation 154 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [4/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 155 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 156 [3/5] (6.91ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [classic/seidel-2d.cpp:47]   --->   Operation 156 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 157 [3/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 157 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 158 [2/5] (6.91ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [classic/seidel-2d.cpp:47]   --->   Operation 158 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [2/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 159 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 160 [1/5] (6.91ns)   --->   "%tmp_9 = fadd double %tmp_3, %A_load_3" [classic/seidel-2d.cpp:47]   --->   Operation 160 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 161 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 162 [5/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [classic/seidel-2d.cpp:47]   --->   Operation 162 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i20 %tmp_20 to i64" [classic/seidel-2d.cpp:47]   --->   Operation 163 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_26_cast" [classic/seidel-2d.cpp:47]   --->   Operation 164 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [4/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [classic/seidel-2d.cpp:47]   --->   Operation 165 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 166 [4/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 166 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 167 [3/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [classic/seidel-2d.cpp:47]   --->   Operation 167 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [3/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 168 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 169 [2/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [classic/seidel-2d.cpp:47]   --->   Operation 169 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 170 [2/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 170 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 171 [1/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_9, %A_load_4" [classic/seidel-2d.cpp:47]   --->   Operation 171 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 172 [1/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 172 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 173 [5/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [classic/seidel-2d.cpp:47]   --->   Operation 173 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i20 %tmp_7 to i64" [classic/seidel-2d.cpp:47]   --->   Operation 174 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_21_cast" [classic/seidel-2d.cpp:47]   --->   Operation 175 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [4/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [classic/seidel-2d.cpp:47]   --->   Operation 176 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 177 [4/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 177 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 178 [3/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [classic/seidel-2d.cpp:47]   --->   Operation 178 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 179 [3/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 179 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 180 [2/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [classic/seidel-2d.cpp:47]   --->   Operation 180 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 181 [2/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 181 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 182 [1/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [classic/seidel-2d.cpp:47]   --->   Operation 182 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 183 [1/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 183 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 184 [5/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [classic/seidel-2d.cpp:47]   --->   Operation 184 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i20 %tmp_18 to i64" [classic/seidel-2d.cpp:47]   --->   Operation 185 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_24_cast" [classic/seidel-2d.cpp:47]   --->   Operation 186 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [4/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [classic/seidel-2d.cpp:47]   --->   Operation 187 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 188 [4/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 188 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 35 <SV = 34> <Delay = 6.91>
ST_35 : Operation 189 [3/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [classic/seidel-2d.cpp:47]   --->   Operation 189 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 190 [3/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 190 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 191 [2/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [classic/seidel-2d.cpp:47]   --->   Operation 191 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 192 [2/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 192 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 193 [1/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [classic/seidel-2d.cpp:47]   --->   Operation 193 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 194 [1/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 194 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 195 [5/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [classic/seidel-2d.cpp:47]   --->   Operation 195 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i20 %tmp_21 to i64" [classic/seidel-2d.cpp:47]   --->   Operation 196 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 197 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_27_cast" [classic/seidel-2d.cpp:47]   --->   Operation 197 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 198 [4/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [classic/seidel-2d.cpp:47]   --->   Operation 198 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 199 [4/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 199 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 200 [3/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [classic/seidel-2d.cpp:47]   --->   Operation 200 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 201 [3/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 201 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 202 [2/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [classic/seidel-2d.cpp:47]   --->   Operation 202 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 203 [2/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 203 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 204 [1/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [classic/seidel-2d.cpp:47]   --->   Operation 204 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 205 [1/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 205 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 206 [5/5] (6.91ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [classic/seidel-2d.cpp:47]   --->   Operation 206 'dadd' 'tmp_14' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.91>
ST_44 : Operation 207 [4/5] (6.91ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [classic/seidel-2d.cpp:47]   --->   Operation 207 'dadd' 'tmp_14' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 208 [3/5] (6.91ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [classic/seidel-2d.cpp:47]   --->   Operation 208 'dadd' 'tmp_14' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 209 [2/5] (6.91ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [classic/seidel-2d.cpp:47]   --->   Operation 209 'dadd' 'tmp_14' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.91>
ST_47 : Operation 210 [1/5] (6.91ns)   --->   "%tmp_14 = fadd double %tmp_13, %A_load_8" [classic/seidel-2d.cpp:47]   --->   Operation 210 'dadd' 'tmp_14' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.28>
ST_48 : Operation 211 [22/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 211 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.28>
ST_49 : Operation 212 [21/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 212 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.28>
ST_50 : Operation 213 [20/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 213 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.28>
ST_51 : Operation 214 [19/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 214 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.28>
ST_52 : Operation 215 [18/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 215 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.28>
ST_53 : Operation 216 [17/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 216 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.28>
ST_54 : Operation 217 [16/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 217 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.28>
ST_55 : Operation 218 [15/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 218 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.28>
ST_56 : Operation 219 [14/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 219 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.28>
ST_57 : Operation 220 [13/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 220 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.28>
ST_58 : Operation 221 [12/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 221 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.28>
ST_59 : Operation 222 [11/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 222 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.28>
ST_60 : Operation 223 [10/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 223 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.28>
ST_61 : Operation 224 [9/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 224 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.28>
ST_62 : Operation 225 [8/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 225 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.28>
ST_63 : Operation 226 [7/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 226 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.28>
ST_64 : Operation 227 [6/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 227 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.28>
ST_65 : Operation 228 [5/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 228 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.28>
ST_66 : Operation 229 [4/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 229 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.28>
ST_67 : Operation 230 [3/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 230 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.28>
ST_68 : Operation 231 [2/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 231 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.28>
ST_69 : Operation 232 [1/22] (7.28ns)   --->   "%tmp_15 = fdiv double %tmp_14, 9.000000e+00" [classic/seidel-2d.cpp:47]   --->   Operation 232 'ddiv' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.66>
ST_70 : Operation 233 [2/2] (2.66ns)   --->   "store double %tmp_15, double* %A_addr_4, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 71 <SV = 70> <Delay = 2.66>
ST_71 : Operation 234 [1/2] (2.66ns)   --->   "store double %tmp_15, double* %A_addr_4, align 8" [classic/seidel-2d.cpp:47]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_71 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader" [classic/seidel-2d.cpp:46]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tsteps]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_72  (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_73  (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_74  (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_75  (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_76  (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111]
t            (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2    (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
empty        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
t_1          (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_81  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_82  (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_83  (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
i            (phi              ) [ 000100000000000000000000000000000000000000000000000000000000000000000000]
exitcond1    (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
empty_2      (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_87  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s        (mul              ) [ 000011111111111111111111111111111111111111111111111111111111111111111111]
tmp_2_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1        (mul              ) [ 000011111111111111111111111111111111111111111111111111111111111111111111]
i_1          (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
tmp_4_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2        (mul              ) [ 000011111111111111111111111111111111111111111111111111111111111111111111]
StgValue_96  (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_97  (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111]
j            (phi              ) [ 000011111100000000000000000000000000000000000000000000000000000000000000]
exitcond     (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
empty_3      (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_101 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_cast   (zext             ) [ 000001111111111111110000000000000000000000000000000000000000000000000000]
tmp_4        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr       (getelementptr    ) [ 000001110000000000000000000000000000000000000000000000000000000000000000]
tmp_7_cast   (zext             ) [ 000001111111111111110000000000000000000000000000000000000000000000000000]
tmp_16       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_1     (getelementptr    ) [ 000001110000000000000000000000000000000000000000000000000000000000000000]
StgValue_113 (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
A_load       (load             ) [ 000000001111100000000000000000000000000000000000000000000000000000000000]
A_load_1     (load             ) [ 000000001111100000000000000000000000000000000000000000000000000000000000]
j_1          (add              ) [ 001110000011111111111111111111111111111111111111111111111111111111111111]
tmp_cast     (zext             ) [ 000000000011111111110000000000000000000000000000000000000000000000000000]
tmp_19       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_2     (getelementptr    ) [ 000000000011100000000000000000000000000000000000000000000000000000000000]
tmp_8        (dadd             ) [ 000000000000011111000000000000000000000000000000000000000000000000000000]
A_load_2     (load             ) [ 000000000000011111000000000000000000000000000000000000000000000000000000]
tmp_6        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_3     (getelementptr    ) [ 000000000000000111000000000000000000000000000000000000000000000000000000]
tmp_3        (dadd             ) [ 000000000000000000111110000000000000000000000000000000000000000000000000]
A_load_3     (load             ) [ 000000000000000000111110000000000000000000000000000000000000000000000000]
tmp_7        (add              ) [ 000000000000000000001111111111000000000000000000000000000000000000000000]
tmp_17       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_4     (getelementptr    ) [ 000000000000000000001111111111111111111111111111111111111111111111111111]
tmp_18       (add              ) [ 000000000000000000001111111111111110000000000000000000000000000000000000]
tmp_20       (add              ) [ 000000000000000000001111100000000000000000000000000000000000000000000000]
tmp_21       (add              ) [ 000000000000000000001111111111111111111100000000000000000000000000000000]
tmp_9        (dadd             ) [ 000000000000000000000001111100000000000000000000000000000000000000000000]
A_load_4     (load             ) [ 000000000000000000000001111100000000000000000000000000000000000000000000]
tmp_26_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_5     (getelementptr    ) [ 000000000000000000000000011100000000000000000000000000000000000000000000]
tmp_10       (dadd             ) [ 000000000000000000000000000011111000000000000000000000000000000000000000]
A_load_5     (load             ) [ 000000000000000000000000000011111000000000000000000000000000000000000000]
tmp_21_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_6     (getelementptr    ) [ 000000000000000000000000000000111000000000000000000000000000000000000000]
tmp_11       (dadd             ) [ 000000000000000000000000000000000111110000000000000000000000000000000000]
A_load_6     (load             ) [ 000000000000000000000000000000000111110000000000000000000000000000000000]
tmp_24_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_7     (getelementptr    ) [ 000000000000000000000000000000000001110000000000000000000000000000000000]
tmp_12       (dadd             ) [ 000000000000000000000000000000000000001111100000000000000000000000000000]
A_load_7     (load             ) [ 000000000000000000000000000000000000001111100000000000000000000000000000]
tmp_27_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_8     (getelementptr    ) [ 000000000000000000000000000000000000000011100000000000000000000000000000]
tmp_13       (dadd             ) [ 000000000000000000000000000000000000000000011111000000000000000000000000]
A_load_8     (load             ) [ 000000000000000000000000000000000000000000011111000000000000000000000000]
tmp_14       (dadd             ) [ 000000000000000000000000000000000000000000000000111111111111111111111100]
tmp_15       (ddiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011]
StgValue_234 (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_235 (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tsteps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsteps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_seidel_2d_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="A_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="20" slack="0"/>
<pin id="40" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="20" slack="0"/>
<pin id="45" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="56" dir="0" index="4" bw="20" slack="1"/>
<pin id="57" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="58" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="64" slack="1"/>
<pin id="59" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/4 A_load_1/4 A_load_2/9 A_load_3/14 A_load_4/19 A_load_5/24 A_load_6/29 A_load_7/34 A_load_8/39 StgValue_233/70 "/>
</bind>
</comp>

<comp id="49" class="1004" name="A_addr_1_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="20" slack="0"/>
<pin id="53" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="A_addr_2_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="20" slack="0"/>
<pin id="65" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/9 "/>
</bind>
</comp>

<comp id="69" class="1004" name="A_addr_3_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="20" slack="0"/>
<pin id="73" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/14 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_addr_4_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="20" slack="0"/>
<pin id="81" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/19 "/>
</bind>
</comp>

<comp id="85" class="1004" name="A_addr_5_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="20" slack="0"/>
<pin id="89" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/24 "/>
</bind>
</comp>

<comp id="93" class="1004" name="A_addr_6_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="20" slack="0"/>
<pin id="97" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/29 "/>
</bind>
</comp>

<comp id="101" class="1004" name="A_addr_7_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="20" slack="0"/>
<pin id="105" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/34 "/>
</bind>
</comp>

<comp id="109" class="1004" name="A_addr_8_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="20" slack="0"/>
<pin id="113" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/39 "/>
</bind>
</comp>

<comp id="117" class="1005" name="t_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="1"/>
<pin id="119" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="t_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="1"/>
<pin id="141" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="0" index="1" bw="64" slack="1"/>
<pin id="154" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_8/8 tmp_3/13 tmp_9/18 tmp_10/23 tmp_11/28 tmp_12/33 tmp_13/38 tmp_14/43 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_15/48 "/>
</bind>
</comp>

<comp id="160" class="1005" name="reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load A_load_2 A_load_3 A_load_4 A_load_5 A_load_6 A_load_7 A_load_8 "/>
</bind>
</comp>

<comp id="167" class="1005" name="reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_3 tmp_9 tmp_10 tmp_11 tmp_12 tmp_13 tmp_14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="exitcond2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="t_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="exitcond1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="10" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_1_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_2_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_4_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="exitcond_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="10" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_5_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_6_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="20" slack="1"/>
<pin id="233" dir="0" index="1" bw="10" slack="0"/>
<pin id="234" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_19_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="20" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_7_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_16_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="20" slack="1"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_22_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="20" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="j_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="5"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_19_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="20" slack="6"/>
<pin id="267" dir="0" index="1" bw="10" slack="0"/>
<pin id="268" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_25_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="20" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="20" slack="11"/>
<pin id="277" dir="0" index="1" bw="10" slack="10"/>
<pin id="278" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_20_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="20" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="20" slack="16"/>
<pin id="286" dir="0" index="1" bw="10" slack="15"/>
<pin id="287" dir="1" index="2" bw="20" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/19 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_17_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="20" slack="16"/>
<pin id="290" dir="0" index="1" bw="10" slack="15"/>
<pin id="291" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/19 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_23_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="20" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/19 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_18_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="20" slack="16"/>
<pin id="299" dir="0" index="1" bw="10" slack="15"/>
<pin id="300" dir="1" index="2" bw="20" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/19 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_20_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="20" slack="16"/>
<pin id="303" dir="0" index="1" bw="10" slack="10"/>
<pin id="304" dir="1" index="2" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/19 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_21_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="20" slack="16"/>
<pin id="307" dir="0" index="1" bw="10" slack="10"/>
<pin id="308" dir="1" index="2" bw="20" slack="20"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/19 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_26_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="20" slack="5"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/24 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_21_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="20" slack="10"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/29 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_24_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="20" slack="15"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/34 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_27_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="20" slack="20"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/39 "/>
</bind>
</comp>

<comp id="325" class="1007" name="tmp_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="20" slack="0"/>
<pin id="328" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="331" class="1007" name="tmp_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="20" slack="0"/>
<pin id="334" dir="1" index="2" bw="20" slack="11"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="337" class="1007" name="tmp_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="20" slack="0"/>
<pin id="340" dir="1" index="2" bw="20" slack="16"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="t_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_s_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="20" slack="1"/>
<pin id="356" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="361" class="1005" name="tmp_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="20" slack="11"/>
<pin id="363" dir="1" index="1" bw="20" slack="11"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_2_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="20" slack="16"/>
<pin id="375" dir="1" index="1" bw="20" slack="16"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_6_cast_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="20" slack="10"/>
<pin id="385" dir="1" index="1" bw="20" slack="10"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="389" class="1005" name="A_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="20" slack="1"/>
<pin id="391" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_7_cast_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="20" slack="15"/>
<pin id="396" dir="1" index="1" bw="20" slack="15"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="400" class="1005" name="A_addr_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="20" slack="1"/>
<pin id="402" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="A_load_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="j_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="1"/>
<pin id="412" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_cast_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="20" slack="10"/>
<pin id="417" dir="1" index="1" bw="20" slack="10"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="421" class="1005" name="A_addr_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="20" slack="1"/>
<pin id="423" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="A_addr_3_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="20" slack="1"/>
<pin id="428" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_7_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="20" slack="10"/>
<pin id="433" dir="1" index="1" bw="20" slack="10"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="436" class="1005" name="A_addr_4_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="20" slack="1"/>
<pin id="438" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_18_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="20" slack="15"/>
<pin id="444" dir="1" index="1" bw="20" slack="15"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_20_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="20" slack="5"/>
<pin id="449" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_21_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="20" slack="20"/>
<pin id="454" dir="1" index="1" bw="20" slack="20"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="457" class="1005" name="A_addr_5_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="20" slack="1"/>
<pin id="459" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="462" class="1005" name="A_addr_6_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="20" slack="1"/>
<pin id="464" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="467" class="1005" name="A_addr_7_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="20" slack="1"/>
<pin id="469" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="472" class="1005" name="A_addr_8_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="20" slack="1"/>
<pin id="474" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_15_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="1"/>
<pin id="479" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="32" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="32" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="60"><net_src comp="49" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="43" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="166"><net_src comp="43" pin="7"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="151" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="177"><net_src comp="121" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="121" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="132" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="132" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="132" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="132" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="143" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="143" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="244"><net_src comp="143" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="259"><net_src comp="139" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="282"><net_src comp="275" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="295"><net_src comp="288" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="329"><net_src comp="197" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="201" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="211" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="179" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="357"><net_src comp="325" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="364"><net_src comp="331" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="371"><net_src comp="205" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="376"><net_src comp="337" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="386"><net_src comp="227" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="392"><net_src comp="36" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="397"><net_src comp="241" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="403"><net_src comp="49" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="408"><net_src comp="43" pin="7"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="413"><net_src comp="255" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="418"><net_src comp="261" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="424"><net_src comp="61" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="429"><net_src comp="69" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="434"><net_src comp="284" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="439"><net_src comp="77" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="445"><net_src comp="297" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="450"><net_src comp="301" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="455"><net_src comp="305" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="460"><net_src comp="85" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="465"><net_src comp="93" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="470"><net_src comp="101" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="475"><net_src comp="109" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="480"><net_src comp="155" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="43" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {70 71 }
 - Input state : 
	Port: kernel_seidel_2d : A | {4 5 6 7 9 10 11 12 14 15 16 17 19 20 21 22 24 25 26 27 29 30 31 32 34 35 36 37 39 40 41 42 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		t_1 : 1
		StgValue_81 : 2
	State 3
		exitcond1 : 1
		StgValue_87 : 2
		tmp : 1
		tmp_1_cast : 2
		tmp_s : 3
		tmp_2_cast : 1
		tmp_1 : 2
		i_1 : 1
		tmp_4_cast : 2
		tmp_2 : 3
	State 4
		exitcond : 1
		StgValue_101 : 2
		tmp_5 : 1
		tmp_6_cast : 2
		tmp_4 : 3
		tmp_19_cast : 4
		A_addr : 5
		A_load : 6
		tmp_7_cast : 1
		tmp_16 : 2
		tmp_22_cast : 3
		A_addr_1 : 4
		A_load_1 : 5
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_cast : 1
		tmp_19 : 2
		tmp_25_cast : 3
		A_addr_2 : 4
		A_load_2 : 5
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_20_cast : 1
		A_addr_3 : 2
		A_load_3 : 3
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_23_cast : 1
		A_addr_4 : 2
		A_load_4 : 3
	State 20
	State 21
	State 22
	State 23
	State 24
		A_addr_5 : 1
		A_load_5 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
		A_addr_6 : 1
		A_load_6 : 2
	State 30
	State 31
	State 32
	State 33
	State 34
		A_addr_7 : 1
		A_load_7 : 2
	State 35
	State 36
	State 37
	State 38
	State 39
		A_addr_8 : 1
		A_load_8 : 2
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   ddiv   |     grp_fu_155     |    0    |   2248  |   3242  |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_151     |    3    |   445   |   781   |
|----------|--------------------|---------|---------|---------|
|          |     t_1_fu_179     |    0    |    0    |    15   |
|          |     tmp_fu_191     |    0    |    0    |    17   |
|          |     i_1_fu_205     |    0    |    0    |    17   |
|          |    tmp_5_fu_221    |    0    |    0    |    17   |
|          |    tmp_4_fu_231    |    0    |    0    |    27   |
|          |    tmp_16_fu_245   |    0    |    0    |    27   |
|    add   |     j_1_fu_255     |    0    |    0    |    17   |
|          |    tmp_19_fu_265   |    0    |    0    |    27   |
|          |    tmp_6_fu_275    |    0    |    0    |    27   |
|          |    tmp_7_fu_284    |    0    |    0    |    27   |
|          |    tmp_17_fu_288   |    0    |    0    |    27   |
|          |    tmp_18_fu_297   |    0    |    0    |    27   |
|          |    tmp_20_fu_301   |    0    |    0    |    27   |
|          |    tmp_21_fu_305   |    0    |    0    |    27   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_173  |    0    |    0    |    11   |
|   icmp   |  exitcond1_fu_185  |    0    |    0    |    13   |
|          |   exitcond_fu_215  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_s_fu_325    |    1    |    0    |    0    |
|    mul   |    tmp_1_fu_331    |    1    |    0    |    0    |
|          |    tmp_2_fu_337    |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  tmp_1_cast_fu_197 |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_201 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_211 |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_227 |    0    |    0    |    0    |
|          | tmp_19_cast_fu_236 |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_241 |    0    |    0    |    0    |
|          | tmp_22_cast_fu_250 |    0    |    0    |    0    |
|   zext   |   tmp_cast_fu_261  |    0    |    0    |    0    |
|          | tmp_25_cast_fu_270 |    0    |    0    |    0    |
|          | tmp_20_cast_fu_279 |    0    |    0    |    0    |
|          | tmp_23_cast_fu_292 |    0    |    0    |    0    |
|          | tmp_26_cast_fu_309 |    0    |    0    |    0    |
|          | tmp_21_cast_fu_313 |    0    |    0    |    0    |
|          | tmp_24_cast_fu_317 |    0    |    0    |    0    |
|          | tmp_27_cast_fu_321 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    6    |   2693  |   4386  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_addr_1_reg_400 |   20   |
| A_addr_2_reg_421 |   20   |
| A_addr_3_reg_426 |   20   |
| A_addr_4_reg_436 |   20   |
| A_addr_5_reg_457 |   20   |
| A_addr_6_reg_462 |   20   |
| A_addr_7_reg_467 |   20   |
| A_addr_8_reg_472 |   20   |
|  A_addr_reg_389  |   20   |
| A_load_1_reg_405 |   64   |
|    i_1_reg_368   |   10   |
|     i_reg_128    |   10   |
|    j_1_reg_410   |   10   |
|     j_reg_139    |   10   |
|      reg_160     |   64   |
|      reg_167     |   64   |
|    t_1_reg_346   |    5   |
|     t_reg_117    |    5   |
|  tmp_15_reg_477  |   64   |
|  tmp_18_reg_442  |   20   |
|   tmp_1_reg_361  |   20   |
|  tmp_20_reg_447  |   20   |
|  tmp_21_reg_452  |   20   |
|   tmp_2_reg_373  |   20   |
|tmp_6_cast_reg_383|   20   |
|tmp_7_cast_reg_394|   20   |
|   tmp_7_reg_431  |   20   |
| tmp_cast_reg_415 |   20   |
|   tmp_s_reg_354  |   20   |
+------------------+--------+
|       Total      |   686  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |  10  |  20  |   200  ||    47   |
| grp_access_fu_43 |  p2  |   9  |   0  |    0   ||    44   |
|     j_reg_139    |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_151    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_151    |  p1  |   2  |  64  |   128  ||    9    |
|      reg_160     |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   604  ||  7.096  ||   127   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |  2693  |  4386  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   127  |
|  Register |    -   |    -   |   686  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    7   |  3379  |  4513  |
+-----------+--------+--------+--------+--------+
