-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_512u_512u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    fifo2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    fifo2_empty_n : IN STD_LOGIC;
    fifo2_read : OUT STD_LOGIC;
    fifo3_value_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    fifo3_value_full_n : IN STD_LOGIC;
    fifo3_value_write : OUT STD_LOGIC;
    fifo3_grad_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    fifo3_grad_full_n : IN STD_LOGIC;
    fifo3_grad_write : OUT STD_LOGIC );
end;


architecture behav of Sobel_512u_512u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_1FD : STD_LOGIC_VECTOR (9 downto 0) := "0111111101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_FFFFFD96 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111110110010110";
    constant ap_const_lv32_FFFFFF97 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111110010111";
    constant ap_const_lv32_FFFFFF96 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111110010110";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv32_26A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001101010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal fifo2_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_3_i_reg_959 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo3_value_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal or_cond3_i_reg_974 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo3_grad_blk_n : STD_LOGIC;
    signal xi_i_reg_242 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_i_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal yi_fu_278_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal yi_reg_949 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp3_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_reg_954 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_3_i_reg_959_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_959_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xi_fu_318_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal line_buf_addr_reg_968 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_cond3_i_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_reg_974_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal window_buf_2_1_2_reg_978 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_2_reg_984 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_2_reg_989 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_h_sobel_2_1_1_i_fu_446_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_h_sobel_2_1_1_i_reg_994 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_v_sobel_2_1_2_i_fu_474_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_v_sobel_2_1_2_i_reg_999 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_h_sobel_2_2_2_i_fu_537_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_h_sobel_2_2_2_i_reg_1004 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_v_sobel_2_2_2_i_fu_569_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_v_sobel_2_2_2_i_reg_1010 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_v_sobel_2_2_2_i_reg_1010_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_16_i_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_reg_1016_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_fu_896_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_10_i_reg_1020 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_902_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_12_i_reg_1035 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal grp_fu_264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_reg_1045 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_267_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_reg_1050 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_reg_1055 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_736_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_5_reg_1060 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_i_fu_775_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_i_reg_1066 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_i_reg_1066_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_i_reg_1066_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_i_reg_1066_pp0_iter26_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal t_int_fu_783_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter1_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal line_buf_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_ce0 : STD_LOGIC;
    signal line_buf_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buf_ce1 : STD_LOGIC;
    signal line_buf_we1 : STD_LOGIC;
    signal line_buf_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal yi_i_reg_231 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_phi_reg_pp0_iter0_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_t_int1_i_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_i_fu_324_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal window_buf_0_1_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_1_1_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_2_fu_377_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_1_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_1_1_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_1_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_1_1_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_264_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_284_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_329_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp8_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_i_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_fu_397_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_0_cast10_i_ca_fu_416_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_23_0_2_cast9_i_c_fu_420_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal pix_h_sobel_2_0_2_i_fu_424_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_24_1_i_fu_434_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_24_1_cast_i_fu_442_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_h_sobel_2_0_2_ca_fu_430_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_30_0_1_i_fu_452_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_464_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_cast_fu_470_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_30_0_1_cast_i_fu_460_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_i_fu_508_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_i_fu_515_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_h_sobel_2_1_2_i_fu_519_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_2_cast_i_fu_524_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_h_sobel_2_2_1_i_fu_528_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_2_2_cast_i_fu_534_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_v_sobel_2_1_2_ca_fu_543_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_i_fu_552_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal pix_v_sobel_2_2_i_fu_546_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_cast_i_fu_559_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_v_sobel_2_2_1_i_fu_563_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_25_tr_i_fu_588_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_602_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_s_fu_615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1_fu_636_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mantissa_V_fu_640_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_V_fu_626_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i_cast_i_fu_654_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_fu_658_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_i_i_i_i_fu_672_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_fu_664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_cast_i_fu_678_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_fu_682_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_2_i_i_i_ca_fu_690_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_2_i_i_i_ca_1_fu_694_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mantissa_V_1_i_i_i_c_fu_650_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_i_i_i_i_96_fu_698_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_fu_702_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_8_fu_714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_fu_708_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_4_fu_722_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_726_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_1_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_6_fu_749_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_755_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp5_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_771_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_602_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_19_i_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_i_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_i_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_demorgan_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_i_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp2_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_cast_fu_873_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grad_sobel_i_fu_835_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_i_fu_896_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_h_sobel_2_2_2_ca_fu_585_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_10_i_fu_896_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_902_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_v_sobel_2_2_2_ca_fu_608_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_902_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_264_ce : STD_LOGIC;
    signal grp_fu_267_ce : STD_LOGIC;
    signal grp_fu_602_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component canny_edge_detectg8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component canny_edge_detecthbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component canny_edge_detectibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component canny_edge_detectjbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component canny_edge_detectkbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component Sobel_512u_512u_sfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    line_buf_U : component Sobel_512u_512u_sfYi
    generic map (
        DataWidth => 24,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_address0,
        ce0 => line_buf_ce0,
        q0 => line_buf_q0,
        address1 => line_buf_addr_reg_968,
        ce1 => line_buf_ce1,
        we1 => line_buf_we1,
        d1 => line_buf_d1);

    canny_edge_detectg8j_U22 : component canny_edge_detectg8j
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_264_p0,
        ce => grp_fu_264_ce,
        dout => grp_fu_264_p1);

    canny_edge_detecthbi_U23 : component canny_edge_detecthbi
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_reg_1045,
        ce => grp_fu_267_ce,
        dout => grp_fu_267_p2);

    canny_edge_detectibs_U24 : component canny_edge_detectibs
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 11,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_602_p0,
        din1 => pix_h_sobel_2_2_2_i_reg_1004,
        ce => grp_fu_602_ce,
        dout => grp_fu_602_p2);

    canny_edge_detectjbC_U25 : component canny_edge_detectjbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => tmp_10_i_fu_896_p0,
        din1 => tmp_10_i_fu_896_p1,
        dout => tmp_10_i_fu_896_p2);

    canny_edge_detectkbM_U26 : component canny_edge_detectkbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_902_p0,
        din1 => grp_fu_902_p1,
        din2 => tmp_10_i_reg_1020,
        dout => grp_fu_902_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_i_fu_272_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((tmp_3_i_fu_312_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((tmp_i_fu_272_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                elsif (((tmp_i_fu_272_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter27_t_int1_i_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_16_i_reg_1016_pp0_iter25_reg = ap_const_lv1_0) and (tmp_3_i_reg_959_pp0_iter25_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter27_t_int1_i_reg_253 <= t_int_fu_783_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter27_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter26_t_int1_i_reg_253;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_t_int1_i_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_16_i_fu_575_p2 = ap_const_lv1_1) and (tmp_3_i_reg_959_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_t_int1_i_reg_253 <= ap_const_lv32_7FFFFFFF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter2_t_int1_i_reg_253;
                end if;
            end if; 
        end if;
    end process;

    xi_i_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                xi_i_reg_242 <= xi_fu_318_p2;
            elsif (((tmp_i_fu_272_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                xi_i_reg_242 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    yi_i_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                yi_i_reg_231 <= yi_reg_949;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                yi_i_reg_231 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter9_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter10_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter11_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter12_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter13_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter14_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter15_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter16_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter17_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter18_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter0_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter19_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter20_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter21_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter22_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter23_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter25_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter24_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter26_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter25_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter1_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter3_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter4_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter5_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter6_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter7_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_t_int1_i_reg_253 <= ap_phi_reg_pp0_iter8_t_int1_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                line_buf_addr_reg_968 <= tmp_4_i_fu_324_p1(9 - 1 downto 0);
                or_cond3_i_reg_974 <= or_cond3_i_fu_357_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                or_cond3_i_reg_974_pp0_iter10_reg <= or_cond3_i_reg_974_pp0_iter9_reg;
                or_cond3_i_reg_974_pp0_iter11_reg <= or_cond3_i_reg_974_pp0_iter10_reg;
                or_cond3_i_reg_974_pp0_iter12_reg <= or_cond3_i_reg_974_pp0_iter11_reg;
                or_cond3_i_reg_974_pp0_iter13_reg <= or_cond3_i_reg_974_pp0_iter12_reg;
                or_cond3_i_reg_974_pp0_iter14_reg <= or_cond3_i_reg_974_pp0_iter13_reg;
                or_cond3_i_reg_974_pp0_iter15_reg <= or_cond3_i_reg_974_pp0_iter14_reg;
                or_cond3_i_reg_974_pp0_iter16_reg <= or_cond3_i_reg_974_pp0_iter15_reg;
                or_cond3_i_reg_974_pp0_iter17_reg <= or_cond3_i_reg_974_pp0_iter16_reg;
                or_cond3_i_reg_974_pp0_iter18_reg <= or_cond3_i_reg_974_pp0_iter17_reg;
                or_cond3_i_reg_974_pp0_iter19_reg <= or_cond3_i_reg_974_pp0_iter18_reg;
                or_cond3_i_reg_974_pp0_iter20_reg <= or_cond3_i_reg_974_pp0_iter19_reg;
                or_cond3_i_reg_974_pp0_iter21_reg <= or_cond3_i_reg_974_pp0_iter20_reg;
                or_cond3_i_reg_974_pp0_iter22_reg <= or_cond3_i_reg_974_pp0_iter21_reg;
                or_cond3_i_reg_974_pp0_iter23_reg <= or_cond3_i_reg_974_pp0_iter22_reg;
                or_cond3_i_reg_974_pp0_iter24_reg <= or_cond3_i_reg_974_pp0_iter23_reg;
                or_cond3_i_reg_974_pp0_iter25_reg <= or_cond3_i_reg_974_pp0_iter24_reg;
                or_cond3_i_reg_974_pp0_iter26_reg <= or_cond3_i_reg_974_pp0_iter25_reg;
                or_cond3_i_reg_974_pp0_iter2_reg <= or_cond3_i_reg_974_pp0_iter1_reg;
                or_cond3_i_reg_974_pp0_iter3_reg <= or_cond3_i_reg_974_pp0_iter2_reg;
                or_cond3_i_reg_974_pp0_iter4_reg <= or_cond3_i_reg_974_pp0_iter3_reg;
                or_cond3_i_reg_974_pp0_iter5_reg <= or_cond3_i_reg_974_pp0_iter4_reg;
                or_cond3_i_reg_974_pp0_iter6_reg <= or_cond3_i_reg_974_pp0_iter5_reg;
                or_cond3_i_reg_974_pp0_iter7_reg <= or_cond3_i_reg_974_pp0_iter6_reg;
                or_cond3_i_reg_974_pp0_iter8_reg <= or_cond3_i_reg_974_pp0_iter7_reg;
                or_cond3_i_reg_974_pp0_iter9_reg <= or_cond3_i_reg_974_pp0_iter8_reg;
                pix_v_sobel_2_2_2_i_reg_1010_pp0_iter3_reg <= pix_v_sobel_2_2_2_i_reg_1010;
                tmp_16_i_reg_1016_pp0_iter10_reg <= tmp_16_i_reg_1016_pp0_iter9_reg;
                tmp_16_i_reg_1016_pp0_iter11_reg <= tmp_16_i_reg_1016_pp0_iter10_reg;
                tmp_16_i_reg_1016_pp0_iter12_reg <= tmp_16_i_reg_1016_pp0_iter11_reg;
                tmp_16_i_reg_1016_pp0_iter13_reg <= tmp_16_i_reg_1016_pp0_iter12_reg;
                tmp_16_i_reg_1016_pp0_iter14_reg <= tmp_16_i_reg_1016_pp0_iter13_reg;
                tmp_16_i_reg_1016_pp0_iter15_reg <= tmp_16_i_reg_1016_pp0_iter14_reg;
                tmp_16_i_reg_1016_pp0_iter16_reg <= tmp_16_i_reg_1016_pp0_iter15_reg;
                tmp_16_i_reg_1016_pp0_iter17_reg <= tmp_16_i_reg_1016_pp0_iter16_reg;
                tmp_16_i_reg_1016_pp0_iter18_reg <= tmp_16_i_reg_1016_pp0_iter17_reg;
                tmp_16_i_reg_1016_pp0_iter19_reg <= tmp_16_i_reg_1016_pp0_iter18_reg;
                tmp_16_i_reg_1016_pp0_iter20_reg <= tmp_16_i_reg_1016_pp0_iter19_reg;
                tmp_16_i_reg_1016_pp0_iter21_reg <= tmp_16_i_reg_1016_pp0_iter20_reg;
                tmp_16_i_reg_1016_pp0_iter22_reg <= tmp_16_i_reg_1016_pp0_iter21_reg;
                tmp_16_i_reg_1016_pp0_iter23_reg <= tmp_16_i_reg_1016_pp0_iter22_reg;
                tmp_16_i_reg_1016_pp0_iter24_reg <= tmp_16_i_reg_1016_pp0_iter23_reg;
                tmp_16_i_reg_1016_pp0_iter25_reg <= tmp_16_i_reg_1016_pp0_iter24_reg;
                tmp_16_i_reg_1016_pp0_iter3_reg <= tmp_16_i_reg_1016;
                tmp_16_i_reg_1016_pp0_iter4_reg <= tmp_16_i_reg_1016_pp0_iter3_reg;
                tmp_16_i_reg_1016_pp0_iter5_reg <= tmp_16_i_reg_1016_pp0_iter4_reg;
                tmp_16_i_reg_1016_pp0_iter6_reg <= tmp_16_i_reg_1016_pp0_iter5_reg;
                tmp_16_i_reg_1016_pp0_iter7_reg <= tmp_16_i_reg_1016_pp0_iter6_reg;
                tmp_16_i_reg_1016_pp0_iter8_reg <= tmp_16_i_reg_1016_pp0_iter7_reg;
                tmp_16_i_reg_1016_pp0_iter9_reg <= tmp_16_i_reg_1016_pp0_iter8_reg;
                tmp_28_i_reg_1066_pp0_iter24_reg <= tmp_28_i_reg_1066;
                tmp_28_i_reg_1066_pp0_iter25_reg <= tmp_28_i_reg_1066_pp0_iter24_reg;
                tmp_28_i_reg_1066_pp0_iter26_reg <= tmp_28_i_reg_1066_pp0_iter25_reg;
                tmp_3_i_reg_959_pp0_iter10_reg <= tmp_3_i_reg_959_pp0_iter9_reg;
                tmp_3_i_reg_959_pp0_iter11_reg <= tmp_3_i_reg_959_pp0_iter10_reg;
                tmp_3_i_reg_959_pp0_iter12_reg <= tmp_3_i_reg_959_pp0_iter11_reg;
                tmp_3_i_reg_959_pp0_iter13_reg <= tmp_3_i_reg_959_pp0_iter12_reg;
                tmp_3_i_reg_959_pp0_iter14_reg <= tmp_3_i_reg_959_pp0_iter13_reg;
                tmp_3_i_reg_959_pp0_iter15_reg <= tmp_3_i_reg_959_pp0_iter14_reg;
                tmp_3_i_reg_959_pp0_iter16_reg <= tmp_3_i_reg_959_pp0_iter15_reg;
                tmp_3_i_reg_959_pp0_iter17_reg <= tmp_3_i_reg_959_pp0_iter16_reg;
                tmp_3_i_reg_959_pp0_iter18_reg <= tmp_3_i_reg_959_pp0_iter17_reg;
                tmp_3_i_reg_959_pp0_iter19_reg <= tmp_3_i_reg_959_pp0_iter18_reg;
                tmp_3_i_reg_959_pp0_iter20_reg <= tmp_3_i_reg_959_pp0_iter19_reg;
                tmp_3_i_reg_959_pp0_iter21_reg <= tmp_3_i_reg_959_pp0_iter20_reg;
                tmp_3_i_reg_959_pp0_iter22_reg <= tmp_3_i_reg_959_pp0_iter21_reg;
                tmp_3_i_reg_959_pp0_iter23_reg <= tmp_3_i_reg_959_pp0_iter22_reg;
                tmp_3_i_reg_959_pp0_iter24_reg <= tmp_3_i_reg_959_pp0_iter23_reg;
                tmp_3_i_reg_959_pp0_iter25_reg <= tmp_3_i_reg_959_pp0_iter24_reg;
                tmp_3_i_reg_959_pp0_iter2_reg <= tmp_3_i_reg_959_pp0_iter1_reg;
                tmp_3_i_reg_959_pp0_iter3_reg <= tmp_3_i_reg_959_pp0_iter2_reg;
                tmp_3_i_reg_959_pp0_iter4_reg <= tmp_3_i_reg_959_pp0_iter3_reg;
                tmp_3_i_reg_959_pp0_iter5_reg <= tmp_3_i_reg_959_pp0_iter4_reg;
                tmp_3_i_reg_959_pp0_iter6_reg <= tmp_3_i_reg_959_pp0_iter5_reg;
                tmp_3_i_reg_959_pp0_iter7_reg <= tmp_3_i_reg_959_pp0_iter6_reg;
                tmp_3_i_reg_959_pp0_iter8_reg <= tmp_3_i_reg_959_pp0_iter7_reg;
                tmp_3_i_reg_959_pp0_iter9_reg <= tmp_3_i_reg_959_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond3_i_reg_974_pp0_iter1_reg <= or_cond3_i_reg_974;
                tmp_3_i_reg_959 <= tmp_3_i_fu_312_p2;
                tmp_3_i_reg_959_pp0_iter1_reg <= tmp_3_i_reg_959;
                window_buf_2_1_2_reg_978 <= window_buf_2_1_1_fu_186;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_959_pp0_iter21_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_s_reg_1055 <= p_Val2_s_fu_615_p1(31 downto 31);
                p_Val2_5_reg_1060 <= p_Val2_5_fu_736_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_959 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pix_h_sobel_2_1_1_i_reg_994 <= pix_h_sobel_2_1_1_i_fu_446_p2;
                pix_v_sobel_2_1_2_i_reg_999 <= pix_v_sobel_2_1_2_i_fu_474_p2;
                window_buf_1_2_reg_984 <= line_buf_q0(23 downto 16);
                window_buf_2_2_reg_989 <= fifo2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_959_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pix_h_sobel_2_2_2_i_reg_1004 <= pix_h_sobel_2_2_2_i_fu_537_p2;
                pix_v_sobel_2_2_2_i_reg_1010 <= pix_v_sobel_2_2_2_i_fu_569_p2;
                tmp_16_i_reg_1016 <= tmp_16_i_fu_575_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_fu_272_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp3_reg_954 <= tmp3_fu_306_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_959_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_10_i_reg_1020 <= tmp_10_i_fu_896_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_959_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_12_i_reg_1035 <= grp_fu_902_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond3_i_reg_974_pp0_iter22_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_28_i_reg_1066 <= tmp_28_i_fu_775_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_959 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                window_buf_0_1_1_fu_170 <= line_buf_q0(15 downto 8);
                window_buf_0_1_fu_166 <= window_buf_0_1_1_fu_170;
                window_buf_1_1_1_fu_178 <= line_buf_q0(23 downto 16);
                window_buf_1_1_fu_174 <= window_buf_1_1_1_fu_178;
                window_buf_2_1_1_fu_186 <= fifo2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_959_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                window_buf_2_1_fu_182 <= window_buf_2_1_2_reg_978;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_959_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                x_assign_2_reg_1050 <= grp_fu_267_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_959_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                x_assign_reg_1045 <= grp_fu_264_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                yi_reg_949 <= yi_fu_278_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter27, tmp_i_fu_272_p2, ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter26)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_i_fu_272_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state31 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(fifo2_empty_n, fifo3_value_full_n, fifo3_grad_full_n, ap_enable_reg_pp0_iter1, tmp_3_i_reg_959, ap_enable_reg_pp0_iter27, or_cond3_i_reg_974_pp0_iter26_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (fifo3_grad_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (fifo3_value_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (fifo3_grad_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (fifo3_value_full_n = ap_const_logic_0)))) or ((tmp_3_i_reg_959 = ap_const_lv1_0) and (fifo2_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(fifo2_empty_n, fifo3_value_full_n, fifo3_grad_full_n, ap_enable_reg_pp0_iter1, tmp_3_i_reg_959, ap_enable_reg_pp0_iter27, or_cond3_i_reg_974_pp0_iter26_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (fifo3_grad_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (fifo3_value_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (fifo3_grad_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (fifo3_value_full_n = ap_const_logic_0)))) or ((tmp_3_i_reg_959 = ap_const_lv1_0) and (fifo2_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo2_empty_n, fifo3_value_full_n, fifo3_grad_full_n, ap_enable_reg_pp0_iter1, tmp_3_i_reg_959, ap_enable_reg_pp0_iter27, or_cond3_i_reg_974_pp0_iter26_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (fifo3_grad_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (fifo3_value_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (fifo3_grad_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (fifo3_value_full_n = ap_const_logic_0)))) or ((tmp_3_i_reg_959 = ap_const_lv1_0) and (fifo2_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state30_pp0_stage0_iter27_assign_proc : process(fifo3_value_full_n, fifo3_grad_full_n, or_cond3_i_reg_974_pp0_iter26_reg)
    begin
                ap_block_state30_pp0_stage0_iter27 <= (((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (fifo3_grad_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (fifo3_value_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (fifo3_grad_full_n = ap_const_logic_0)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (fifo3_value_full_n = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(fifo2_empty_n, tmp_3_i_reg_959)
    begin
                ap_block_state4_pp0_stage0_iter1 <= ((tmp_3_i_reg_959 = ap_const_lv1_0) and (fifo2_empty_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter1_state4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, tmp_i_fu_272_p2, ap_CS_fsm_state2)
    begin
        if (((tmp_i_fu_272_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26)
    begin
        if (((ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_t_int1_i_reg_253 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= internal_ap_ready;

    fifo2_blk_n_assign_proc : process(fifo2_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_3_i_reg_959)
    begin
        if (((tmp_3_i_reg_959 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo2_blk_n <= fifo2_empty_n;
        else 
            fifo2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_3_i_reg_959, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_3_i_reg_959 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo2_read <= ap_const_logic_1;
        else 
            fifo2_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo3_grad_blk_n_assign_proc : process(fifo3_grad_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter27, or_cond3_i_reg_974_pp0_iter26_reg)
    begin
        if ((((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)))) then 
            fifo3_grad_blk_n <= fifo3_grad_full_n;
        else 
            fifo3_grad_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo3_grad_din <= 
        sel_tmp_cast_fu_873_p3 when (tmp_1_fu_881_p2(0) = '1') else 
        grad_sobel_i_fu_835_p3;

    fifo3_grad_write_assign_proc : process(ap_enable_reg_pp0_iter27, or_cond3_i_reg_974_pp0_iter26_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            fifo3_grad_write <= ap_const_logic_1;
        else 
            fifo3_grad_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo3_value_blk_n_assign_proc : process(fifo3_value_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter27, or_cond3_i_reg_974_pp0_iter26_reg)
    begin
        if ((((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)))) then 
            fifo3_value_blk_n <= fifo3_value_full_n;
        else 
            fifo3_value_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo3_value_din_assign_proc : process(ap_enable_reg_pp0_iter27, or_cond3_i_reg_974_pp0_iter26_reg, tmp_28_i_reg_1066_pp0_iter26_reg, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then
            if ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1)) then 
                fifo3_value_din <= tmp_28_i_reg_1066_pp0_iter26_reg;
            elsif ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0)) then 
                fifo3_value_din <= ap_const_lv8_0;
            else 
                fifo3_value_din <= "XXXXXXXX";
            end if;
        else 
            fifo3_value_din <= "XXXXXXXX";
        end if; 
    end process;


    fifo3_value_write_assign_proc : process(ap_enable_reg_pp0_iter27, or_cond3_i_reg_974_pp0_iter26_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond3_i_reg_974_pp0_iter26_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            fifo3_value_write <= ap_const_logic_1;
        else 
            fifo3_value_write <= ap_const_logic_0;
        end if; 
    end process;

    grad_sobel_i_fu_835_p3 <= 
        ap_const_lv2_1 when (or_cond9_i_fu_829_p2(0) = '1') else 
        ap_const_lv2_2;

    grp_fu_264_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_264_ce <= ap_const_logic_1;
        else 
            grp_fu_264_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_264_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_i_reg_1035),32));


    grp_fu_267_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_267_ce <= ap_const_logic_1;
        else 
            grp_fu_267_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_602_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_602_ce <= ap_const_logic_1;
        else 
            grp_fu_602_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_602_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_25_tr_i_fu_588_p3),20));

    grp_fu_902_p0 <= pix_v_sobel_2_2_2_ca_fu_608_p1(11 - 1 downto 0);
    grp_fu_902_p1 <= pix_v_sobel_2_2_2_ca_fu_608_p1(11 - 1 downto 0);
    icmp5_fu_765_p2 <= "1" when (signed(tmp_9_fu_755_p4) > signed(ap_const_lv24_0)) else "0";
    icmp8_fu_339_p2 <= "0" when (tmp_10_fu_329_p4 = ap_const_lv8_0) else "1";
    icmp_fu_294_p2 <= "0" when (tmp_2_fu_284_p4 = ap_const_lv8_0) else "1";

    internal_ap_ready_assign_proc : process(tmp_i_fu_272_p2, ap_CS_fsm_state2)
    begin
        if (((tmp_i_fu_272_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    isNeg_fu_664_p3 <= sh_assign_fu_658_p2(8 downto 8);
    line_buf_address0 <= tmp_4_i_fu_324_p1(9 - 1 downto 0);

    line_buf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_ce0 <= ap_const_logic_1;
        else 
            line_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_ce1 <= ap_const_logic_1;
        else 
            line_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buf_d1 <= (fifo2_dout & tmp_8_i_fu_397_p4);

    line_buf_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_3_i_reg_959, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_3_i_reg_959 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            line_buf_we1 <= ap_const_logic_1;
        else 
            line_buf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    mantissa_V_1_i_i_i_c_fu_650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_V_fu_640_p4),79));
    mantissa_V_fu_640_p4 <= ((ap_const_lv1_1 & tmp_V_1_fu_636_p1) & ap_const_lv1_0);
    not_sel_tmp2_fu_867_p2 <= (sel_tmp2_fu_861_p2 xor ap_const_lv1_1);
    or_cond3_i_fu_357_p2 <= (tmp3_reg_954 and tmp2_fu_351_p2);
    or_cond9_i_fu_829_p2 <= (tmp_24_i_fu_823_p2 and tmp_23_i_fu_817_p2);
    or_cond_i_fu_799_p2 <= (tmp_20_i_fu_793_p2 and tmp_19_i_fu_787_p2);
    p_Val2_5_fu_736_p3 <= 
        tmp_4_fu_722_p1 when (isNeg_fu_664_p3(0) = '1') else 
        tmp_5_fu_726_p4;
    p_Val2_6_fu_749_p3 <= 
        result_V_1_fu_744_p2 when (p_Result_s_reg_1055(0) = '1') else 
        p_Val2_5_reg_1060;
    p_Val2_s_fu_615_p1 <= x_assign_2_reg_1050;
    p_shl1_cast_i_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_i_fu_508_p3),11));
    p_shl1_i_fu_508_p3 <= (window_buf_1_2_reg_984 & ap_const_lv1_0);
    p_shl_cast_i_fu_559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_i_fu_552_p3),11));
    p_shl_i_fu_552_p3 <= (window_buf_2_1_2_reg_978 & ap_const_lv1_0);
        pix_h_sobel_2_0_2_ca_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_h_sobel_2_0_2_i_fu_424_p2),11));

    pix_h_sobel_2_0_2_i_fu_424_p2 <= std_logic_vector(unsigned(tmp_23_0_cast10_i_ca_fu_416_p1) - unsigned(tmp_23_0_2_cast9_i_c_fu_420_p1));
    pix_h_sobel_2_1_1_i_fu_446_p2 <= std_logic_vector(unsigned(tmp_24_1_cast_i_fu_442_p1) + unsigned(pix_h_sobel_2_0_2_ca_fu_430_p1));
    pix_h_sobel_2_1_2_i_fu_519_p2 <= std_logic_vector(unsigned(pix_h_sobel_2_1_1_i_reg_994) - unsigned(p_shl1_cast_i_fu_515_p1));
    pix_h_sobel_2_2_1_i_fu_528_p2 <= std_logic_vector(unsigned(pix_h_sobel_2_1_2_i_fu_519_p2) + unsigned(tmp_23_2_cast_i_fu_524_p1));
        pix_h_sobel_2_2_2_ca_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_h_sobel_2_2_2_i_reg_1004),22));

    pix_h_sobel_2_2_2_i_fu_537_p2 <= std_logic_vector(unsigned(pix_h_sobel_2_2_1_i_fu_528_p2) - unsigned(tmp_23_2_2_cast_i_fu_534_p1));
    pix_v_sobel_2_1_2_ca_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_v_sobel_2_1_2_i_reg_999),11));
    pix_v_sobel_2_1_2_i_fu_474_p2 <= std_logic_vector(unsigned(tmp_cast_fu_470_p1) + unsigned(tmp_30_0_1_cast_i_fu_460_p1));
    pix_v_sobel_2_2_1_i_fu_563_p2 <= std_logic_vector(unsigned(pix_v_sobel_2_2_i_fu_546_p2) - unsigned(p_shl_cast_i_fu_559_p1));
        pix_v_sobel_2_2_2_ca_fu_608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_v_sobel_2_2_2_i_reg_1010_pp0_iter3_reg),22));

    pix_v_sobel_2_2_2_i_fu_569_p2 <= std_logic_vector(unsigned(pix_v_sobel_2_2_1_i_fu_563_p2) - unsigned(tmp_23_2_2_cast_i_fu_534_p1));
    pix_v_sobel_2_2_i_fu_546_p2 <= std_logic_vector(unsigned(pix_v_sobel_2_1_2_ca_fu_543_p1) - unsigned(tmp_23_2_cast_i_fu_524_p1));
    r_V_1_fu_708_p2 <= std_logic_vector(shift_left(unsigned(mantissa_V_1_i_i_i_c_fu_650_p1),to_integer(unsigned('0' & tmp_i_i_i_i_96_fu_698_p1(31-1 downto 0)))));
    r_V_fu_702_p2 <= std_logic_vector(shift_right(unsigned(mantissa_V_fu_640_p4),to_integer(unsigned('0' & sh_assign_2_i_i_i_ca_1_fu_694_p1(25-1 downto 0)))));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    result_V_1_fu_744_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_5_reg_1060));
    sel_tmp1_demorgan_fu_843_p2 <= (tmp_20_i_fu_793_p2 and tmp_19_i_fu_787_p2);
    sel_tmp1_fu_849_p2 <= (sel_tmp1_demorgan_fu_843_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_861_p2 <= (tmp_21_i_fu_805_p2 and tmp1_fu_855_p2);
    sel_tmp_cast_fu_873_p3 <= 
        ap_const_lv2_3 when (not_sel_tmp2_fu_867_p2(0) = '1') else 
        ap_const_lv2_0;
        sh_assign_2_i_i_i_ca_1_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_682_p3),25));

        sh_assign_2_i_i_i_ca_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_682_p3),32));

    sh_assign_fu_658_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i_cast_i_fu_654_p1));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

        t_int_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_602_p2),32));

    tmp1_fu_855_p2 <= (tmp_22_i_fu_811_p2 and sel_tmp1_fu_849_p2);
    tmp2_fu_351_p2 <= (tmp_26_i_fu_345_p2 and icmp8_fu_339_p2);
    tmp3_fu_306_p2 <= (tmp_2_i_fu_300_p2 and icmp_fu_294_p2);
    tmp_10_fu_329_p4 <= xi_i_reg_242(9 downto 2);
    tmp_10_i_fu_896_p0 <= pix_h_sobel_2_2_2_ca_fu_585_p1(11 - 1 downto 0);
    tmp_10_i_fu_896_p1 <= pix_h_sobel_2_2_2_ca_fu_585_p1(11 - 1 downto 0);
    tmp_11_fu_771_p1 <= p_Val2_6_fu_749_p3(8 - 1 downto 0);
    tmp_16_i_fu_575_p2 <= "1" when (pix_h_sobel_2_2_1_i_fu_528_p2 = tmp_23_2_2_cast_i_fu_534_p1) else "0";
    tmp_19_i_fu_787_p2 <= "1" when (signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_253) > signed(ap_const_lv32_FFFFFD96)) else "0";
    tmp_1_fu_881_p2 <= (sel_tmp2_fu_861_p2 or or_cond_i_fu_799_p2);
    tmp_20_i_fu_793_p2 <= "1" when (signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_253) < signed(ap_const_lv32_FFFFFF97)) else "0";
    tmp_21_i_fu_805_p2 <= "1" when (signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_253) > signed(ap_const_lv32_FFFFFF96)) else "0";
    tmp_22_i_fu_811_p2 <= "1" when (signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_253) < signed(ap_const_lv32_6B)) else "0";
    tmp_23_0_2_cast9_i_c_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_buf_0_2_fu_377_p4),9));
    tmp_23_0_cast10_i_ca_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_buf_0_1_fu_166),9));
    tmp_23_2_2_cast_i_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_buf_2_2_reg_989),11));
    tmp_23_2_cast_i_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_buf_2_1_fu_182),11));
    tmp_23_i_fu_817_p2 <= "1" when (signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_253) > signed(ap_const_lv32_6A)) else "0";
    tmp_24_1_cast_i_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_1_i_fu_434_p3),11));
    tmp_24_1_i_fu_434_p3 <= (window_buf_1_1_fu_174 & ap_const_lv1_0);
    tmp_24_i_fu_823_p2 <= "1" when (signed(ap_phi_reg_pp0_iter27_t_int1_i_reg_253) < signed(ap_const_lv32_26A)) else "0";
    tmp_25_tr_i_fu_588_p3 <= (pix_v_sobel_2_2_2_i_reg_1010 & ap_const_lv8_0);
    tmp_26_i_fu_345_p2 <= "1" when (unsigned(xi_i_reg_242) < unsigned(ap_const_lv10_1FD)) else "0";
    tmp_28_i_fu_775_p3 <= 
        ap_const_lv8_FF when (icmp5_fu_765_p2(0) = '1') else 
        tmp_11_fu_771_p1;
    tmp_2_fu_284_p4 <= yi_i_reg_231(9 downto 2);
    tmp_2_i_fu_300_p2 <= "1" when (unsigned(yi_i_reg_231) < unsigned(ap_const_lv10_1FD)) else "0";
    tmp_30_0_1_cast_i_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_0_1_i_fu_452_p3),10));
    tmp_30_0_1_i_fu_452_p3 <= (window_buf_0_1_1_fu_170 & ap_const_lv1_0);
    tmp_3_i_fu_312_p2 <= "1" when (xi_i_reg_242 = ap_const_lv10_200) else "0";
    tmp_4_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_714_p3),32));
    tmp_4_i_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xi_i_reg_242),64));
    tmp_5_fu_726_p4 <= r_V_1_fu_708_p2(55 downto 24);
    tmp_8_fu_714_p3 <= r_V_fu_702_p2(24 downto 24);
    tmp_8_i_fu_397_p4 <= line_buf_q0(23 downto 8);
    tmp_9_fu_755_p4 <= p_Val2_6_fu_749_p3(31 downto 8);
    tmp_V_1_fu_636_p1 <= p_Val2_s_fu_615_p1(23 - 1 downto 0);
    tmp_V_fu_626_p4 <= p_Val2_s_fu_615_p1(30 downto 23);
    tmp_cast_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_464_p2),10));
    tmp_fu_464_p2 <= std_logic_vector(unsigned(tmp_23_0_cast10_i_ca_fu_416_p1) + unsigned(tmp_23_0_2_cast9_i_c_fu_420_p1));
    tmp_i_fu_272_p2 <= "1" when (yi_i_reg_231 = ap_const_lv10_200) else "0";
        tmp_i_i_i_cast_i_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i_i_i_i_fu_672_p2),9));

    tmp_i_i_i_i_96_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_2_i_i_i_ca_fu_690_p1),79));
    tmp_i_i_i_i_cast_i_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_fu_626_p4),9));
    tmp_i_i_i_i_fu_672_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(tmp_V_fu_626_p4));
    ush_fu_682_p3 <= 
        tmp_i_i_i_cast_i_fu_678_p1 when (isNeg_fu_664_p3(0) = '1') else 
        sh_assign_fu_658_p2;
    window_buf_0_2_fu_377_p4 <= line_buf_q0(15 downto 8);
    xi_fu_318_p2 <= std_logic_vector(unsigned(xi_i_reg_242) + unsigned(ap_const_lv10_1));
    yi_fu_278_p2 <= std_logic_vector(unsigned(yi_i_reg_231) + unsigned(ap_const_lv10_1));
end behav;
