INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:31:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 buffer26/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 1.355ns (21.936%)  route 4.822ns (78.064%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3012, unset)         0.508     0.508    buffer26/control/clk
                         FDRE                                         r  buffer26/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer26/control/outputValid_reg/Q
                         net (fo=13, unplaced)        0.438     1.172    buffer26/control/outputValid_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.291 f  buffer26/control/alpha_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.705     1.996    buffer25/control/transmitValue_i_6__6
                         LUT6 (Prop_lut6_I0_O)        0.043     2.039 f  buffer25/control/alpha_ready_INST_0_i_4/O
                         net (fo=7, unplaced)         0.279     2.318    control_merge5/tehb/control/transmitValue_reg_9
                         LUT6 (Prop_lut6_I5_O)        0.043     2.361 f  control_merge5/tehb/control/fullReg_i_4__20/O
                         net (fo=9, unplaced)         0.285     2.646    control_merge5/tehb/control/fullReg_reg_5
                         LUT2 (Prop_lut2_I0_O)        0.043     2.689 f  control_merge5/tehb/control/transmitValue_i_2__55/O
                         net (fo=11, unplaced)        0.290     2.979    control_merge6/tehb/control/transmitValue_reg_24
                         LUT6 (Prop_lut6_I0_O)        0.043     3.022 f  control_merge6/tehb/control/transmitValue_i_2__54/O
                         net (fo=15, unplaced)        0.297     3.319    fork31/control/generateBlocks[0].regblock/fullReg_reg
                         LUT2 (Prop_lut2_I1_O)        0.043     3.362 r  fork31/control/generateBlocks[0].regblock/fullReg_i_4__15/O
                         net (fo=5, unplaced)         0.405     3.767    control_merge6/tehb/control/fullReg_reg_19
                         LUT6 (Prop_lut6_I1_O)        0.043     3.810 f  control_merge6/tehb/control/transmitValue_i_2__39/O
                         net (fo=18, unplaced)        0.301     4.111    fork30/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT5 (Prop_lut5_I4_O)        0.043     4.154 f  fork30/control/generateBlocks[0].regblock/transmitValue_i_2__38/O
                         net (fo=5, unplaced)         0.272     4.426    control_merge6/tehb/control/fullReg_reg_20
                         LUT3 (Prop_lut3_I1_O)        0.047     4.473 f  control_merge6/tehb/control/fullReg_i_2__16/O
                         net (fo=36, unplaced)        0.318     4.791    lsq2/handshake_lsq_lsq2_core/dataReg_reg[6]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.834 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q[6]_i_4/O
                         net (fo=3, unplaced)         0.477     5.311    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.556 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     5.563    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.613 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.613    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.663 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     5.663    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.817 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_8/O[3]
                         net (fo=2, unplaced)         0.467     6.284    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[15]
                         LUT6 (Prop_lut6_I5_O)        0.120     6.404 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_1/O
                         net (fo=7, unplaced)         0.281     6.685    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_7
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=3012, unset)         0.483    11.683    lsq2/handshake_lsq_lsq2_core/clk
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.455    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  4.770    




