{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690366377255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690366377256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 13:12:54 2023 " "Processing started: Wed Jul 26 13:12:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690366377256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1690366377256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hdmi_top -c hdmi_top " "Command: quartus_sta hdmi_top -c hdmi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1690366377256 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1690366377293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1690366378460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366378510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366378510 ""}
{ "Info" "ISTA_SDC_FOUND" "hdmi_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'hdmi_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1690366379533 ""}
{ "Info" "ISTA_SDC_FOUND" "hdmi_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'hdmi_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1690366379569 ""}
{ "Info" "ISTA_SDC_FOUND" "hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1690366379574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1690366379607 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1690366379607 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1690366379923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366379971 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1690366379972 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1690366379972 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1690366379972 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1690366379972 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1690366379973 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1690366379973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380005 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380006 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380006 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1690366380009 ""}
{ "Info" "ISTA_SDC_FOUND" "hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1690366380010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380011 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380011 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380011 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380012 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380012 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380012 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380013 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380013 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380013 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380014 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380015 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380015 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380015 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380016 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380016 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380016 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380017 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380017 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380017 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380018 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380018 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380019 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380019 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380019 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380020 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380020 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380020 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380021 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380021 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380021 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380022 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380024 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380024 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380024 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380025 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380026 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380026 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380027 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380027 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380027 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380028 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380028 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380028 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380028 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380029 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380029 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380030 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380030 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380030 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380031 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380031 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380031 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380032 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380032 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380033 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380034 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hdmi_qsys_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at hdmi_qsys_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hdmi_qsys_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at hdmi_qsys_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1690366380034 ""}  } { { "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" "" { Text "/home/user/Projects/cyclone_v/hdmi/avalon/hps_test/hdmi_qsys/synthesis/submodules/hdmi_qsys_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1690366380034 ""}
{ "Info" "ISTA_SDC_FOUND" "hdmi_top.sdc " "Reading SDC File: 'hdmi_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1690366380034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1690366380035 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690366380036 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690366380036 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690366380036 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366380036 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366380059 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690366380059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366380090 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1690366380091 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366380098 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1690366380098 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1690366380101 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1690366380113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.181 " "Worst-case setup slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.563               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.563               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.679               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.679               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.480               0.000 clk  " "   15.480               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366380172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.245               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 clk  " "    0.265               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.447               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366380182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.129 " "Worst-case recovery slack is 5.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.129               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.129               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.899               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.899               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.307               0.000 clk  " "   17.307               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366380186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.286 " "Worst-case removal slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.286               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.870               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 clk  " "    1.042               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366380198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.885 " "Worst-case minimum pulse width slack is 0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.885               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.025               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.039               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.133               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.133               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.392               0.000 clk  " "    9.392               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366380201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366380201 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.273 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.273" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.387 ns " "Worst Case Available Settling Time: 29.387 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366380257 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366380257 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1690366380327 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1690366380621 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381646 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366381646 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381679 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366381679 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 5.129 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 5.129" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381713 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366381713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.286 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.286" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366381747 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366381747 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1690366381814 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1690366381814 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.965   0.94" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.965   0.94" 0 0 "Timing Analyzer" 0 0 1690366381815 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" 0 0 "Timing Analyzer" 0 0 1690366381815 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" 0 0 "Timing Analyzer" 0 0 1690366381815 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.129  0.286" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.129  0.286" 0 0 "Timing Analyzer" 0 0 1690366381815 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.672  0.538" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.672  0.538" 0 0 "Timing Analyzer" 0 0 1690366381815 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.805  0.805" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.805  0.805" 0 0 "Timing Analyzer" 0 0 1690366381815 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" 0 0 "Timing Analyzer" 0 0 1690366381815 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.411  0.411" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.411  0.411" 0 0 "Timing Analyzer" 0 0 1690366381815 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690366381971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690366382015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690366387826 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366388280 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690366388280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366388283 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1690366388283 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366388290 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1690366388290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.264 " "Worst-case setup slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.264               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.560               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.496               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.496               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.550               0.000 clk  " "   15.550               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366388372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 clk  " "    0.215               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.231               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.419               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366388408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.220 " "Worst-case recovery slack is 5.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.220               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.220               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.064               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.064               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.409               0.000 clk  " "   17.409               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366388439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.280 " "Worst-case removal slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.280               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.812               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 clk  " "    0.982               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366388468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.847 " "Worst-case minimum pulse width slack is 0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.847               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.030               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.046               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.097               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.097               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.294               0.000 clk  " "    9.294               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366388497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366388497 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.273 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.273" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.505 ns " "Worst Case Available Settling Time: 29.505 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366388552 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366388552 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1690366388663 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1690366388952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366389953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366389953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366389953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366389953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366389953 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366389953 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390011 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366390011 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 5.220 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 5.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390070 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366390070 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.280 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.280" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366390132 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366390132 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.957  0.934" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.957  0.934" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|   5.22   0.28" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|   5.22   0.28" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.678  0.577" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.678  0.577" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.792  0.792" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.792  0.792" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.423  0.423" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.423  0.423" 0 0 "Timing Analyzer" 0 0 1690366390220 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1690366390433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690366390635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690366395818 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366396264 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690366396264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366396267 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1690366396267 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366396274 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1690366396274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.408 " "Worst-case setup slack is 1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.408               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.764               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.764               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.036               0.000 clk  " "   17.036               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366396336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.143               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.213               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366396399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.440 " "Worst-case recovery slack is 5.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.440               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.440               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.126               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.126               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.273               0.000 clk  " "   18.273               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366396456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.397 " "Worst-case removal slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.397               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.488               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 clk  " "    0.577               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366396513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.234 " "Worst-case minimum pulse width slack is 1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.234               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.252               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.252               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.414               0.000 clk  " "    9.414               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366396566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366396566 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.273 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.273" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.046 ns " "Worst Case Available Settling Time: 31.046 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366396620 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366396620 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1690366396812 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1690366397096 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398344 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366398344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398430 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366398430 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 5.440 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 5.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398518 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366398518 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.397 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.397" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366398605 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366398605 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1690366398721 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1690366398721 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" 0 0 "Timing Analyzer" 0 0 1690366398721 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "Timing Analyzer" 0 0 1690366398721 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "Timing Analyzer" 0 0 1690366398721 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|   5.44  0.397" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|   5.44  0.397" 0 0 "Timing Analyzer" 0 0 1690366398721 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.735  0.674" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.735  0.674" 0 0 "Timing Analyzer" 0 0 1690366398722 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.897  0.897" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.897  0.897" 0 0 "Timing Analyzer" 0 0 1690366398722 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.522  0.475" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.522  0.475" 0 0 "Timing Analyzer" 0 0 1690366398722 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|   0.48   0.48" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|   0.48   0.48" 0 0 "Timing Analyzer" 0 0 1690366398722 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690366398978 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hdmi_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hdmi_inst\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690366399531 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690366399531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366399535 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1690366399535 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1690366399541 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1690366399541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.648 " "Worst-case setup slack is 1.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.648               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.648               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.293               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.293               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.285               0.000 clk  " "   17.285               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366399630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 clk  " "    0.114               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.129               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.191               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366399715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.538 " "Worst-case recovery slack is 5.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.538               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.538               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.432               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.432               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.445               0.000 clk  " "   18.445               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366399798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.373 " "Worst-case removal slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.373               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.449               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 clk  " "    0.521               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366399880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.223 " "Worst-case minimum pulse width slack is 1.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.223               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 hdmi_qsys:hdmi_inst\|hdmi_qsys_hps_0:hps_0\|hdmi_qsys_hps_0_hps_io:hps_io\|hdmi_qsys_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.249               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.249               0.000 hdmi_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.414               0.000 clk  " "    9.414               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690366399961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690366399961 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.273 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.273" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.249 ns " "Worst Case Available Settling Time: 31.249 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690366400019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366400019 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1690366400337 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1690366400639 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402354 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366402354 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402463 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402463 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366402463 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 5.538 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 5.538" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402574 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366402574 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.373 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hdmi_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1690366402691 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690366402691 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hdmi_inst\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1690366402824 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1690366402824 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" 0 0 "Timing Analyzer" 0 0 1690366402824 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "Timing Analyzer" 0 0 1690366402824 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "Timing Analyzer" 0 0 1690366402824 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.538  0.373" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.538  0.373" 0 0 "Timing Analyzer" 0 0 1690366402824 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.732  0.702" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.732  0.702" 0 0 "Timing Analyzer" 0 0 1690366402824 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.902  0.902" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.902  0.902" 0 0 "Timing Analyzer" 0 0 1690366402825 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" 0 0 "Timing Analyzer" 0 0 1690366402825 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.494  0.494" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.494  0.494" 0 0 "Timing Analyzer" 0 0 1690366402825 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690366405491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690366405492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 123 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1755 " "Peak virtual memory: 1755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690366406231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 13:13:26 2023 " "Processing ended: Wed Jul 26 13:13:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690366406231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690366406231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690366406231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1690366406231 ""}
