Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Jun 25 10:02:21 2018
| Host             : PC-201805041311 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.261        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.155        |
| Device Static (W)        | 0.105        |
| Total Off-Chip Power (W) | 0.714        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 81.6         |
| Junction Temperature (C) | 28.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.051 |       33 |       --- |             --- |
| Slice Logic              |     0.015 |    21391 |       --- |             --- |
|   LUT as Logic           |     0.014 |     8377 |     63400 |           13.21 |
|   Register               |    <0.001 |     8413 |    126800 |            6.63 |
|   LUT as Distributed RAM |    <0.001 |      924 |     19000 |            4.86 |
|   CARRY4                 |    <0.001 |      266 |     15850 |            1.68 |
|   LUT as Shift Register  |    <0.001 |      331 |     19000 |            1.74 |
|   F7/F8 Muxes            |    <0.001 |       86 |     63400 |            0.14 |
|   Others                 |    <0.001 |      372 |       --- |             --- |
| Signals                  |     0.021 |    17086 |       --- |             --- |
| Block RAM                |     0.002 |        2 |       135 |            1.48 |
| MMCM                     |     0.202 |        2 |         6 |           33.33 |
| PLL                      |     0.092 |        1 |         6 |           16.67 |
| I/O                      |     0.519 |       81 |       285 |           28.42 |
| PHASER                   |     0.250 |       26 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.105 |          |           |                 |
| Total                    |     1.261 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.178 |       0.161 |      0.017 |
| Vccaux    |       1.800 |     0.388 |       0.370 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.697 |       0.693 |      0.004 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                         | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_sys_pll                                                                                                                                          | sys_pll_m0/inst/clk_out1_sys_pll                                                                                                                                                                               |            20.0 |
| clk_pll_i                                                                                                                                                 | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clkfbout_sys_pll                                                                                                                                          | sys_pll_m0/inst/clkfbout_sys_pll                                                                                                                                                                               |             5.0 |
| freq_refclk                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_2                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_3                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| oserdes_clk                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_5                                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_6                                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_5                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_6                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            10.0 |
| pll_clk3_out                                                                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| sys_clk_p                                                                                                                                                 | sys_clk_p                                                                                                                                                                                                      |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------+-----------+
| Name                                                                     | Power (W) |
+--------------------------------------------------------------------------+-----------+
| top                                                                      |     1.155 |
|   audio_record_play_ctrl_m0                                              |     0.002 |
|     audio_key_m0                                                         |    <0.001 |
|       ax_debounce_m0                                                     |    <0.001 |
|     audio_rx_m0                                                          |    <0.001 |
|     audio_tx_m0                                                          |    <0.001 |
|   frame_read_write_m0                                                    |     0.005 |
|     frame_fifo_read_m0                                                   |    <0.001 |
|     frame_fifo_write_m0                                                  |    <0.001 |
|     read_buf                                                             |     0.002 |
|       U0                                                                 |     0.002 |
|         inst_fifo_gen                                                    |     0.002 |
|           gconvfifo.rf                                                   |     0.002 |
|             grf.rf                                                       |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                               |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                 gras.rsts                                                |    <0.001 |
|                 rpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                 gwas.gwdc0.wdc                                           |    <0.001 |
|                 gwas.wsts                                                |    <0.001 |
|                 wpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                                      |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                   inst_blk_mem_gen                                       |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                        |    <0.001 |
|                       valid.cstr                                         |    <0.001 |
|                         ramloop[0].ram.r                                 |    <0.001 |
|                           prim_noinit.ram                                |    <0.001 |
|               rstblk                                                     |    <0.001 |
|     write_buf                                                            |     0.003 |
|       U0                                                                 |     0.003 |
|         inst_fifo_gen                                                    |     0.003 |
|           gconvfifo.rf                                                   |     0.003 |
|             grf.rf                                                       |     0.003 |
|               gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                               |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                 gras.grdc1.rdc                                           |    <0.001 |
|                 gras.rsts                                                |    <0.001 |
|                 rpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                 gwas.wsts                                                |    <0.001 |
|                 wpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                                      |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                 |     0.002 |
|                   inst_blk_mem_gen                                       |     0.002 |
|                     gnativebmg.native_blk_mem_gen                        |     0.002 |
|                       valid.cstr                                         |     0.002 |
|                         ramloop[0].ram.r                                 |     0.002 |
|                           prim_noinit.ram                                |     0.002 |
|               rstblk                                                     |    <0.001 |
|   i2c_config_m0                                                          |    <0.001 |
|     i2c_master_top_m0                                                    |    <0.001 |
|       byte_controller                                                    |    <0.001 |
|         bit_controller                                                   |    <0.001 |
|   sys_pll_m0                                                             |     0.108 |
|     inst                                                                 |     0.108 |
|   u_aq_axi_master                                                        |     0.001 |
|   u_ddr3                                                                 |     1.038 |
|     u_ddr3_mig                                                           |     1.038 |
|       temp_mon_enabled.u_tempmon                                         |     0.007 |
|       u_ddr3_clk_ibuf                                                    |     0.000 |
|       u_ddr3_infrastructure                                              |     0.188 |
|       u_iodelay_ctrl                                                     |    <0.001 |
|       u_memc_ui_top_axi                                                  |     0.842 |
|         mem_intfc0                                                       |     0.816 |
|           ddr_phy_top0                                                   |     0.811 |
|             u_ddr_calib_top                                              |     0.029 |
|               ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                |     0.005 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                          |     0.005 |
|               ddr_phy_tempmon_0                                          |     0.001 |
|               dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr              |     0.002 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                  |    <0.001 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                              |     0.003 |
|               u_ddr_phy_init                                             |     0.009 |
|               u_ddr_phy_wrcal                                            |     0.003 |
|               u_ddr_prbs_gen                                             |     0.001 |
|             u_ddr_mc_phy_wrapper                                         |     0.781 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[16].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[17].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[18].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[19].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[20].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[21].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[22].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[23].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[24].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[25].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[26].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[27].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[28].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[29].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[30].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[31].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                 |     0.008 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs |     0.018 |
|                 OBUFTDS                                                  |     0.006 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs |     0.018 |
|                 OBUFTDS                                                  |     0.006 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs |     0.018 |
|                 OBUFTDS                                                  |     0.006 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs |     0.018 |
|                 OBUFTDS                                                  |     0.006 |
|               u_ddr_mc_phy                                               |     0.406 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                        |     0.275 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                        |     0.056 |
|                     ddr_byte_group_io                                    |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |     0.001 |
|                       mem_reg_0_3_0_5                                    |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_24_29                                  |    <0.001 |
|                       mem_reg_0_3_30_35                                  |    <0.001 |
|                       mem_reg_0_3_36_41                                  |    <0.001 |
|                       mem_reg_0_3_42_47                                  |    <0.001 |
|                       mem_reg_0_3_48_53                                  |    <0.001 |
|                       mem_reg_0_3_54_59                                  |    <0.001 |
|                       mem_reg_0_3_60_65                                  |    <0.001 |
|                       mem_reg_0_3_6_11                                   |    <0.001 |
|                       mem_reg_0_3_72_77                                  |    <0.001 |
|                       mem_reg_0_3_78_79                                  |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                        |     0.056 |
|                     ddr_byte_group_io                                    |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_0_5                                    |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_18_23                                  |    <0.001 |
|                       mem_reg_0_3_24_29                                  |    <0.001 |
|                       mem_reg_0_3_30_35                                  |    <0.001 |
|                       mem_reg_0_3_36_41                                  |    <0.001 |
|                       mem_reg_0_3_42_47                                  |    <0.001 |
|                       mem_reg_0_3_48_53                                  |    <0.001 |
|                       mem_reg_0_3_54_59                                  |    <0.001 |
|                       mem_reg_0_3_60_65                                  |    <0.001 |
|                       mem_reg_0_3_66_71                                  |    <0.001 |
|                       mem_reg_0_3_6_11                                   |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                        |     0.056 |
|                     ddr_byte_group_io                                    |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_18_23                                  |    <0.001 |
|                       mem_reg_0_3_24_29                                  |    <0.001 |
|                       mem_reg_0_3_30_35                                  |    <0.001 |
|                       mem_reg_0_3_36_41                                  |    <0.001 |
|                       mem_reg_0_3_42_47                                  |    <0.001 |
|                       mem_reg_0_3_54_59                                  |    <0.001 |
|                       mem_reg_0_3_60_65                                  |    <0.001 |
|                       mem_reg_0_3_66_71                                  |    <0.001 |
|                       mem_reg_0_3_6_11                                   |    <0.001 |
|                       mem_reg_0_3_72_77                                  |    <0.001 |
|                       mem_reg_0_3_78_79                                  |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                        |     0.056 |
|                     ddr_byte_group_io                                    |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_18_23                                  |    <0.001 |
|                       mem_reg_0_3_24_29                                  |    <0.001 |
|                       mem_reg_0_3_30_35                                  |    <0.001 |
|                       mem_reg_0_3_36_41                                  |    <0.001 |
|                       mem_reg_0_3_42_47                                  |    <0.001 |
|                       mem_reg_0_3_48_53                                  |    <0.001 |
|                       mem_reg_0_3_54_59                                  |    <0.001 |
|                       mem_reg_0_3_60_65                                  |    <0.001 |
|                       mem_reg_0_3_66_71                                  |    <0.001 |
|                       mem_reg_0_3_6_11                                   |    <0.001 |
|                       mem_reg_0_3_72_77                                  |    <0.001 |
|                       mem_reg_0_3_78_79                                  |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                 ddr_phy_4lanes_1.u_ddr_phy_4lanes                        |     0.132 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                        |     0.019 |
|                     ddr_byte_group_io                                    |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                        |     0.020 |
|                     ddr_byte_group_io                                    |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                        |     0.040 |
|                     ddr_byte_group_io                                    |    <0.001 |
|                     ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf            |     0.020 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|           mc0                                                            |     0.006 |
|             bank_mach0                                                   |     0.003 |
|               arb_mux0                                                   |    <0.001 |
|                 arb_row_col0                                             |    <0.001 |
|                   col_arb0                                               |    <0.001 |
|                   pre_4_1_1T_arb.pre_arb0                                |    <0.001 |
|                   row_arb0                                               |    <0.001 |
|                 arb_select0                                              |    <0.001 |
|               bank_cntrl[0].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[1].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[2].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[3].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_common0                                               |    <0.001 |
|             col_mach0                                                    |    <0.001 |
|               read_fifo.fifo_ram[0].RAM32M0                              |    <0.001 |
|               read_fifo.fifo_ram[1].RAM32M0                              |    <0.001 |
|             rank_mach0                                                   |    <0.001 |
|               rank_cntrl[0].rank_cntrl0                                  |    <0.001 |
|               rank_common0                                               |    <0.001 |
|                 maintenance_request.maint_arb0                           |    <0.001 |
|         u_axi_mc                                                         |     0.016 |
|           USE_UPSIZER.upsizer_d2                                         |     0.009 |
|             USE_READ.read_addr_inst                                      |    <0.001 |
|               USE_BURSTS.cmd_queue                                       |    <0.001 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                      |    <0.001 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                 |    <0.001 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                 |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1             |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2             |    <0.001 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3             |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                    |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst          |     0.000 |
|             USE_READ.read_data_inst                                      |     0.001 |
|               USE_FPGA_CTRL.cmd_ready_inst                               |    <0.001 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1          |    <0.001 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst       |    <0.001 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |     0.000 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                |     0.000 |
|               USE_FPGA_LAST_WORD.last_beat_inst                          |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[1].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[2].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                    |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst       |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst       |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst   |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_inst            |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst        |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst      |    <0.001 |
|             USE_WRITE.write_addr_inst                                    |    <0.001 |
|               USE_BURSTS.cmd_queue                                       |    <0.001 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                      |    <0.001 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                 |    <0.001 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                 |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1             |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2             |    <0.001 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3             |     0.000 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                    |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst      |     0.000 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst      |    <0.001 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst          |     0.000 |
|             USE_WRITE.write_data_inst                                    |     0.003 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                |    <0.001 |
|               USE_FPGA_LAST_WORD.last_beat_inst                          |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[1].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[2].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                |    <0.001 |
|               USE_FPGA_LAST_WORD.last_word_inst                          |     0.000 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                |    <0.001 |
|               USE_FPGA_USE_WRAP.last_word_inst2                          |     0.000 |
|               USE_FPGA_USE_WRAP.last_word_inst3                          |     0.000 |
|               USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst       |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.last_word_inst_2                   |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                |    <0.001 |
|                 LUT_LEVEL[0].compare_inst                                |    <0.001 |
|                 LUT_LEVEL[1].compare_inst                                |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                |     0.000 |
|               USE_FPGA_WORD_COMPLETED.pop_si_data_inst                   |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst       |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst  |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst   |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst  |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst       |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst        |    <0.001 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst       |     0.000 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst      |     0.000 |
|             mi_register_slice_inst                                       |     0.002 |
|               r_pipe                                                     |     0.002 |
|             si_register_slice_inst                                       |    <0.001 |
|               ar_pipe                                                    |    <0.001 |
|               aw_pipe                                                    |    <0.001 |
|           axi_mc_ar_channel_0                                            |    <0.001 |
|             ar_cmd_fsm_0                                                 |    <0.001 |
|             axi_mc_cmd_translator_0                                      |    <0.001 |
|               axi_mc_incr_cmd_0                                          |    <0.001 |
|               axi_mc_wrap_cmd_0                                          |    <0.001 |
|           axi_mc_aw_channel_0                                            |    <0.001 |
|             aw_cmd_fsm_0                                                 |    <0.001 |
|             axi_mc_cmd_translator_0                                      |    <0.001 |
|               axi_mc_incr_cmd_0                                          |    <0.001 |
|               axi_mc_wrap_cmd_0                                          |    <0.001 |
|           axi_mc_b_channel_0                                             |    <0.001 |
|             bid_fifo_0                                                   |    <0.001 |
|           axi_mc_cmd_arbiter_0                                           |    <0.001 |
|           axi_mc_r_channel_0                                             |     0.003 |
|             rd_data_fifo_0                                               |     0.003 |
|             transaction_fifo_0                                           |    <0.001 |
|           axi_mc_w_channel_0                                             |     0.003 |
|         u_ui_top                                                         |     0.010 |
|           ui_cmd0                                                        |    <0.001 |
|           ui_rd_data0                                                    |     0.004 |
|             not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0             |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0              |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0              |    <0.001 |
|             not_strict_mode.status_ram.RAM32M0                           |    <0.001 |
|           ui_wr_data0                                                    |     0.005 |
|             pointer_ram.rams[0].RAM32M0                                  |    <0.001 |
|             pointer_ram.rams[1].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[0].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[10].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[11].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[12].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[13].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[14].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[15].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[16].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[17].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[18].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[19].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[1].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[20].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[21].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[22].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[23].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[24].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[25].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[26].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[27].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[28].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[29].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[2].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[30].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[31].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[32].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[33].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[34].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[35].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[36].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[37].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[38].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[39].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[3].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[40].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[41].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[42].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[43].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[44].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[45].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[46].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[47].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[4].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[5].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[6].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[7].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[8].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[9].RAM32M0                        |    <0.001 |
|   wm8731_scl_IOBUF_inst                                                  |     0.000 |
|   wm8731_sda_IOBUF_inst                                                  |     0.000 |
+--------------------------------------------------------------------------+-----------+


