// Seed: 1399647591
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    output tri id_3
    , id_11,
    input uwire id_4,
    input wor id_5,
    output tri1 id_6,
    input tri id_7,
    input tri0 id_8,
    output wor id_9
);
  always @(posedge 1) begin
    id_11 <= 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input wand id_3,
    output wire id_4,
    input wor id_5,
    input uwire id_6,
    input tri id_7,
    output wor id_8,
    input supply1 id_9,
    output tri id_10,
    output supply1 id_11,
    output supply0 id_12,
    input wor id_13,
    input wire id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    output tri1 id_18
);
  assign id_11 = id_9;
  module_0(
      id_0, id_10, id_6, id_4, id_1, id_3, id_4, id_9, id_2, id_8
  ); id_20(
      .id_0(1'b0 == id_0),
      .id_1(1'b0 === 1 <= id_5),
      .id_2(id_1),
      .id_3(id_16),
      .id_4(id_7),
      .id_5(1)
  );
endmodule
