<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_3stage_HCI</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">31</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_3stage_HCI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9bd34c40</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_3stage_HCI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9bd34c40</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9aac19d6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>En1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>En2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_oscillators</spirit:name>
        <spirit:displayName>Num Oscillators</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_oscillators">31</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_stages</spirit:name>
        <spirit:displayName>Num Stages</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_stages">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_3stage_HCI_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/one2two.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_3stage_HCI_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e9b70fa1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_3stage_HCI_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/one2two.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_3stage_HCI_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_3stage_HCI_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9aac19d6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>3 stage Ring Oscillator chain with a MUX</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_3stage_HCI_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_oscillators</spirit:name>
      <spirit:displayName>Num Oscillators</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_oscillators">31</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_stages</spirit:name>
      <spirit:displayName>Num Stages</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_stages">5</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_3stage_HCI_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-05-14T20:22:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d86a81b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cc0b2_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548c4955_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebae41d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da0c271_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0e2eb0_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbb6c6d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e29f58_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476d0cf7_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f28847e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c56379_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644cd861_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3853034b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd50c73_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b6bf03_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2a486_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b49eb2_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a86cc8_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7663bb86_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1c3c42_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d8acf1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdef131_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db16f8c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2b15ab_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f419f6f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5ba5c5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6073b710_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67811d1f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602580c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64080f0b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddf8e8a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555c023b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf0d38a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1a2a18_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a22fb8_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73068bcf_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2896c8cf_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f6856b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10122787_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5102a208_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67faf936_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381c8b5f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf0a6f1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d62d93d_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ad922f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2876a7_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656b79f1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48805266_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701933f1_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc0307f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d2b4ca_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729cfcd0_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cee7e8f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c585618_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac5f841_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7d7d97_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e31fec0_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b64b760_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e862748_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616b7c78_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f37595_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3242d6b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7425b5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec36fd7_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e24c977_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d14ae56_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc43fcd_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d7c6de_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1500d9d2_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4ebef4_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49dd881a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694d6ef3_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3c7c2_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f914b5f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c963514_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7f81ac_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56534234_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a000422_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e06e6ae_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659dc0d0_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7449eda6_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7174c936_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b76036_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f919c00_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec1cedb_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2783712f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60903c9_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7a0724_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5563fc7c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bccb68_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c46577_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dae1058_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113c85d7_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117b7fe8_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268650ae_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4842bd50_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195408f9_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735c81eb_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c32b01a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6518dbe5_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4084eb0_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785a953e_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27751d8b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce0017f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a73103_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db39f0c_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1dd1a3_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee121a3_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1248ad_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608c7d26_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2295a3ef_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7c4541_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783fb3f2_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613d8432_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c42cc2_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474194c6_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a725c8f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c43f3f_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5362a4c3_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3468b7ef_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22360301_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0fd01a_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d35b60_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b02ff42_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4ff2bd_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4cdc6b_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138be291_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203b53fa_ARCHIVE_LOCATION">c:/Users/Jarvis/Documents/Xilinx/ip_repo/AXI_3stage_HCI_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1590ed6b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c5f0a1a5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0bce8bec"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="cae42d72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e7120211"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
