Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 22 15:40:29 2019
| Host         : DESKTOP-PIC0RJ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PipelineCPUTest_timing_summary_routed.rpt -rpx PipelineCPUTest_timing_summary_routed.rpx -warn_on_violation
| Design       : PipelineCPUTest
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/inst12/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.191        0.000                      0                 1842        0.037        0.000                      0                 1842        1.500        0.000                       0                   660  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}       40.000          25.000          
  clk_out2_DCM_PLL  {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_PLL  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       18.703        0.000                      0                 1769        0.037        0.000                      0                 1769       18.750        0.000                       0                   616  
  clk_out2_DCM_PLL        1.191        0.000                      0                   43        0.156        0.000                      0                   43        1.500        0.000                       0                    40  
  clkfbout_DCM_PLL                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DCM_PLL  clk_out2_DCM_PLL        1.254        0.000                      0                   30        0.173        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       18.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.703ns  (required time - arrival time)
  Source:                 CPUInst/inst45/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.857ns  (logic 2.636ns (14.762%)  route 15.221ns (85.238%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.346 - 40.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.822     2.243    CPUInst/inst45/cpu_clk_BUFG
    SLICE_X159Y133       FDRE                                         r  CPUInst/inst45/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456     2.699 f  CPUInst/inst45/q_reg[0]/Q
                         net (fo=104, routed)         1.350     4.048    CPUInst/inst45/q_reg[9][0]
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.124     4.172 r  CPUInst/inst45/q[31]_i_4__1/O
                         net (fo=2, routed)           0.994     5.167    CPUInst/inst45/q[31]_i_4__1_n_0
    SLICE_X157Y133       LUT5 (Prop_lut5_I0_O)        0.124     5.291 r  CPUInst/inst45/q[31]_i_2__2/O
                         net (fo=34, routed)          0.742     6.033    CPUInst/inst43/q_reg[0]_4
    SLICE_X156Y128       LUT5 (Prop_lut5_I3_O)        0.124     6.157 f  CPUInst/inst43/q[4]_i_1__5/O
                         net (fo=3, routed)           0.576     6.734    CPUInst/inst27/D[4]
    SLICE_X156Y126       LUT4 (Prop_lut4_I1_O)        0.118     6.852 f  CPUInst/inst27/q[4]_i_6/O
                         net (fo=135, routed)         2.750     9.601    CPUInst/inst3/inst1/q_reg[4]_4
    SLICE_X141Y124       LUT2 (Prop_lut2_I1_O)        0.326     9.927 r  CPUInst/inst3/inst1/i_/q[13]_i_16/O
                         net (fo=7, routed)           0.860    10.787    CPUInst/inst3/inst1/i_/q[13]_i_16_n_0
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.911 r  CPUInst/inst3/inst1/i_/q[5]_i_25/O
                         net (fo=4, routed)           0.739    11.651    CPUInst/inst3/inst1/i_/q[5]_i_25_n_0
    SLICE_X141Y125       LUT6 (Prop_lut6_I0_O)        0.124    11.775 r  CPUInst/inst3/inst1/i_/q[1]_i_13/O
                         net (fo=2, routed)           1.287    13.061    CPUInst/inst3/inst1/i_/q[1]_i_13_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I1_O)        0.124    13.185 r  CPUInst/inst3/inst1/i_/q[0]_i_8/O
                         net (fo=1, routed)           0.582    13.768    CPUInst/inst25/q_reg[0]_25
    SLICE_X146Y122       LUT6 (Prop_lut6_I2_O)        0.124    13.892 r  CPUInst/inst25/q[0]_i_2__1/O
                         net (fo=1, routed)           0.915    14.806    CPUInst/inst3/inst1/q_reg[3]_2
    SLICE_X151Y123       LUT6 (Prop_lut6_I0_O)        0.124    14.930 r  CPUInst/inst3/inst1/i_/q[0]_i_1/O
                         net (fo=2, routed)           0.730    15.661    sync_inst/q_reg[1][0]
    SLICE_X151Y128       LUT6 (Prop_lut6_I4_O)        0.124    15.785 r  sync_inst/char_tab_i_136/O
                         net (fo=1, routed)           0.583    16.368    CPUInst/inst25/PosX_reg_reg[4]_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.492 r  CPUInst/inst25/char_tab_i_83/O
                         net (fo=1, routed)           0.902    17.394    sync_inst/q_reg[3]
    SLICE_X153Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.518 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.461    17.979    sync_inst/char_tab_i_28_n_0
    SLICE_X154Y124       LUT6 (Prop_lut6_I2_O)        0.124    18.103 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          1.069    19.172    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X154Y119       LUT6 (Prop_lut6_I1_O)        0.124    19.296 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_5/O
                         net (fo=1, routed)           0.680    19.976    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_5_n_0
    SLICE_X154Y119       LUT6 (Prop_lut6_I5_O)        0.124    20.100 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000    20.100    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X154Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.626    38.346    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X154Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.474    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X154Y119       FDRE (Setup_fdre_C_D)        0.077    38.802    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         38.802    
                         arrival time                         -20.100    
  -------------------------------------------------------------------
                         slack                                 18.703    

Slack (MET) :             18.995ns  (required time - arrival time)
  Source:                 CPUInst/inst45/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.515ns  (logic 2.636ns (15.050%)  route 14.879ns (84.950%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 38.345 - 40.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.822     2.243    CPUInst/inst45/cpu_clk_BUFG
    SLICE_X159Y133       FDRE                                         r  CPUInst/inst45/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456     2.699 f  CPUInst/inst45/q_reg[0]/Q
                         net (fo=104, routed)         1.350     4.048    CPUInst/inst45/q_reg[9][0]
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.124     4.172 r  CPUInst/inst45/q[31]_i_4__1/O
                         net (fo=2, routed)           0.994     5.167    CPUInst/inst45/q[31]_i_4__1_n_0
    SLICE_X157Y133       LUT5 (Prop_lut5_I0_O)        0.124     5.291 r  CPUInst/inst45/q[31]_i_2__2/O
                         net (fo=34, routed)          0.742     6.033    CPUInst/inst43/q_reg[0]_4
    SLICE_X156Y128       LUT5 (Prop_lut5_I3_O)        0.124     6.157 f  CPUInst/inst43/q[4]_i_1__5/O
                         net (fo=3, routed)           0.576     6.734    CPUInst/inst27/D[4]
    SLICE_X156Y126       LUT4 (Prop_lut4_I1_O)        0.118     6.852 f  CPUInst/inst27/q[4]_i_6/O
                         net (fo=135, routed)         2.750     9.601    CPUInst/inst3/inst1/q_reg[4]_4
    SLICE_X141Y124       LUT2 (Prop_lut2_I1_O)        0.326     9.927 r  CPUInst/inst3/inst1/i_/q[13]_i_16/O
                         net (fo=7, routed)           0.860    10.787    CPUInst/inst3/inst1/i_/q[13]_i_16_n_0
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.911 r  CPUInst/inst3/inst1/i_/q[5]_i_25/O
                         net (fo=4, routed)           0.739    11.651    CPUInst/inst3/inst1/i_/q[5]_i_25_n_0
    SLICE_X141Y125       LUT6 (Prop_lut6_I0_O)        0.124    11.775 r  CPUInst/inst3/inst1/i_/q[1]_i_13/O
                         net (fo=2, routed)           1.287    13.061    CPUInst/inst3/inst1/i_/q[1]_i_13_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I1_O)        0.124    13.185 r  CPUInst/inst3/inst1/i_/q[0]_i_8/O
                         net (fo=1, routed)           0.582    13.768    CPUInst/inst25/q_reg[0]_25
    SLICE_X146Y122       LUT6 (Prop_lut6_I2_O)        0.124    13.892 r  CPUInst/inst25/q[0]_i_2__1/O
                         net (fo=1, routed)           0.915    14.806    CPUInst/inst3/inst1/q_reg[3]_2
    SLICE_X151Y123       LUT6 (Prop_lut6_I0_O)        0.124    14.930 r  CPUInst/inst3/inst1/i_/q[0]_i_1/O
                         net (fo=2, routed)           0.730    15.661    sync_inst/q_reg[1][0]
    SLICE_X151Y128       LUT6 (Prop_lut6_I4_O)        0.124    15.785 r  sync_inst/char_tab_i_136/O
                         net (fo=1, routed)           0.583    16.368    CPUInst/inst25/PosX_reg_reg[4]_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.492 r  CPUInst/inst25/char_tab_i_83/O
                         net (fo=1, routed)           0.902    17.394    sync_inst/q_reg[3]
    SLICE_X153Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.518 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.461    17.979    sync_inst/char_tab_i_28_n_0
    SLICE_X154Y124       LUT6 (Prop_lut6_I2_O)        0.124    18.103 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.725    18.828    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X153Y119       LUT6 (Prop_lut6_I1_O)        0.124    18.952 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_2/O
                         net (fo=1, routed)           0.682    19.634    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_2_n_0
    SLICE_X153Y119       LUT6 (Prop_lut6_I0_O)        0.124    19.758 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000    19.758    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X153Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.625    38.345    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X153Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.474    38.819    
                         clock uncertainty           -0.095    38.724    
    SLICE_X153Y119       FDRE (Setup_fdre_C_D)        0.029    38.753    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                         -19.758    
  -------------------------------------------------------------------
                         slack                                 18.995    

Slack (MET) :             19.184ns  (required time - arrival time)
  Source:                 CPUInst/inst45/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.362ns  (logic 2.818ns (16.231%)  route 14.544ns (83.769%))
  Logic Levels:           17  (LUT2=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.346 - 40.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.822     2.243    CPUInst/inst45/cpu_clk_BUFG
    SLICE_X159Y133       FDRE                                         r  CPUInst/inst45/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456     2.699 f  CPUInst/inst45/q_reg[0]/Q
                         net (fo=104, routed)         1.350     4.048    CPUInst/inst45/q_reg[9][0]
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.124     4.172 r  CPUInst/inst45/q[31]_i_4__1/O
                         net (fo=2, routed)           0.994     5.167    CPUInst/inst45/q[31]_i_4__1_n_0
    SLICE_X157Y133       LUT5 (Prop_lut5_I0_O)        0.124     5.291 r  CPUInst/inst45/q[31]_i_2__2/O
                         net (fo=34, routed)          0.742     6.033    CPUInst/inst43/q_reg[0]_4
    SLICE_X156Y128       LUT5 (Prop_lut5_I3_O)        0.124     6.157 f  CPUInst/inst43/q[4]_i_1__5/O
                         net (fo=3, routed)           0.576     6.734    CPUInst/inst27/D[4]
    SLICE_X156Y126       LUT4 (Prop_lut4_I1_O)        0.118     6.852 f  CPUInst/inst27/q[4]_i_6/O
                         net (fo=135, routed)         2.750     9.601    CPUInst/inst3/inst1/q_reg[4]_4
    SLICE_X141Y124       LUT2 (Prop_lut2_I1_O)        0.326     9.927 r  CPUInst/inst3/inst1/i_/q[13]_i_16/O
                         net (fo=7, routed)           0.860    10.787    CPUInst/inst3/inst1/i_/q[13]_i_16_n_0
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.911 r  CPUInst/inst3/inst1/i_/q[5]_i_25/O
                         net (fo=4, routed)           0.739    11.651    CPUInst/inst3/inst1/i_/q[5]_i_25_n_0
    SLICE_X141Y125       LUT6 (Prop_lut6_I0_O)        0.124    11.775 r  CPUInst/inst3/inst1/i_/q[1]_i_13/O
                         net (fo=2, routed)           1.287    13.061    CPUInst/inst3/inst1/i_/q[1]_i_13_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I1_O)        0.124    13.185 r  CPUInst/inst3/inst1/i_/q[0]_i_8/O
                         net (fo=1, routed)           0.582    13.768    CPUInst/inst25/q_reg[0]_25
    SLICE_X146Y122       LUT6 (Prop_lut6_I2_O)        0.124    13.892 r  CPUInst/inst25/q[0]_i_2__1/O
                         net (fo=1, routed)           0.915    14.806    CPUInst/inst3/inst1/q_reg[3]_2
    SLICE_X151Y123       LUT6 (Prop_lut6_I0_O)        0.124    14.930 r  CPUInst/inst3/inst1/i_/q[0]_i_1/O
                         net (fo=2, routed)           0.730    15.661    sync_inst/q_reg[1][0]
    SLICE_X151Y128       LUT6 (Prop_lut6_I4_O)        0.124    15.785 r  sync_inst/char_tab_i_136/O
                         net (fo=1, routed)           0.583    16.368    CPUInst/inst25/PosX_reg_reg[4]_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.492 r  CPUInst/inst25/char_tab_i_83/O
                         net (fo=1, routed)           0.902    17.394    sync_inst/q_reg[3]
    SLICE_X153Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.518 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.461    17.979    sync_inst/char_tab_i_28_n_0
    SLICE_X154Y124       LUT6 (Prop_lut6_I2_O)        0.124    18.103 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          1.072    19.175    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X155Y119       LUT6 (Prop_lut6_I1_O)        0.124    19.299 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_6/O
                         net (fo=1, routed)           0.000    19.299    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_6_n_0
    SLICE_X155Y119       MUXF7 (Prop_muxf7_I0_O)      0.212    19.511 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    19.511    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3_n_0
    SLICE_X155Y119       MUXF8 (Prop_muxf8_I1_O)      0.094    19.605 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    19.605    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1_n_0
    SLICE_X155Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.626    38.346    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X155Y119       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism              0.474    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X155Y119       FDRE (Setup_fdre_C_D)        0.064    38.789    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                         -19.605    
  -------------------------------------------------------------------
                         slack                                 19.184    

Slack (MET) :             19.191ns  (required time - arrival time)
  Source:                 CPUInst/inst45/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.319ns  (logic 2.636ns (15.220%)  route 14.683ns (84.780%))
  Logic Levels:           16  (LUT2=1 LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 38.345 - 40.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.822     2.243    CPUInst/inst45/cpu_clk_BUFG
    SLICE_X159Y133       FDRE                                         r  CPUInst/inst45/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456     2.699 f  CPUInst/inst45/q_reg[0]/Q
                         net (fo=104, routed)         1.350     4.048    CPUInst/inst45/q_reg[9][0]
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.124     4.172 r  CPUInst/inst45/q[31]_i_4__1/O
                         net (fo=2, routed)           0.994     5.167    CPUInst/inst45/q[31]_i_4__1_n_0
    SLICE_X157Y133       LUT5 (Prop_lut5_I0_O)        0.124     5.291 r  CPUInst/inst45/q[31]_i_2__2/O
                         net (fo=34, routed)          0.742     6.033    CPUInst/inst43/q_reg[0]_4
    SLICE_X156Y128       LUT5 (Prop_lut5_I3_O)        0.124     6.157 f  CPUInst/inst43/q[4]_i_1__5/O
                         net (fo=3, routed)           0.576     6.734    CPUInst/inst27/D[4]
    SLICE_X156Y126       LUT4 (Prop_lut4_I1_O)        0.118     6.852 f  CPUInst/inst27/q[4]_i_6/O
                         net (fo=135, routed)         2.750     9.601    CPUInst/inst3/inst1/q_reg[4]_4
    SLICE_X141Y124       LUT2 (Prop_lut2_I1_O)        0.326     9.927 r  CPUInst/inst3/inst1/i_/q[13]_i_16/O
                         net (fo=7, routed)           0.860    10.787    CPUInst/inst3/inst1/i_/q[13]_i_16_n_0
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.911 r  CPUInst/inst3/inst1/i_/q[5]_i_25/O
                         net (fo=4, routed)           0.739    11.651    CPUInst/inst3/inst1/i_/q[5]_i_25_n_0
    SLICE_X141Y125       LUT6 (Prop_lut6_I0_O)        0.124    11.775 r  CPUInst/inst3/inst1/i_/q[1]_i_13/O
                         net (fo=2, routed)           1.287    13.061    CPUInst/inst3/inst1/i_/q[1]_i_13_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I1_O)        0.124    13.185 r  CPUInst/inst3/inst1/i_/q[0]_i_8/O
                         net (fo=1, routed)           0.582    13.768    CPUInst/inst25/q_reg[0]_25
    SLICE_X146Y122       LUT6 (Prop_lut6_I2_O)        0.124    13.892 r  CPUInst/inst25/q[0]_i_2__1/O
                         net (fo=1, routed)           0.915    14.806    CPUInst/inst3/inst1/q_reg[3]_2
    SLICE_X151Y123       LUT6 (Prop_lut6_I0_O)        0.124    14.930 r  CPUInst/inst3/inst1/i_/q[0]_i_1/O
                         net (fo=2, routed)           0.730    15.661    sync_inst/q_reg[1][0]
    SLICE_X151Y128       LUT6 (Prop_lut6_I4_O)        0.124    15.785 r  sync_inst/char_tab_i_136/O
                         net (fo=1, routed)           0.583    16.368    CPUInst/inst25/PosX_reg_reg[4]_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.492 r  CPUInst/inst25/char_tab_i_83/O
                         net (fo=1, routed)           0.902    17.394    sync_inst/q_reg[3]
    SLICE_X153Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.518 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.461    17.979    sync_inst/char_tab_i_28_n_0
    SLICE_X154Y124       LUT6 (Prop_lut6_I2_O)        0.124    18.103 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.808    18.911    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X153Y120       LUT6 (Prop_lut6_I1_O)        0.124    19.035 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3/O
                         net (fo=1, routed)           0.403    19.438    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3_n_0
    SLICE_X153Y120       LUT4 (Prop_lut4_I2_O)        0.124    19.562 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000    19.562    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X153Y120       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.625    38.345    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X153Y120       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.474    38.819    
                         clock uncertainty           -0.095    38.724    
    SLICE_X153Y120       FDRE (Setup_fdre_C_D)        0.029    38.753    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                         -19.562    
  -------------------------------------------------------------------
                         slack                                 19.191    

Slack (MET) :             19.193ns  (required time - arrival time)
  Source:                 CPUInst/inst45/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.353ns  (logic 2.823ns (16.268%)  route 14.530ns (83.732%))
  Logic Levels:           17  (LUT2=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 38.345 - 40.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.822     2.243    CPUInst/inst45/cpu_clk_BUFG
    SLICE_X159Y133       FDRE                                         r  CPUInst/inst45/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456     2.699 f  CPUInst/inst45/q_reg[0]/Q
                         net (fo=104, routed)         1.350     4.048    CPUInst/inst45/q_reg[9][0]
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.124     4.172 r  CPUInst/inst45/q[31]_i_4__1/O
                         net (fo=2, routed)           0.994     5.167    CPUInst/inst45/q[31]_i_4__1_n_0
    SLICE_X157Y133       LUT5 (Prop_lut5_I0_O)        0.124     5.291 r  CPUInst/inst45/q[31]_i_2__2/O
                         net (fo=34, routed)          0.742     6.033    CPUInst/inst43/q_reg[0]_4
    SLICE_X156Y128       LUT5 (Prop_lut5_I3_O)        0.124     6.157 f  CPUInst/inst43/q[4]_i_1__5/O
                         net (fo=3, routed)           0.576     6.734    CPUInst/inst27/D[4]
    SLICE_X156Y126       LUT4 (Prop_lut4_I1_O)        0.118     6.852 f  CPUInst/inst27/q[4]_i_6/O
                         net (fo=135, routed)         2.750     9.601    CPUInst/inst3/inst1/q_reg[4]_4
    SLICE_X141Y124       LUT2 (Prop_lut2_I1_O)        0.326     9.927 r  CPUInst/inst3/inst1/i_/q[13]_i_16/O
                         net (fo=7, routed)           0.860    10.787    CPUInst/inst3/inst1/i_/q[13]_i_16_n_0
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.911 r  CPUInst/inst3/inst1/i_/q[5]_i_25/O
                         net (fo=4, routed)           0.739    11.651    CPUInst/inst3/inst1/i_/q[5]_i_25_n_0
    SLICE_X141Y125       LUT6 (Prop_lut6_I0_O)        0.124    11.775 r  CPUInst/inst3/inst1/i_/q[1]_i_13/O
                         net (fo=2, routed)           1.287    13.061    CPUInst/inst3/inst1/i_/q[1]_i_13_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I1_O)        0.124    13.185 r  CPUInst/inst3/inst1/i_/q[0]_i_8/O
                         net (fo=1, routed)           0.582    13.768    CPUInst/inst25/q_reg[0]_25
    SLICE_X146Y122       LUT6 (Prop_lut6_I2_O)        0.124    13.892 r  CPUInst/inst25/q[0]_i_2__1/O
                         net (fo=1, routed)           0.915    14.806    CPUInst/inst3/inst1/q_reg[3]_2
    SLICE_X151Y123       LUT6 (Prop_lut6_I0_O)        0.124    14.930 r  CPUInst/inst3/inst1/i_/q[0]_i_1/O
                         net (fo=2, routed)           0.730    15.661    sync_inst/q_reg[1][0]
    SLICE_X151Y128       LUT6 (Prop_lut6_I4_O)        0.124    15.785 r  sync_inst/char_tab_i_136/O
                         net (fo=1, routed)           0.583    16.368    CPUInst/inst25/PosX_reg_reg[4]_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.492 r  CPUInst/inst25/char_tab_i_83/O
                         net (fo=1, routed)           0.902    17.394    sync_inst/q_reg[3]
    SLICE_X153Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.518 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.461    17.979    sync_inst/char_tab_i_28_n_0
    SLICE_X154Y124       LUT6 (Prop_lut6_I2_O)        0.124    18.103 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          1.058    19.161    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X155Y121       LUT6 (Prop_lut6_I2_O)        0.124    19.285 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7/O
                         net (fo=1, routed)           0.000    19.285    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7_n_0
    SLICE_X155Y121       MUXF7 (Prop_muxf7_I1_O)      0.217    19.502 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    19.502    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_3_n_0
    SLICE_X155Y121       MUXF8 (Prop_muxf8_I1_O)      0.094    19.596 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.596    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1_n_0
    SLICE_X155Y121       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.625    38.345    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X155Y121       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.474    38.819    
                         clock uncertainty           -0.095    38.724    
    SLICE_X155Y121       FDRE (Setup_fdre_C_D)        0.064    38.788    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         38.788    
                         arrival time                         -19.596    
  -------------------------------------------------------------------
                         slack                                 19.193    

Slack (MET) :             19.350ns  (required time - arrival time)
  Source:                 CPUInst/inst45/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.197ns  (logic 2.854ns (16.596%)  route 14.343ns (83.404%))
  Logic Levels:           17  (LUT2=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.346 - 40.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.822     2.243    CPUInst/inst45/cpu_clk_BUFG
    SLICE_X159Y133       FDRE                                         r  CPUInst/inst45/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456     2.699 f  CPUInst/inst45/q_reg[0]/Q
                         net (fo=104, routed)         1.350     4.048    CPUInst/inst45/q_reg[9][0]
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.124     4.172 r  CPUInst/inst45/q[31]_i_4__1/O
                         net (fo=2, routed)           0.994     5.167    CPUInst/inst45/q[31]_i_4__1_n_0
    SLICE_X157Y133       LUT5 (Prop_lut5_I0_O)        0.124     5.291 r  CPUInst/inst45/q[31]_i_2__2/O
                         net (fo=34, routed)          0.742     6.033    CPUInst/inst43/q_reg[0]_4
    SLICE_X156Y128       LUT5 (Prop_lut5_I3_O)        0.124     6.157 f  CPUInst/inst43/q[4]_i_1__5/O
                         net (fo=3, routed)           0.576     6.734    CPUInst/inst27/D[4]
    SLICE_X156Y126       LUT4 (Prop_lut4_I1_O)        0.118     6.852 f  CPUInst/inst27/q[4]_i_6/O
                         net (fo=135, routed)         2.750     9.601    CPUInst/inst3/inst1/q_reg[4]_4
    SLICE_X141Y124       LUT2 (Prop_lut2_I1_O)        0.326     9.927 r  CPUInst/inst3/inst1/i_/q[13]_i_16/O
                         net (fo=7, routed)           0.860    10.787    CPUInst/inst3/inst1/i_/q[13]_i_16_n_0
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.911 r  CPUInst/inst3/inst1/i_/q[5]_i_25/O
                         net (fo=4, routed)           0.739    11.651    CPUInst/inst3/inst1/i_/q[5]_i_25_n_0
    SLICE_X141Y125       LUT6 (Prop_lut6_I0_O)        0.124    11.775 r  CPUInst/inst3/inst1/i_/q[1]_i_13/O
                         net (fo=2, routed)           1.287    13.061    CPUInst/inst3/inst1/i_/q[1]_i_13_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I1_O)        0.124    13.185 r  CPUInst/inst3/inst1/i_/q[0]_i_8/O
                         net (fo=1, routed)           0.582    13.768    CPUInst/inst25/q_reg[0]_25
    SLICE_X146Y122       LUT6 (Prop_lut6_I2_O)        0.124    13.892 r  CPUInst/inst25/q[0]_i_2__1/O
                         net (fo=1, routed)           0.915    14.806    CPUInst/inst3/inst1/q_reg[3]_2
    SLICE_X151Y123       LUT6 (Prop_lut6_I0_O)        0.124    14.930 r  CPUInst/inst3/inst1/i_/q[0]_i_1/O
                         net (fo=2, routed)           0.730    15.661    sync_inst/q_reg[1][0]
    SLICE_X151Y128       LUT6 (Prop_lut6_I4_O)        0.124    15.785 r  sync_inst/char_tab_i_136/O
                         net (fo=1, routed)           0.583    16.368    CPUInst/inst25/PosX_reg_reg[4]_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.492 r  CPUInst/inst25/char_tab_i_83/O
                         net (fo=1, routed)           0.902    17.394    sync_inst/q_reg[3]
    SLICE_X153Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.518 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.461    17.979    sync_inst/char_tab_i_28_n_0
    SLICE_X154Y124       LUT6 (Prop_lut6_I2_O)        0.124    18.103 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.870    18.973    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X155Y120       LUT6 (Prop_lut6_I2_O)        0.124    19.097 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_4/O
                         net (fo=1, routed)           0.000    19.097    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_4_n_0
    SLICE_X155Y120       MUXF7 (Prop_muxf7_I0_O)      0.238    19.335 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    19.335    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_2_n_0
    SLICE_X155Y120       MUXF8 (Prop_muxf8_I0_O)      0.104    19.439 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    19.439    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1_n_0
    SLICE_X155Y120       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.626    38.346    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X155Y120       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism              0.474    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X155Y120       FDRE (Setup_fdre_C_D)        0.064    38.789    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                         -19.439    
  -------------------------------------------------------------------
                         slack                                 19.350    

Slack (MET) :             19.547ns  (required time - arrival time)
  Source:                 CPUInst/inst45/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.015ns  (logic 2.512ns (14.764%)  route 14.503ns (85.236%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.346 - 40.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.822     2.243    CPUInst/inst45/cpu_clk_BUFG
    SLICE_X159Y133       FDRE                                         r  CPUInst/inst45/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456     2.699 f  CPUInst/inst45/q_reg[0]/Q
                         net (fo=104, routed)         1.350     4.048    CPUInst/inst45/q_reg[9][0]
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.124     4.172 r  CPUInst/inst45/q[31]_i_4__1/O
                         net (fo=2, routed)           0.994     5.167    CPUInst/inst45/q[31]_i_4__1_n_0
    SLICE_X157Y133       LUT5 (Prop_lut5_I0_O)        0.124     5.291 r  CPUInst/inst45/q[31]_i_2__2/O
                         net (fo=34, routed)          0.742     6.033    CPUInst/inst43/q_reg[0]_4
    SLICE_X156Y128       LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  CPUInst/inst43/q[4]_i_1__5/O
                         net (fo=3, routed)           0.576     6.734    CPUInst/inst27/D[4]
    SLICE_X156Y126       LUT4 (Prop_lut4_I1_O)        0.118     6.852 r  CPUInst/inst27/q[4]_i_6/O
                         net (fo=135, routed)         2.750     9.601    CPUInst/inst3/inst1/q_reg[4]_4
    SLICE_X141Y124       LUT2 (Prop_lut2_I1_O)        0.326     9.927 f  CPUInst/inst3/inst1/i_/q[13]_i_16/O
                         net (fo=7, routed)           0.860    10.787    CPUInst/inst3/inst1/i_/q[13]_i_16_n_0
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.911 f  CPUInst/inst3/inst1/i_/q[5]_i_25/O
                         net (fo=4, routed)           0.739    11.651    CPUInst/inst3/inst1/i_/q[5]_i_25_n_0
    SLICE_X141Y125       LUT6 (Prop_lut6_I0_O)        0.124    11.775 f  CPUInst/inst3/inst1/i_/q[1]_i_13/O
                         net (fo=2, routed)           1.287    13.061    CPUInst/inst3/inst1/i_/q[1]_i_13_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I1_O)        0.124    13.185 f  CPUInst/inst3/inst1/i_/q[0]_i_8/O
                         net (fo=1, routed)           0.582    13.768    CPUInst/inst25/q_reg[0]_25
    SLICE_X146Y122       LUT6 (Prop_lut6_I2_O)        0.124    13.892 f  CPUInst/inst25/q[0]_i_2__1/O
                         net (fo=1, routed)           0.915    14.806    CPUInst/inst3/inst1/q_reg[3]_2
    SLICE_X151Y123       LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  CPUInst/inst3/inst1/i_/q[0]_i_1/O
                         net (fo=2, routed)           0.730    15.661    sync_inst/q_reg[1][0]
    SLICE_X151Y128       LUT6 (Prop_lut6_I4_O)        0.124    15.785 f  sync_inst/char_tab_i_136/O
                         net (fo=1, routed)           0.583    16.368    CPUInst/inst25/PosX_reg_reg[4]_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.492 f  CPUInst/inst25/char_tab_i_83/O
                         net (fo=1, routed)           0.902    17.394    sync_inst/q_reg[3]
    SLICE_X153Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.518 f  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.461    17.979    sync_inst/char_tab_i_28_n_0
    SLICE_X154Y124       LUT6 (Prop_lut6_I2_O)        0.124    18.103 f  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          1.031    19.134    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X154Y120       LUT6 (Prop_lut6_I1_O)        0.124    19.258 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000    19.258    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X154Y120       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.626    38.346    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X154Y120       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.474    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X154Y120       FDRE (Setup_fdre_C_D)        0.079    38.804    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         38.804    
                         arrival time                         -19.258    
  -------------------------------------------------------------------
                         slack                                 19.547    

Slack (MET) :             19.610ns  (required time - arrival time)
  Source:                 CPUInst/inst45/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.985ns  (logic 2.857ns (16.821%)  route 14.128ns (83.179%))
  Logic Levels:           17  (LUT2=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 38.345 - 40.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.822     2.243    CPUInst/inst45/cpu_clk_BUFG
    SLICE_X159Y133       FDRE                                         r  CPUInst/inst45/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.456     2.699 f  CPUInst/inst45/q_reg[0]/Q
                         net (fo=104, routed)         1.350     4.048    CPUInst/inst45/q_reg[9][0]
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.124     4.172 r  CPUInst/inst45/q[31]_i_4__1/O
                         net (fo=2, routed)           0.994     5.167    CPUInst/inst45/q[31]_i_4__1_n_0
    SLICE_X157Y133       LUT5 (Prop_lut5_I0_O)        0.124     5.291 r  CPUInst/inst45/q[31]_i_2__2/O
                         net (fo=34, routed)          0.742     6.033    CPUInst/inst43/q_reg[0]_4
    SLICE_X156Y128       LUT5 (Prop_lut5_I3_O)        0.124     6.157 f  CPUInst/inst43/q[4]_i_1__5/O
                         net (fo=3, routed)           0.576     6.734    CPUInst/inst27/D[4]
    SLICE_X156Y126       LUT4 (Prop_lut4_I1_O)        0.118     6.852 f  CPUInst/inst27/q[4]_i_6/O
                         net (fo=135, routed)         2.750     9.601    CPUInst/inst3/inst1/q_reg[4]_4
    SLICE_X141Y124       LUT2 (Prop_lut2_I1_O)        0.326     9.927 r  CPUInst/inst3/inst1/i_/q[13]_i_16/O
                         net (fo=7, routed)           0.860    10.787    CPUInst/inst3/inst1/i_/q[13]_i_16_n_0
    SLICE_X140Y125       LUT6 (Prop_lut6_I0_O)        0.124    10.911 r  CPUInst/inst3/inst1/i_/q[5]_i_25/O
                         net (fo=4, routed)           0.739    11.651    CPUInst/inst3/inst1/i_/q[5]_i_25_n_0
    SLICE_X141Y125       LUT6 (Prop_lut6_I0_O)        0.124    11.775 r  CPUInst/inst3/inst1/i_/q[1]_i_13/O
                         net (fo=2, routed)           1.287    13.061    CPUInst/inst3/inst1/i_/q[1]_i_13_n_0
    SLICE_X145Y122       LUT6 (Prop_lut6_I1_O)        0.124    13.185 r  CPUInst/inst3/inst1/i_/q[0]_i_8/O
                         net (fo=1, routed)           0.582    13.768    CPUInst/inst25/q_reg[0]_25
    SLICE_X146Y122       LUT6 (Prop_lut6_I2_O)        0.124    13.892 r  CPUInst/inst25/q[0]_i_2__1/O
                         net (fo=1, routed)           0.915    14.806    CPUInst/inst3/inst1/q_reg[3]_2
    SLICE_X151Y123       LUT6 (Prop_lut6_I0_O)        0.124    14.930 r  CPUInst/inst3/inst1/i_/q[0]_i_1/O
                         net (fo=2, routed)           0.730    15.661    sync_inst/q_reg[1][0]
    SLICE_X151Y128       LUT6 (Prop_lut6_I4_O)        0.124    15.785 r  sync_inst/char_tab_i_136/O
                         net (fo=1, routed)           0.583    16.368    CPUInst/inst25/PosX_reg_reg[4]_0
    SLICE_X148Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.492 r  CPUInst/inst25/char_tab_i_83/O
                         net (fo=1, routed)           0.902    17.394    sync_inst/q_reg[3]
    SLICE_X153Y124       LUT6 (Prop_lut6_I1_O)        0.124    17.518 r  sync_inst/char_tab_i_28/O
                         net (fo=1, routed)           0.461    17.979    sync_inst/char_tab_i_28_n_0
    SLICE_X154Y124       LUT6 (Prop_lut6_I2_O)        0.124    18.103 r  sync_inst/char_tab_i_4/O
                         net (fo=26, routed)          0.656    18.759    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X154Y121       LUT6 (Prop_lut6_I1_O)        0.124    18.883 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_5/O
                         net (fo=1, routed)           0.000    18.883    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_5_n_0
    SLICE_X154Y121       MUXF7 (Prop_muxf7_I1_O)      0.247    19.130 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    19.130    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_2_n_0
    SLICE_X154Y121       MUXF8 (Prop_muxf8_I0_O)      0.098    19.228 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.228    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1_n_0
    SLICE_X154Y121       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.625    38.345    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X154Y121       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                         clock pessimism              0.474    38.819    
                         clock uncertainty           -0.095    38.724    
    SLICE_X154Y121       FDRE (Setup_fdre_C_D)        0.113    38.837    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -19.228    
  -------------------------------------------------------------------
                         slack                                 19.610    

Slack (MET) :             23.433ns  (required time - arrival time)
  Source:                 CPUInst/inst12/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst11/q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        15.834ns  (logic 2.621ns (16.553%)  route 13.213ns (83.447%))
  Logic Levels:           12  (LUT2=2 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 41.217 - 40.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.825     2.246    CPUInst/inst12/cpu_clk_BUFG
    SLICE_X162Y134       FDRE                                         r  CPUInst/inst12/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.478     2.724 r  CPUInst/inst12/q_reg[0]/Q
                         net (fo=25, routed)          1.614     4.338    CPUInst/inst12/Instruction_id[0]
    SLICE_X163Y131       LUT6 (Prop_lut6_I3_O)        0.295     4.633 f  CPUInst/inst12/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=14, routed)          0.926     5.558    CPUInst/inst12/q_reg[4]_0
    SLICE_X156Y133       LUT2 (Prop_lut2_I1_O)        0.153     5.711 r  CPUInst/inst12/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=37, routed)          1.828     7.539    inst2/inst1/regs_reg_r2_0_31_0_5/ADDRB1
    SLICE_X158Y131       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     7.894 f  inst2/inst1/regs_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           1.108     9.002    CPUInst/inst12/ReadData20[2]
    SLICE_X160Y129       LUT6 (Prop_lut6_I4_O)        0.348     9.350 f  CPUInst/inst12/q[2]_i_1__0/O
                         net (fo=2, routed)           0.939    10.289    CPUInst/inst12/q_reg[31]_1[2]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.124    10.413 r  CPUInst/inst12/q[31]_i_48/O
                         net (fo=1, routed)           0.794    11.207    CPUInst/inst12/q[31]_i_48_n_0
    SLICE_X156Y133       LUT6 (Prop_lut6_I5_O)        0.124    11.331 r  CPUInst/inst12/q[31]_i_37/O
                         net (fo=1, routed)           0.728    12.059    CPUInst/inst12/q[31]_i_37_n_0
    SLICE_X152Y136       LUT6 (Prop_lut6_I0_O)        0.124    12.183 r  CPUInst/inst12/q[31]_i_32/O
                         net (fo=1, routed)           0.576    12.759    CPUInst/inst43/q_reg[15]_5
    SLICE_X153Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  CPUInst/inst43/q[31]_i_27/O
                         net (fo=2, routed)           1.243    14.126    CPUInst/inst43/q_reg[0]_1
    SLICE_X159Y126       LUT6 (Prop_lut6_I5_O)        0.124    14.250 r  CPUInst/inst43/q[31]_i_25/O
                         net (fo=1, routed)           0.462    14.711    CPUInst/inst12/q_reg[23]_3
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124    14.835 f  CPUInst/inst12/q[31]_i_15/O
                         net (fo=2, routed)           0.173    15.009    CPUInst/inst12/q[31]_i_15_n_0
    SLICE_X160Y126       LUT5 (Prop_lut5_I3_O)        0.124    15.133 r  CPUInst/inst12/q[31]_i_7__0/O
                         net (fo=33, routed)          0.984    16.117    CPUInst/inst12/IF_flush
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124    16.241 r  CPUInst/inst12/q[31]_i_1__1/O
                         net (fo=58, routed)          1.839    18.080    CPUInst/inst11/SR[0]
    SLICE_X146Y137       FDRE                                         r  CPUInst/inst11/q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.056    38.776    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.876 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619    39.495    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.586 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.631    41.217    CPUInst/inst11/cpu_clk_BUFG
    SLICE_X146Y137       FDRE                                         r  CPUInst/inst11/q_reg[28]/C
                         clock pessimism              0.915    42.132    
                         clock uncertainty           -0.095    42.037    
    SLICE_X146Y137       FDRE (Setup_fdre_C_R)       -0.524    41.513    CPUInst/inst11/q_reg[28]
  -------------------------------------------------------------------
                         required time                         41.513    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                 23.433    

Slack (MET) :             23.433ns  (required time - arrival time)
  Source:                 CPUInst/inst12/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst11/q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        15.834ns  (logic 2.621ns (16.553%)  route 13.213ns (83.447%))
  Logic Levels:           12  (LUT2=2 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 41.217 - 40.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.309    -0.497    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -0.373 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.324    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.420 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.825     2.246    CPUInst/inst12/cpu_clk_BUFG
    SLICE_X162Y134       FDRE                                         r  CPUInst/inst12/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.478     2.724 r  CPUInst/inst12/q_reg[0]/Q
                         net (fo=25, routed)          1.614     4.338    CPUInst/inst12/Instruction_id[0]
    SLICE_X163Y131       LUT6 (Prop_lut6_I3_O)        0.295     4.633 f  CPUInst/inst12/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=14, routed)          0.926     5.558    CPUInst/inst12/q_reg[4]_0
    SLICE_X156Y133       LUT2 (Prop_lut2_I1_O)        0.153     5.711 r  CPUInst/inst12/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=37, routed)          1.828     7.539    inst2/inst1/regs_reg_r2_0_31_0_5/ADDRB1
    SLICE_X158Y131       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     7.894 f  inst2/inst1/regs_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           1.108     9.002    CPUInst/inst12/ReadData20[2]
    SLICE_X160Y129       LUT6 (Prop_lut6_I4_O)        0.348     9.350 f  CPUInst/inst12/q[2]_i_1__0/O
                         net (fo=2, routed)           0.939    10.289    CPUInst/inst12/q_reg[31]_1[2]
    SLICE_X159Y129       LUT6 (Prop_lut6_I4_O)        0.124    10.413 r  CPUInst/inst12/q[31]_i_48/O
                         net (fo=1, routed)           0.794    11.207    CPUInst/inst12/q[31]_i_48_n_0
    SLICE_X156Y133       LUT6 (Prop_lut6_I5_O)        0.124    11.331 r  CPUInst/inst12/q[31]_i_37/O
                         net (fo=1, routed)           0.728    12.059    CPUInst/inst12/q[31]_i_37_n_0
    SLICE_X152Y136       LUT6 (Prop_lut6_I0_O)        0.124    12.183 r  CPUInst/inst12/q[31]_i_32/O
                         net (fo=1, routed)           0.576    12.759    CPUInst/inst43/q_reg[15]_5
    SLICE_X153Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.883 r  CPUInst/inst43/q[31]_i_27/O
                         net (fo=2, routed)           1.243    14.126    CPUInst/inst43/q_reg[0]_1
    SLICE_X159Y126       LUT6 (Prop_lut6_I5_O)        0.124    14.250 r  CPUInst/inst43/q[31]_i_25/O
                         net (fo=1, routed)           0.462    14.711    CPUInst/inst12/q_reg[23]_3
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124    14.835 f  CPUInst/inst12/q[31]_i_15/O
                         net (fo=2, routed)           0.173    15.009    CPUInst/inst12/q[31]_i_15_n_0
    SLICE_X160Y126       LUT5 (Prop_lut5_I3_O)        0.124    15.133 r  CPUInst/inst12/q[31]_i_7__0/O
                         net (fo=33, routed)          0.984    16.117    CPUInst/inst12/IF_flush
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124    16.241 r  CPUInst/inst12/q[31]_i_1__1/O
                         net (fo=58, routed)          1.839    18.080    CPUInst/inst11/SR[0]
    SLICE_X146Y137       FDRE                                         r  CPUInst/inst11/q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.906 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.629    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.720 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.056    38.776    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.876 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.619    39.495    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.586 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.631    41.217    CPUInst/inst11/cpu_clk_BUFG
    SLICE_X146Y137       FDRE                                         r  CPUInst/inst11/q_reg[29]/C
                         clock pessimism              0.915    42.132    
                         clock uncertainty           -0.095    42.037    
    SLICE_X146Y137       FDRE (Setup_fdre_C_R)       -0.524    41.513    CPUInst/inst11/q_reg[29]
  -------------------------------------------------------------------
                         required time                         41.513    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                 23.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/inst35/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.611     0.445    CPUInst/inst35/cpu_clk_BUFG
    SLICE_X153Y128       FDRE                                         r  CPUInst/inst35/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y128       FDRE (Prop_fdre_C_Q)         0.141     0.586 r  CPUInst/inst35/q_reg[25]/Q
                         net (fo=1, routed)           0.056     0.642    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/D
    SLICE_X152Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.881     0.570    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/WCLK
    SLICE_X152Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/CLK
                         clock pessimism             -0.112     0.458    
    SLICE_X152Y128       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.605    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPUInst/inst34/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.700%)  route 0.143ns (50.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.610     0.444    CPUInst/inst34/cpu_clk_BUFG
    SLICE_X149Y128       FDRE                                         r  CPUInst/inst34/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y128       FDRE (Prop_fdre_C_Q)         0.141     0.585 r  CPUInst/inst34/q_reg[6]/Q
                         net (fo=35, routed)          0.143     0.728    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A4
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.880     0.569    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/WCLK
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/CLK
                         clock pessimism             -0.111     0.458    
    SLICE_X150Y128       RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     0.658    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPUInst/inst34/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.700%)  route 0.143ns (50.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.610     0.444    CPUInst/inst34/cpu_clk_BUFG
    SLICE_X149Y128       FDRE                                         r  CPUInst/inst34/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y128       FDRE (Prop_fdre_C_Q)         0.141     0.585 r  CPUInst/inst34/q_reg[6]/Q
                         net (fo=35, routed)          0.143     0.728    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/A4
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.880     0.569    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/WCLK
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/CLK
                         clock pessimism             -0.111     0.458    
    SLICE_X150Y128       RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     0.658    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPUInst/inst34/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.700%)  route 0.143ns (50.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.610     0.444    CPUInst/inst34/cpu_clk_BUFG
    SLICE_X149Y128       FDRE                                         r  CPUInst/inst34/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y128       FDRE (Prop_fdre_C_Q)         0.141     0.585 r  CPUInst/inst34/q_reg[6]/Q
                         net (fo=35, routed)          0.143     0.728    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/A4
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.880     0.569    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/WCLK
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/CLK
                         clock pessimism             -0.111     0.458    
    SLICE_X150Y128       RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     0.658    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPUInst/inst34/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.700%)  route 0.143ns (50.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.610     0.444    CPUInst/inst34/cpu_clk_BUFG
    SLICE_X149Y128       FDRE                                         r  CPUInst/inst34/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y128       FDRE (Prop_fdre_C_Q)         0.141     0.585 r  CPUInst/inst34/q_reg[6]/Q
                         net (fo=35, routed)          0.143     0.728    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/A4
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.880     0.569    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/WCLK
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/SP/CLK
                         clock pessimism             -0.111     0.458    
    SLICE_X150Y128       RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     0.658    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/SP
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CPUInst/inst35/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.612     0.446    CPUInst/inst35/cpu_clk_BUFG
    SLICE_X155Y129       FDRE                                         r  CPUInst/inst35/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y129       FDRE (Prop_fdre_C_Q)         0.128     0.574 r  CPUInst/inst35/q_reg[9]/Q
                         net (fo=1, routed)           0.059     0.633    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/D
    SLICE_X154Y129       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.882     0.571    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/WCLK
    SLICE_X154Y129       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/SP/CLK
                         clock pessimism             -0.112     0.459    
    SLICE_X154Y129       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090     0.549    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/SP
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CPUInst/inst35/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.612     0.446    CPUInst/inst35/cpu_clk_BUFG
    SLICE_X155Y129       FDRE                                         r  CPUInst/inst35/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y129       FDRE (Prop_fdre_C_Q)         0.141     0.587 r  CPUInst/inst35/q_reg[10]/Q
                         net (fo=1, routed)           0.110     0.697    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/D
    SLICE_X154Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.881     0.570    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/WCLK
    SLICE_X154Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.111     0.459    
    SLICE_X154Y128       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.606    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 CPUInst/inst34/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.067%)  route 0.273ns (65.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.611     0.445    CPUInst/inst34/cpu_clk_BUFG
    SLICE_X149Y129       FDRE                                         r  CPUInst/inst34/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y129       FDRE (Prop_fdre_C_Q)         0.141     0.586 r  CPUInst/inst34/q_reg[3]/Q
                         net (fo=37, routed)          0.273     0.859    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.880     0.569    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/WCLK
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/CLK
                         clock pessimism             -0.111     0.458    
    SLICE_X150Y128       RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     0.767    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 CPUInst/inst34/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.067%)  route 0.273ns (65.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.611     0.445    CPUInst/inst34/cpu_clk_BUFG
    SLICE_X149Y129       FDRE                                         r  CPUInst/inst34/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y129       FDRE (Prop_fdre_C_Q)         0.141     0.586 r  CPUInst/inst34/q_reg[3]/Q
                         net (fo=37, routed)          0.273     0.859    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/A1
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.880     0.569    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/WCLK
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/CLK
                         clock pessimism             -0.111     0.458    
    SLICE_X150Y128       RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     0.767    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 CPUInst/inst34/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.067%)  route 0.273ns (65.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.791    -0.495    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.450 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259    -0.192    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.166 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.611     0.445    CPUInst/inst34/cpu_clk_BUFG
    SLICE_X149Y129       FDRE                                         r  CPUInst/inst34/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y129       FDRE (Prop_fdre_C_Q)         0.141     0.586 r  CPUInst/inst34/q_reg[3]/Q
                         net (fo=37, routed)          0.273     0.859    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/A1
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.830    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.112    -0.689    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.633 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293    -0.340    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.311 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.880     0.569    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/WCLK
    SLICE_X150Y128       RAMS64E                                      r  CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/CLK
                         clock pessimism             -0.111     0.458    
    SLICE_X150Y128       RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     0.767    CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM_INST/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    DCM_INST/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    cpu_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X152Y130   CPUInst/inst29/q_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X152Y130   CPUInst/inst29/q_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X152Y126   CPUInst/inst29/q_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y130   CPUInst/inst29/q_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X153Y126   CPUInst/inst29/q_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X154Y125   CPUInst/inst29/q_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y126   CPUInst/inst29/q_reg[27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X152Y127   CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X152Y127   CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y133   inst2/inst1/regs_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y133   inst2/inst1/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y133   inst2/inst1/regs_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y133   inst2/inst1/regs_reg_r2_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y133   inst2/inst1/regs_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y133   inst2/inst1/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X152Y127   CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X152Y127   CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y135   inst2/inst1/regs_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y135   inst2/inst1/regs_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y135   inst2/inst1/regs_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y135   inst2/inst1/regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y135   inst2/inst1/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y135   inst2/inst1/regs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y135   inst2/inst1/regs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X154Y135   inst2/inst1/regs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X154Y128   CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X154Y128   CPUInst/inst6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 TMDS_inst/TmdsRed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.226ns (43.813%)  route 1.572ns (56.187%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.823    -0.983    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y115       FDRE (Prop_fdre_C_Q)         0.419    -0.564 r  TMDS_inst/TmdsRed_reg[1]/Q
                         net (fo=1, routed)           1.042     0.477    TMDS_inst/TmdsRed[1]
    SLICE_X155Y115       LUT6 (Prop_lut6_I3_O)        0.296     0.773 r  TMDS_inst/TMDSch2_i_3/O
                         net (fo=1, routed)           0.000     0.773    TMDS_inst/TMDSch2_i_3_n_0
    SLICE_X155Y115       MUXF7 (Prop_muxf7_I0_O)      0.212     0.985 r  TMDS_inst/TMDSch2_reg_i_2/O
                         net (fo=1, routed)           0.531     1.516    TMDS_inst/TMDSch2_reg_i_2_n_0
    SLICE_X158Y115       LUT6 (Prop_lut6_I5_O)        0.299     1.815 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000     1.815    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism              0.568     2.993    
                         clock uncertainty           -0.065     2.927    
    SLICE_X158Y115       FDRE (Setup_fdre_C_D)        0.079     3.006    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -1.815    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.096ns (44.944%)  route 1.343ns (55.056%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -0.981    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.914     0.389    TMDS_inst/bit_q_reg__0[0]
    SLICE_X159Y115       LUT6 (Prop_lut6_I4_O)        0.124     0.513 r  TMDS_inst/TMDSch0_i_5/O
                         net (fo=1, routed)           0.000     0.513    TMDS_inst/TMDSch0_i_5_n_0
    SLICE_X159Y115       MUXF7 (Prop_muxf7_I1_O)      0.217     0.730 r  TMDS_inst/TMDSch0_reg_i_3/O
                         net (fo=1, routed)           0.429     1.159    TMDS_inst/TMDSch0_reg_i_3_n_0
    SLICE_X158Y115       LUT6 (Prop_lut6_I5_O)        0.299     1.458 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000     1.458    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism              0.554     2.979    
                         clock uncertainty           -0.065     2.913    
    SLICE_X158Y115       FDRE (Setup_fdre_C_D)        0.077     2.990    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          2.990    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 TMDS_inst/TmdsGreen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.091ns (45.024%)  route 1.332ns (54.976%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.827    -0.979    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDRE (Prop_fdre_C_Q)         0.456    -0.523 r  TMDS_inst/TmdsGreen_reg[2]/Q
                         net (fo=1, routed)           1.000     0.477    TMDS_inst/TmdsGreen[2]
    SLICE_X160Y114       LUT6 (Prop_lut6_I1_O)        0.124     0.601 r  TMDS_inst/TMDSch1_i_3/O
                         net (fo=1, routed)           0.000     0.601    TMDS_inst/TMDSch1_i_3_n_0
    SLICE_X160Y114       MUXF7 (Prop_muxf7_I0_O)      0.212     0.813 r  TMDS_inst/TMDSch1_reg_i_2/O
                         net (fo=1, routed)           0.332     1.145    TMDS_inst/TMDSch1_reg_i_2_n_0
    SLICE_X158Y115       LUT6 (Prop_lut6_I5_O)        0.299     1.444 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000     1.444    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism              0.554     2.979    
                         clock uncertainty           -0.065     2.913    
    SLICE_X158Y115       FDRE (Setup_fdre_C_D)        0.081     2.994    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          2.994    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.580ns (28.127%)  route 1.482ns (71.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 2.351 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -0.981    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.719     0.194    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT5 (Prop_lut5_I3_O)        0.124     0.318 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.763     1.081    TMDS_inst/clear
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.631     2.351    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/C
                         clock pessimism              0.554     2.905    
                         clock uncertainty           -0.065     2.839    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205     2.634    TMDS_inst/TmdsRed_reg[0]
  -------------------------------------------------------------------
                         required time                          2.634    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.580ns (28.127%)  route 1.482ns (71.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 2.351 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -0.981    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.719     0.194    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT5 (Prop_lut5_I3_O)        0.124     0.318 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.763     1.081    TMDS_inst/clear
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.631     2.351    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/C
                         clock pessimism              0.554     2.905    
                         clock uncertainty           -0.065     2.839    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205     2.634    TMDS_inst/TmdsRed_reg[4]
  -------------------------------------------------------------------
                         required time                          2.634    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.580ns (28.127%)  route 1.482ns (71.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 2.351 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -0.981    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.719     0.194    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT5 (Prop_lut5_I3_O)        0.124     0.318 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.763     1.081    TMDS_inst/clear
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.631     2.351    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/C
                         clock pessimism              0.554     2.905    
                         clock uncertainty           -0.065     2.839    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205     2.634    TMDS_inst/TmdsRed_reg[5]
  -------------------------------------------------------------------
                         required time                          2.634    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.580ns (28.127%)  route 1.482ns (71.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 2.351 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -0.981    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.719     0.194    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT5 (Prop_lut5_I3_O)        0.124     0.318 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.763     1.081    TMDS_inst/clear
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.631     2.351    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/C
                         clock pessimism              0.554     2.905    
                         clock uncertainty           -0.065     2.839    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205     2.634    TMDS_inst/TmdsRed_reg[6]
  -------------------------------------------------------------------
                         required time                          2.634    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.580ns (28.127%)  route 1.482ns (71.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 2.351 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -0.981    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.719     0.194    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT5 (Prop_lut5_I3_O)        0.124     0.318 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.763     1.081    TMDS_inst/clear
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.631     2.351    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/C
                         clock pessimism              0.554     2.905    
                         clock uncertainty           -0.065     2.839    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205     2.634    TMDS_inst/TmdsRed_reg[7]
  -------------------------------------------------------------------
                         required time                          2.634    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.869%)  route 1.299ns (69.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 2.427 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -0.981    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.719     0.194    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT5 (Prop_lut5_I3_O)        0.124     0.318 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.580     0.898    TMDS_inst/clear
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.707     2.427    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism              0.592     3.019    
                         clock uncertainty           -0.065     2.953    
    SLICE_X160Y115       FDRE (Setup_fdre_C_R)       -0.429     2.524    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.524    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.869%)  route 1.299ns (69.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 2.427 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.902    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.825    -0.981    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.456    -0.525 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.719     0.194    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT5 (Prop_lut5_I3_O)        0.124     0.318 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.580     0.898    TMDS_inst/clear
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.707     2.427    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism              0.592     3.019    
                         clock uncertainty           -0.065     2.953    
    SLICE_X160Y115       FDRE (Setup_fdre_C_R)       -0.429     2.524    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.524    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  1.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsBlue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.138%)  route 0.104ns (35.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.644    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  TMDS_inst/TmdsBlue_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.399    TMDS_inst/TmdsBlue[8]
    SLICE_X158Y115       LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000    -0.354    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.914    -0.887    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism              0.257    -0.630    
    SLICE_X158Y115       FDRE (Hold_fdre_C_D)         0.120    -0.510    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsGreen_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.644    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y114       FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  TMDS_inst/TmdsGreen_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.335    TMDS_inst/TmdsGreen[9]
    SLICE_X158Y115       LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000    -0.290    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.914    -0.887    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism              0.257    -0.630    
    SLICE_X158Y115       FDRE (Hold_fdre_C_D)         0.121    -0.509    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsRed_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.839%)  route 0.194ns (48.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.643    -0.644    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y114       FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  TMDS_inst/TmdsRed_reg[8]/Q
                         net (fo=1, routed)           0.194    -0.286    TMDS_inst/TmdsRed[8]
    SLICE_X158Y115       LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000    -0.241    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.914    -0.887    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y115       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism              0.257    -0.630    
    SLICE_X158Y115       FDRE (Hold_fdre_C_D)         0.121    -0.509    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.184ns (42.505%)  route 0.249ns (57.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.644    -0.643    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.249    -0.253    TMDS_inst/bit_q_reg__0[3]
    SLICE_X160Y115       LUT5 (Prop_lut5_I3_O)        0.043    -0.210 r  TMDS_inst/bit_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    TMDS_inst/p_0_in[4]
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.886    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism              0.243    -0.643    
    SLICE_X160Y115       FDRE (Hold_fdre_C_D)         0.107    -0.536    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.769%)  route 0.249ns (57.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.644    -0.643    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.249    -0.253    TMDS_inst/bit_q_reg__0[3]
    SLICE_X160Y115       LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  TMDS_inst/bit_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    TMDS_inst/p_0_in[3]
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.886    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism              0.243    -0.643    
    SLICE_X160Y115       FDRE (Hold_fdre_C_D)         0.092    -0.551    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.174%)  route 0.289ns (60.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.644    -0.643    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.289    -0.213    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT1 (Prop_lut1_I0_O)        0.045    -0.168 r  TMDS_inst/bit_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    TMDS_inst/p_0_in[0]
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.886    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism              0.243    -0.643    
    SLICE_X160Y115       FDRE (Hold_fdre_C_D)         0.092    -0.551    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.185ns (33.721%)  route 0.364ns (66.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.644    -0.643    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.364    -0.139    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT3 (Prop_lut3_I0_O)        0.044    -0.095 r  TMDS_inst/bit_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    TMDS_inst/p_0_in[2]
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.886    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism              0.243    -0.643    
    SLICE_X160Y115       FDRE (Hold_fdre_C_D)         0.107    -0.536    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.842%)  route 0.364ns (66.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.644    -0.643    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.364    -0.139    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y115       LUT2 (Prop_lut2_I0_O)        0.045    -0.094 r  TMDS_inst/bit_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    TMDS_inst/p_0_in[1]
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.886    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism              0.243    -0.643    
    SLICE_X160Y115       FDRE (Hold_fdre_C_D)         0.091    -0.552    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.560%)  route 0.385ns (67.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.644    -0.643    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.174    -0.328    TMDS_inst/bit_q_reg__0[3]
    SLICE_X160Y115       LUT5 (Prop_lut5_I4_O)        0.045    -0.283 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.211    -0.072    TMDS_inst/clear
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.886    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
                         clock pessimism              0.280    -0.606    
    SLICE_X158Y114       FDRE (Hold_fdre_C_CE)       -0.016    -0.622    TMDS_inst/TmdsGreen_reg[8]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.560%)  route 0.385ns (67.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.313    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.644    -0.643    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y115       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.174    -0.328    TMDS_inst/bit_q_reg__0[3]
    SLICE_X160Y115       LUT5 (Prop_lut5_I4_O)        0.045    -0.283 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.211    -0.072    TMDS_inst/clear
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.886    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
                         clock pessimism              0.280    -0.606    
    SLICE_X158Y114       FDRE (Hold_fdre_C_CE)       -0.016    -0.622    TMDS_inst/TmdsGreen_reg[9]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.550    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { DCM_INST/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    TMDS_inst/tmds_clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X158Y115   TMDS_inst/TMDSch0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X158Y115   TMDS_inst/TMDSch1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X158Y115   TMDS_inst/TMDSch2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X159Y115   TMDS_inst/TmdsBlue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X159Y115   TMDS_inst/TmdsBlue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X159Y115   TMDS_inst/TmdsBlue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X159Y115   TMDS_inst/TmdsBlue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X156Y115   TMDS_inst/TmdsBlue_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X158Y115   TMDS_inst/TMDSch0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X158Y115   TMDS_inst/TMDSch1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X158Y115   TMDS_inst/TMDSch2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X159Y115   TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X159Y115   TMDS_inst/TmdsBlue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X159Y115   TMDS_inst/TmdsBlue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X159Y115   TMDS_inst/TmdsBlue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X156Y115   TMDS_inst/TmdsBlue_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X156Y115   TMDS_inst/TmdsBlue_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X156Y115   TMDS_inst/TmdsBlue_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X160Y114   TMDS_inst/TmdsGreen_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X160Y114   TMDS_inst/TmdsGreen_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X160Y114   TMDS_inst/TmdsGreen_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X160Y114   TMDS_inst/TmdsGreen_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X160Y113   TMDS_inst/TmdsGreen_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X160Y113   TMDS_inst/TmdsGreen_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X160Y113   TMDS_inst/TmdsGreen_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X160Y113   TMDS_inst/TmdsGreen_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X158Y114   TMDS_inst/TmdsGreen_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X158Y114   TMDS_inst/TmdsGreen_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCM_INST/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    DCM_INST/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DCM_INST/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.456ns (20.015%)  route 1.822ns (79.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.825    -0.981    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X157Y114       FDSE                                         r  TMDS_inst/encode_red/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y114       FDSE (Prop_fdse_C_Q)         0.456    -0.525 r  TMDS_inst/encode_red/q_reg[2]/Q
                         net (fo=1, routed)           1.822     1.297    TMDS_inst/encode_red_n_7
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/C
                         clock pessimism              0.384     2.809    
                         clock uncertainty           -0.215     2.594    
    SLICE_X156Y115       FDRE (Setup_fdre_C_D)       -0.043     2.551    TMDS_inst/TmdsRed_reg[2]
  -------------------------------------------------------------------
                         required time                          2.551    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.456ns (20.438%)  route 1.775ns (79.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.822    -0.984    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X156Y116       FDSE                                         r  TMDS_inst/encode_blue/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y116       FDSE (Prop_fdse_C_Q)         0.456    -0.528 r  TMDS_inst/encode_blue/q_reg[6]/Q
                         net (fo=1, routed)           1.775     1.247    TMDS_inst/encode_blue_n_4
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[6]/C
                         clock pessimism              0.384     2.809    
                         clock uncertainty           -0.215     2.594    
    SLICE_X156Y115       FDRE (Setup_fdre_C_D)       -0.093     2.501    TMDS_inst/TmdsBlue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.456ns (20.311%)  route 1.789ns (79.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.822    -0.984    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X156Y116       FDRE                                         r  TMDS_inst/encode_blue/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y116       FDRE (Prop_fdre_C_Q)         0.456    -0.528 r  TMDS_inst/encode_blue/q_reg[9]/Q
                         net (fo=1, routed)           1.789     1.261    TMDS_inst/encode_blue_n_1
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/C
                         clock pessimism              0.384     2.809    
                         clock uncertainty           -0.215     2.594    
    SLICE_X156Y115       FDRE (Setup_fdre_C_D)       -0.047     2.547    TMDS_inst/TmdsBlue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.547    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.456ns (20.989%)  route 1.717ns (79.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 2.428 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.825    -0.981    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y114       FDSE                                         r  TMDS_inst/encode_green/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y114       FDSE (Prop_fdse_C_Q)         0.456    -0.525 r  TMDS_inst/encode_green/q_reg[0]/Q
                         net (fo=1, routed)           1.717     1.192    TMDS_inst/encode_green_n_9
    SLICE_X160Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.708     2.428    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/C
                         clock pessimism              0.384     2.812    
                         clock uncertainty           -0.215     2.597    
    SLICE_X160Y114       FDRE (Setup_fdre_C_D)       -0.081     2.516    TMDS_inst/TmdsGreen_reg[0]
  -------------------------------------------------------------------
                         required time                          2.516    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.456ns (21.137%)  route 1.701ns (78.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.822    -0.984    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X156Y116       FDSE                                         r  TMDS_inst/encode_blue/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y116       FDSE (Prop_fdse_C_Q)         0.456    -0.528 r  TMDS_inst/encode_blue/q_reg[4]/Q
                         net (fo=1, routed)           1.701     1.173    TMDS_inst/encode_blue_n_6
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/C
                         clock pessimism              0.384     2.809    
                         clock uncertainty           -0.215     2.594    
    SLICE_X156Y115       FDRE (Setup_fdre_C_D)       -0.095     2.499    TMDS_inst/TmdsBlue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.456ns (21.064%)  route 1.709ns (78.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.823    -0.983    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X157Y115       FDSE                                         r  TMDS_inst/encode_red/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y115       FDSE (Prop_fdse_C_Q)         0.456    -0.527 r  TMDS_inst/encode_red/q_reg[1]/Q
                         net (fo=1, routed)           1.709     1.182    TMDS_inst/encode_red_n_8
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/C
                         clock pessimism              0.384     2.809    
                         clock uncertainty           -0.215     2.594    
    SLICE_X156Y115       FDRE (Setup_fdre_C_D)       -0.062     2.532    TMDS_inst/TmdsRed_reg[1]
  -------------------------------------------------------------------
                         required time                          2.532    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.107%)  route 1.704ns (78.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.825    -0.981    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X156Y114       FDSE                                         r  TMDS_inst/encode_red/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDSE (Prop_fdse_C_Q)         0.456    -0.525 r  TMDS_inst/encode_red/q_reg[3]/Q
                         net (fo=1, routed)           1.704     1.179    TMDS_inst/encode_red_n_6
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/C
                         clock pessimism              0.384     2.809    
                         clock uncertainty           -0.215     2.594    
    SLICE_X156Y115       FDRE (Setup_fdre_C_D)       -0.040     2.554    TMDS_inst/TmdsRed_reg[3]
  -------------------------------------------------------------------
                         required time                          2.554    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.456ns (21.452%)  route 1.670ns (78.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 2.425 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.822    -0.984    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X157Y116       FDSE                                         r  TMDS_inst/encode_blue/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y116       FDSE (Prop_fdse_C_Q)         0.456    -0.528 r  TMDS_inst/encode_blue/q_reg[3]/Q
                         net (fo=1, routed)           1.670     1.142    TMDS_inst/encode_blue_n_7
    SLICE_X159Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.705     2.425    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/C
                         clock pessimism              0.384     2.809    
                         clock uncertainty           -0.215     2.594    
    SLICE_X159Y115       FDRE (Setup_fdre_C_D)       -0.043     2.551    TMDS_inst/TmdsBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.551    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.518ns (24.625%)  route 1.586ns (75.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 2.428 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.825    -0.981    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X158Y113       FDSE                                         r  TMDS_inst/encode_green/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y113       FDSE (Prop_fdse_C_Q)         0.518    -0.463 r  TMDS_inst/encode_green/q_reg[7]/Q
                         net (fo=1, routed)           1.586     1.123    TMDS_inst/encode_green_n_2
    SLICE_X160Y113       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.708     2.428    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y113       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/C
                         clock pessimism              0.384     2.812    
                         clock uncertainty           -0.215     2.597    
    SLICE_X160Y113       FDRE (Setup_fdre_C_D)       -0.058     2.539    TMDS_inst/TmdsGreen_reg[7]
  -------------------------------------------------------------------
                         required time                          2.539    
                         arrival time                          -1.123    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.518ns (25.177%)  route 1.539ns (74.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 2.351 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.056ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.711 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.902    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.806 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.750    -1.056    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X154Y115       FDSE                                         r  TMDS_inst/encode_red/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y115       FDSE (Prop_fdse_C_Q)         0.518    -0.538 r  TMDS_inst/encode_red/q_reg[7]/Q
                         net (fo=1, routed)           1.539     1.001    TMDS_inst/encode_red_n_2
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.579    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.094 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.629    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.720 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.631     2.351    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/C
                         clock pessimism              0.384     2.735    
                         clock uncertainty           -0.215     2.520    
    SLICE_X155Y115       FDRE (Setup_fdre_C_D)       -0.040     2.480    TMDS_inst/TmdsRed_reg[7]
  -------------------------------------------------------------------
                         required time                          2.480    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  1.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.145%)  route 0.636ns (81.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.643    -0.644    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y113       FDSE                                         r  TMDS_inst/encode_green/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y113       FDSE (Prop_fdse_C_Q)         0.141    -0.503 r  TMDS_inst/encode_green/q_reg[5]/Q
                         net (fo=1, routed)           0.636     0.133    TMDS_inst/encode_green_n_4
    SLICE_X160Y113       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.916    -0.885    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y113       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism              0.565    -0.320    
                         clock uncertainty            0.215    -0.106    
    SLICE_X160Y113       FDRE (Hold_fdre_C_D)         0.066    -0.040    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.164ns (21.497%)  route 0.599ns (78.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.643    -0.644    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X158Y113       FDRE                                         r  TMDS_inst/encode_green/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y113       FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  TMDS_inst/encode_green/q_reg[9]/Q
                         net (fo=1, routed)           0.599     0.119    TMDS_inst/encode_green_n_0
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.886    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
                         clock pessimism              0.565    -0.321    
                         clock uncertainty            0.215    -0.107    
    SLICE_X158Y114       FDRE (Hold_fdre_C_D)         0.052    -0.055    TMDS_inst/TmdsGreen_reg[9]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.780%)  route 0.652ns (82.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.642    -0.645    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X157Y116       FDSE                                         r  TMDS_inst/encode_blue/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y116       FDSE (Prop_fdse_C_Q)         0.141    -0.504 r  TMDS_inst/encode_blue/q_reg[7]/Q
                         net (fo=1, routed)           0.652     0.148    TMDS_inst/encode_blue_n_3
    SLICE_X159Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.914    -0.887    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/C
                         clock pessimism              0.565    -0.322    
                         clock uncertainty            0.215    -0.108    
    SLICE_X159Y115       FDRE (Hold_fdre_C_D)         0.078    -0.030    TMDS_inst/TmdsBlue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.023%)  route 0.641ns (81.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.643    -0.644    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X157Y115       FDSE                                         r  TMDS_inst/encode_blue/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y115       FDSE (Prop_fdse_C_Q)         0.141    -0.503 r  TMDS_inst/encode_blue/q_reg[0]/Q
                         net (fo=1, routed)           0.641     0.138    TMDS_inst/encode_blue_n_10
    SLICE_X159Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.914    -0.887    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y115       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/C
                         clock pessimism              0.565    -0.322    
                         clock uncertainty            0.215    -0.108    
    SLICE_X159Y115       FDRE (Hold_fdre_C_D)         0.066    -0.042    TMDS_inst/TmdsBlue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.624%)  route 0.631ns (79.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.617    -0.670    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X154Y115       FDSE                                         r  TMDS_inst/encode_red/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y115       FDSE (Prop_fdse_C_Q)         0.164    -0.506 r  TMDS_inst/encode_red/q_reg[0]/Q
                         net (fo=1, routed)           0.631     0.125    TMDS_inst/encode_red_n_9
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.887    -0.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/C
                         clock pessimism              0.565    -0.349    
                         clock uncertainty            0.215    -0.135    
    SLICE_X155Y115       FDRE (Hold_fdre_C_D)         0.066    -0.069    TMDS_inst/TmdsRed_reg[0]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.088%)  route 0.639ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.643    -0.644    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y114       FDSE                                         r  TMDS_inst/encode_green/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y114       FDSE (Prop_fdse_C_Q)         0.141    -0.503 r  TMDS_inst/encode_green/q_reg[1]/Q
                         net (fo=1, routed)           0.639     0.135    TMDS_inst/encode_green_n_8
    SLICE_X160Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.916    -0.885    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[1]/C
                         clock pessimism              0.565    -0.320    
                         clock uncertainty            0.215    -0.106    
    SLICE_X160Y114       FDRE (Hold_fdre_C_D)         0.047    -0.059    TMDS_inst/TmdsGreen_reg[1]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.476%)  route 0.666ns (82.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.617    -0.670    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X155Y114       FDSE                                         r  TMDS_inst/encode_red/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y114       FDSE (Prop_fdse_C_Q)         0.141    -0.529 r  TMDS_inst/encode_red/q_reg[6]/Q
                         net (fo=1, routed)           0.666     0.137    TMDS_inst/encode_red_n_3
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.887    -0.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/C
                         clock pessimism              0.565    -0.349    
                         clock uncertainty            0.215    -0.135    
    SLICE_X155Y115       FDRE (Hold_fdre_C_D)         0.076    -0.059    TMDS_inst/TmdsRed_reg[6]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.164ns (21.081%)  route 0.614ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.617    -0.670    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X154Y115       FDSE                                         r  TMDS_inst/encode_red/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y115       FDSE (Prop_fdse_C_Q)         0.164    -0.506 r  TMDS_inst/encode_red/q_reg[5]/Q
                         net (fo=1, routed)           0.614     0.108    TMDS_inst/encode_red_n_4
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.887    -0.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/C
                         clock pessimism              0.565    -0.349    
                         clock uncertainty            0.215    -0.135    
    SLICE_X155Y115       FDRE (Hold_fdre_C_D)         0.047    -0.088    TMDS_inst/TmdsRed_reg[5]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.148ns (20.004%)  route 0.592ns (79.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.643    -0.644    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X158Y113       FDSE                                         r  TMDS_inst/encode_green/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y113       FDSE (Prop_fdse_C_Q)         0.148    -0.496 r  TMDS_inst/encode_green/q_reg[8]/Q
                         net (fo=1, routed)           0.592     0.096    TMDS_inst/encode_green_n_1
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.915    -0.886    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y114       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
                         clock pessimism              0.565    -0.321    
                         clock uncertainty            0.215    -0.107    
    SLICE_X158Y114       FDRE (Hold_fdre_C_D)         0.006    -0.101    TMDS_inst/TmdsGreen_reg[8]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.112%)  route 0.651ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.844 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.313    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.287 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.617    -0.670    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X154Y115       FDSE                                         r  TMDS_inst/encode_red/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y115       FDSE (Prop_fdse_C_Q)         0.164    -0.506 r  TMDS_inst/encode_red/q_reg[7]/Q
                         net (fo=1, routed)           0.651     0.145    TMDS_inst/encode_red_n_2
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    DCM_INST/inst/clk_in1_DCM_PLL
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.409 r  DCM_INST/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.830    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.801 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.887    -0.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y115       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/C
                         clock pessimism              0.565    -0.349    
                         clock uncertainty            0.215    -0.135    
    SLICE_X155Y115       FDRE (Hold_fdre_C_D)         0.078    -0.057    TMDS_inst/TmdsRed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.202    





