// Seed: 2516465309
module module_0 (
    input wire id_0,
    input tri  id_1,
    input tri0 id_2,
    id_4
);
  assign this = 1;
  assign id_5 = id_0;
  tri id_6, id_7;
  assign id_6 = 1;
  wor id_8 = id_7;
  id_9(
      .id_0(~"")
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6
);
  assign id_2 = id_5;
  wire id_8, id_9;
  initial
  `define pp_10 0
  wire id_11;
  tri1 id_12, id_13, id_14, id_15 = 1;
  assign id_12 = id_14;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5
  );
endmodule
