{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 17:00:29 2012 " "Info: Processing started: Mon Dec 10 17:00:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RISC_processor -c RISC_processor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RISC_processor -c RISC_processor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "clk " "Warning: Node \"clk\" is a latch" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[16\] " "Info: Assuming node \"SW\[16\]\" is an undefined clock" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 7 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk " "Info: Detected ripple clock \"clk\" as buffer" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 17 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[16\] register RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[9\] register RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[3\] 92.66 MHz 10.792 ns Internal " "Info: Clock \"SW\[16\]\" has Internal fmax of 92.66 MHz between source register \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[9\]\" and destination register \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[3\]\" (period= 10.792 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.578 ns + Longest register register " "Info: + Longest register to register delay is 10.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[9\] 1 REG LCFF_X54_Y21_N9 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y21_N9; Fanout = 25; REG Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] } "NODE_NAME" } } { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.438 ns) 0.976 ns RISC_SPM:machine\|Control_Unit:M1_Controller\|WideOr5~17 2 COMB LCCOMB_X54_Y21_N20 3 " "Info: 2: + IC(0.538 ns) + CELL(0.438 ns) = 0.976 ns; Loc. = LCCOMB_X54_Y21_N20; Fanout = 3; COMB Node = 'RISC_SPM:machine\|Control_Unit:M1_Controller\|WideOr5~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] RISC_SPM:machine|Control_Unit:M1_Controller|WideOr5~17 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 1.585 ns RISC_SPM:machine\|Control_Unit:M1_Controller\|Selector12~67 3 COMB LCCOMB_X53_Y21_N14 4 " "Info: 3: + IC(0.459 ns) + CELL(0.150 ns) = 1.585 ns; Loc. = LCCOMB_X53_Y21_N14; Fanout = 4; COMB Node = 'RISC_SPM:machine\|Control_Unit:M1_Controller\|Selector12~67'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { RISC_SPM:machine|Control_Unit:M1_Controller|WideOr5~17 RISC_SPM:machine|Control_Unit:M1_Controller|Selector12~67 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.415 ns) 2.270 ns RISC_SPM:machine\|Control_Unit:M1_Controller\|Sel_Bus_1a_Mux\[0\]~629 4 COMB LCCOMB_X53_Y21_N6 12 " "Info: 4: + IC(0.270 ns) + CELL(0.415 ns) = 2.270 ns; Loc. = LCCOMB_X53_Y21_N6; Fanout = 12; COMB Node = 'RISC_SPM:machine\|Control_Unit:M1_Controller\|Sel_Bus_1a_Mux\[0\]~629'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { RISC_SPM:machine|Control_Unit:M1_Controller|Selector12~67 RISC_SPM:machine|Control_Unit:M1_Controller|Sel_Bus_1a_Mux[0]~629 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.271 ns) 3.245 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_8bit:Mux_1a\|mux_out\[0\]~976 5 COMB LCCOMB_X56_Y21_N22 1 " "Info: 5: + IC(0.704 ns) + CELL(0.271 ns) = 3.245 ns; Loc. = LCCOMB_X56_Y21_N22; Fanout = 1; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_8bit:Mux_1a\|mux_out\[0\]~976'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { RISC_SPM:machine|Control_Unit:M1_Controller|Sel_Bus_1a_Mux[0]~629 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~976 } "NODE_NAME" } } { "Multiplexer_5ch_8bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_8bit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 4.058 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_8bit:Mux_1a\|mux_out\[0\]~977 6 COMB LCCOMB_X54_Y21_N28 1 " "Info: 6: + IC(0.663 ns) + CELL(0.150 ns) = 4.058 ns; Loc. = LCCOMB_X54_Y21_N28; Fanout = 1; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_8bit:Mux_1a\|mux_out\[0\]~977'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~976 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~977 } "NODE_NAME" } } { "Multiplexer_5ch_8bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_8bit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.457 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_8bit:Mux_1a\|mux_out\[0\]~978 7 COMB LCCOMB_X54_Y21_N6 6 " "Info: 7: + IC(0.249 ns) + CELL(0.150 ns) = 4.457 ns; Loc. = LCCOMB_X54_Y21_N6; Fanout = 6; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_8bit:Mux_1a\|mux_out\[0\]~978'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~977 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~978 } "NODE_NAME" } } { "Multiplexer_5ch_8bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_8bit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.414 ns) 5.631 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Add0~783 8 COMB LCCOMB_X55_Y20_N2 2 " "Info: 8: + IC(0.760 ns) + CELL(0.414 ns) = 5.631 ns; Loc. = LCCOMB_X55_Y20_N2; Fanout = 2; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Add0~783'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~978 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~783 } "NODE_NAME" } } { "Alu_RISC.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Alu_RISC.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.702 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Add0~785 9 COMB LCCOMB_X55_Y20_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.702 ns; Loc. = LCCOMB_X55_Y20_N4; Fanout = 2; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Add0~785'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~783 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~785 } "NODE_NAME" } } { "Alu_RISC.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Alu_RISC.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.773 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Add0~787 10 COMB LCCOMB_X55_Y20_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.773 ns; Loc. = LCCOMB_X55_Y20_N6; Fanout = 2; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Add0~787'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~785 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~787 } "NODE_NAME" } } { "Alu_RISC.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Alu_RISC.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.183 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Add0~788 11 COMB LCCOMB_X55_Y20_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 6.183 ns; Loc. = LCCOMB_X55_Y20_N8; Fanout = 1; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Add0~788'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~787 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~788 } "NODE_NAME" } } { "Alu_RISC.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Alu_RISC.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.150 ns) 7.012 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Mux4~33 12 COMB LCCOMB_X53_Y20_N22 1 " "Info: 12: + IC(0.679 ns) + CELL(0.150 ns) = 7.012 ns; Loc. = LCCOMB_X53_Y20_N22; Fanout = 1; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Mux4~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~788 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~33 } "NODE_NAME" } } { "Alu_RISC.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Alu_RISC.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.402 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Mux4~34 13 COMB LCCOMB_X53_Y20_N8 1 " "Info: 13: + IC(0.240 ns) + CELL(0.150 ns) = 7.402 ns; Loc. = LCCOMB_X53_Y20_N8; Fanout = 1; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Mux4~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~33 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~34 } "NODE_NAME" } } { "Alu_RISC.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Alu_RISC.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.150 ns) 8.274 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Mux4~35 14 COMB LCCOMB_X54_Y19_N10 2 " "Info: 14: + IC(0.722 ns) + CELL(0.150 ns) = 8.274 ns; Loc. = LCCOMB_X54_Y19_N10; Fanout = 2; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\|Mux4~35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~34 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~35 } "NODE_NAME" } } { "Alu_RISC.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Alu_RISC.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 8.682 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_10bit:Mux_2\|mux_out\[3\]~553 15 COMB LCCOMB_X54_Y19_N30 1 " "Info: 15: + IC(0.258 ns) + CELL(0.150 ns) = 8.682 ns; Loc. = LCCOMB_X54_Y19_N30; Fanout = 1; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_10bit:Mux_2\|mux_out\[3\]~553'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~35 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~553 } "NODE_NAME" } } { "Multiplexer_5ch_10bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_10bit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.150 ns) 9.228 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_10bit:Mux_2\|mux_out\[3\]~554 16 COMB LCCOMB_X53_Y19_N24 7 " "Info: 16: + IC(0.396 ns) + CELL(0.150 ns) = 9.228 ns; Loc. = LCCOMB_X53_Y19_N24; Fanout = 7; COMB Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_10bit:Mux_2\|mux_out\[3\]~554'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~553 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~554 } "NODE_NAME" } } { "Multiplexer_5ch_10bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_10bit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.366 ns) 10.578 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[3\] 17 REG LCFF_X54_Y21_N13 3 " "Info: 17: + IC(0.984 ns) + CELL(0.366 ns) = 10.578 ns; Loc. = LCFF_X54_Y21_N13; Fanout = 3; REG Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~554 RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] } "NODE_NAME" } } { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.656 ns ( 34.56 % ) " "Info: Total cell delay = 3.656 ns ( 34.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.922 ns ( 65.44 % ) " "Info: Total interconnect delay = 6.922 ns ( 65.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.578 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] RISC_SPM:machine|Control_Unit:M1_Controller|WideOr5~17 RISC_SPM:machine|Control_Unit:M1_Controller|Selector12~67 RISC_SPM:machine|Control_Unit:M1_Controller|Sel_Bus_1a_Mux[0]~629 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~976 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~977 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~978 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~783 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~785 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~787 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~788 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~33 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~34 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~35 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~553 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~554 RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.578 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] {} RISC_SPM:machine|Control_Unit:M1_Controller|WideOr5~17 {} RISC_SPM:machine|Control_Unit:M1_Controller|Selector12~67 {} RISC_SPM:machine|Control_Unit:M1_Controller|Sel_Bus_1a_Mux[0]~629 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~976 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~977 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~978 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~783 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~785 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~787 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~788 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~33 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~34 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~35 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~553 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~554 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] {} } { 0.000ns 0.538ns 0.459ns 0.270ns 0.704ns 0.663ns 0.249ns 0.760ns 0.000ns 0.000ns 0.000ns 0.679ns 0.240ns 0.722ns 0.258ns 0.396ns 0.984ns } { 0.000ns 0.438ns 0.150ns 0.415ns 0.271ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] destination 5.696 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[16\]\" to destination register is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.150 ns) 3.146 ns clk 2 REG LCCOMB_X34_Y5_N0 2 " "Info: 2: + IC(2.144 ns) + CELL(0.150 ns) = 3.146 ns; Loc. = LCCOMB_X34_Y5_N0; Fanout = 2; REG Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { SW[16] clk } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.000 ns) 4.146 ns clk~clkctrl 3 COMB CLKCTRL_G12 100 " "Info: 3: + IC(1.000 ns) + CELL(0.000 ns) = 4.146 ns; Loc. = CLKCTRL_G12; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 5.696 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[3\] 4 REG LCFF_X54_Y21_N13 3 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 5.696 ns; Loc. = LCFF_X54_Y21_N13; Fanout = 3; REG Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] } "NODE_NAME" } } { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 27.02 % ) " "Info: Total cell delay = 1.539 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.157 ns ( 72.98 % ) " "Info: Total interconnect delay = 4.157 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { SW[16] clk clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { SW[16] {} SW[16]~combout {} clk {} clk~clkctrl {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] {} } { 0.000ns 0.000ns 2.144ns 1.000ns 1.013ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] source 5.696 ns - Longest register " "Info: - Longest clock path from clock \"SW\[16\]\" to source register is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.150 ns) 3.146 ns clk 2 REG LCCOMB_X34_Y5_N0 2 " "Info: 2: + IC(2.144 ns) + CELL(0.150 ns) = 3.146 ns; Loc. = LCCOMB_X34_Y5_N0; Fanout = 2; REG Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { SW[16] clk } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.000 ns) 4.146 ns clk~clkctrl 3 COMB CLKCTRL_G12 100 " "Info: 3: + IC(1.000 ns) + CELL(0.000 ns) = 4.146 ns; Loc. = CLKCTRL_G12; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 5.696 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[9\] 4 REG LCFF_X54_Y21_N9 25 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 5.696 ns; Loc. = LCFF_X54_Y21_N9; Fanout = 25; REG Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] } "NODE_NAME" } } { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 27.02 % ) " "Info: Total cell delay = 1.539 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.157 ns ( 72.98 % ) " "Info: Total interconnect delay = 4.157 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { SW[16] clk clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { SW[16] {} SW[16]~combout {} clk {} clk~clkctrl {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] {} } { 0.000ns 0.000ns 2.144ns 1.000ns 1.013ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { SW[16] clk clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { SW[16] {} SW[16]~combout {} clk {} clk~clkctrl {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] {} } { 0.000ns 0.000ns 2.144ns 1.000ns 1.013ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { SW[16] clk clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { SW[16] {} SW[16]~combout {} clk {} clk~clkctrl {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] {} } { 0.000ns 0.000ns 2.144ns 1.000ns 1.013ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.578 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] RISC_SPM:machine|Control_Unit:M1_Controller|WideOr5~17 RISC_SPM:machine|Control_Unit:M1_Controller|Selector12~67 RISC_SPM:machine|Control_Unit:M1_Controller|Sel_Bus_1a_Mux[0]~629 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~976 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~977 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~978 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~783 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~785 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~787 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~788 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~33 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~34 RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~35 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~553 RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~554 RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.578 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] {} RISC_SPM:machine|Control_Unit:M1_Controller|WideOr5~17 {} RISC_SPM:machine|Control_Unit:M1_Controller|Selector12~67 {} RISC_SPM:machine|Control_Unit:M1_Controller|Sel_Bus_1a_Mux[0]~629 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~976 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~977 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_8bit:Mux_1a|mux_out[0]~978 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~783 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~785 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~787 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Add0~788 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~33 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~34 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Alu_RISC:ALU|Mux4~35 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~553 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Multiplexer_5ch_10bit:Mux_2|mux_out[3]~554 {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] {} } { 0.000ns 0.538ns 0.459ns 0.270ns 0.704ns 0.663ns 0.249ns 0.760ns 0.000ns 0.000ns 0.000ns 0.679ns 0.240ns 0.722ns 0.258ns 0.396ns 0.984ns } { 0.000ns 0.438ns 0.150ns 0.415ns 0.271ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { SW[16] clk clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { SW[16] {} SW[16]~combout {} clk {} clk~clkctrl {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[3] {} } { 0.000ns 0.000ns 2.144ns 1.000ns 1.013ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { SW[16] clk clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { SW[16] {} SW[16]~combout {} clk {} clk~clkctrl {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[9] {} } { 0.000ns 0.000ns 2.144ns 1.000ns 1.013ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register generator:gen1\|count\[7\] register generator:gen1\|count\[23\] 257.47 MHz 3.884 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 257.47 MHz between source register \"generator:gen1\|count\[7\]\" and destination register \"generator:gen1\|count\[23\]\" (period= 3.884 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.674 ns + Longest register register " "Info: + Longest register to register delay is 3.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns generator:gen1\|count\[7\] 1 REG LCFF_X35_Y5_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y5_N21; Fanout = 3; REG Node = 'generator:gen1\|count\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { generator:gen1|count[7] } "NODE_NAME" } } { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.398 ns) 1.139 ns generator:gen1\|LessThan0~439 2 COMB LCCOMB_X34_Y5_N16 1 " "Info: 2: + IC(0.741 ns) + CELL(0.398 ns) = 1.139 ns; Loc. = LCCOMB_X34_Y5_N16; Fanout = 1; COMB Node = 'generator:gen1\|LessThan0~439'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { generator:gen1|count[7] generator:gen1|LessThan0~439 } "NODE_NAME" } } { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 1.670 ns generator:gen1\|LessThan0~440 3 COMB LCCOMB_X34_Y5_N26 1 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 1.670 ns; Loc. = LCCOMB_X34_Y5_N26; Fanout = 1; COMB Node = 'generator:gen1\|LessThan0~440'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { generator:gen1|LessThan0~439 generator:gen1|LessThan0~440 } "NODE_NAME" } } { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.066 ns generator:gen1\|LessThan0~441 4 COMB LCCOMB_X34_Y5_N28 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.066 ns; Loc. = LCCOMB_X34_Y5_N28; Fanout = 1; COMB Node = 'generator:gen1\|LessThan0~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { generator:gen1|LessThan0~440 generator:gen1|LessThan0~441 } "NODE_NAME" } } { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.462 ns generator:gen1\|LessThan0~442 5 COMB LCCOMB_X34_Y5_N22 27 " "Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 2.462 ns; Loc. = LCCOMB_X34_Y5_N22; Fanout = 27; COMB Node = 'generator:gen1\|LessThan0~442'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { generator:gen1|LessThan0~441 generator:gen1|LessThan0~442 } "NODE_NAME" } } { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.510 ns) 3.674 ns generator:gen1\|count\[23\] 6 REG LCFF_X35_Y4_N21 3 " "Info: 6: + IC(0.702 ns) + CELL(0.510 ns) = 3.674 ns; Loc. = LCFF_X35_Y4_N21; Fanout = 3; REG Node = 'generator:gen1\|count\[23\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { generator:gen1|LessThan0~442 generator:gen1|count[23] } "NODE_NAME" } } { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 40.36 % ) " "Info: Total cell delay = 1.483 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.191 ns ( 59.64 % ) " "Info: Total interconnect delay = 2.191 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { generator:gen1|count[7] generator:gen1|LessThan0~439 generator:gen1|LessThan0~440 generator:gen1|LessThan0~441 generator:gen1|LessThan0~442 generator:gen1|count[23] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.674 ns" { generator:gen1|count[7] {} generator:gen1|LessThan0~439 {} generator:gen1|LessThan0~440 {} generator:gen1|LessThan0~441 {} generator:gen1|LessThan0~442 {} generator:gen1|count[23] {} } { 0.000ns 0.741ns 0.256ns 0.246ns 0.246ns 0.702ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.675 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns generator:gen1\|count\[23\] 3 REG LCFF_X35_Y4_N21 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X35_Y4_N21; Fanout = 3; REG Node = 'generator:gen1\|count\[23\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLOCK_50~clkctrl generator:gen1|count[23] } "NODE_NAME" } } { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl generator:gen1|count[23] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} generator:gen1|count[23] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns generator:gen1\|count\[7\] 3 REG LCFF_X35_Y5_N21 3 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y5_N21; Fanout = 3; REG Node = 'generator:gen1\|count\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl generator:gen1|count[7] } "NODE_NAME" } } { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl generator:gen1|count[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} generator:gen1|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl generator:gen1|count[23] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} generator:gen1|count[23] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl generator:gen1|count[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} generator:gen1|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { generator:gen1|count[7] generator:gen1|LessThan0~439 generator:gen1|LessThan0~440 generator:gen1|LessThan0~441 generator:gen1|LessThan0~442 generator:gen1|count[23] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.674 ns" { generator:gen1|count[7] {} generator:gen1|LessThan0~439 {} generator:gen1|LessThan0~440 {} generator:gen1|LessThan0~441 {} generator:gen1|LessThan0~442 {} generator:gen1|count[23] {} } { 0.000ns 0.741ns 0.256ns 0.246ns 0.246ns 0.702ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.150ns 0.510ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50 CLOCK_50~clkctrl generator:gen1|count[23] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} generator:gen1|count[23] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl generator:gen1|count[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} generator:gen1|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[16\] HEX1\[1\] RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[5\] 18.067 ns register " "Info: tco from clock \"SW\[16\]\" to destination pin \"HEX1\[1\]\" through register \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[5\]\" is 18.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] source 5.696 ns + Longest register " "Info: + Longest clock path from clock \"SW\[16\]\" to source register is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.150 ns) 3.146 ns clk 2 REG LCCOMB_X34_Y5_N0 2 " "Info: 2: + IC(2.144 ns) + CELL(0.150 ns) = 3.146 ns; Loc. = LCCOMB_X34_Y5_N0; Fanout = 2; REG Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { SW[16] clk } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.000 ns) 4.146 ns clk~clkctrl 3 COMB CLKCTRL_G12 100 " "Info: 3: + IC(1.000 ns) + CELL(0.000 ns) = 4.146 ns; Loc. = CLKCTRL_G12; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 5.696 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[5\] 4 REG LCFF_X54_Y21_N23 10 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 5.696 ns; Loc. = LCFF_X54_Y21_N23; Fanout = 10; REG Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] } "NODE_NAME" } } { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 27.02 % ) " "Info: Total cell delay = 1.539 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.157 ns ( 72.98 % ) " "Info: Total interconnect delay = 4.157 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { SW[16] clk clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { SW[16] {} SW[16]~combout {} clk {} clk~clkctrl {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] {} } { 0.000ns 0.000ns 2.144ns 1.000ns 1.013ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.121 ns + Longest register pin " "Info: + Longest register to pin delay is 12.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[5\] 1 REG LCFF_X54_Y21_N23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y21_N23; Fanout = 10; REG Node = 'RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\|data_out\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] } "NODE_NAME" } } { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.371 ns) 1.649 ns RISC_SPM:machine\|Control_Unit:M1_Controller\|Equal0~90 2 COMB LCCOMB_X53_Y22_N18 2 " "Info: 2: + IC(1.278 ns) + CELL(0.371 ns) = 1.649 ns; Loc. = LCCOMB_X53_Y22_N18; Fanout = 2; COMB Node = 'RISC_SPM:machine\|Control_Unit:M1_Controller\|Equal0~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~90 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.385 ns) 2.709 ns RISC_SPM:machine\|Control_Unit:M1_Controller\|Equal0~92 3 COMB LCCOMB_X55_Y22_N14 3 " "Info: 3: + IC(0.675 ns) + CELL(0.385 ns) = 2.709 ns; Loc. = LCCOMB_X55_Y22_N14; Fanout = 3; COMB Node = 'RISC_SPM:machine\|Control_Unit:M1_Controller\|Equal0~92'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~90 RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~92 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 3.385 ns RISC_SPM:machine\|Control_Unit:M1_Controller\|Mux7~413 4 COMB LCCOMB_X55_Y22_N0 4 " "Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 3.385 ns; Loc. = LCCOMB_X55_Y22_N0; Fanout = 4; COMB Node = 'RISC_SPM:machine\|Control_Unit:M1_Controller\|Mux7~413'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~92 RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~413 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.438 ns) 4.297 ns RISC_SPM:machine\|Control_Unit:M1_Controller\|Mux7~414 5 COMB LCCOMB_X55_Y22_N16 1 " "Info: 5: + IC(0.474 ns) + CELL(0.438 ns) = 4.297 ns; Loc. = LCCOMB_X55_Y22_N16; Fanout = 1; COMB Node = 'RISC_SPM:machine\|Control_Unit:M1_Controller\|Mux7~414'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~413 RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~414 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.438 ns) 5.448 ns RISC_SPM:machine\|Control_Unit:M1_Controller\|Mux7~415 6 COMB LCCOMB_X54_Y21_N30 8 " "Info: 6: + IC(0.713 ns) + CELL(0.438 ns) = 5.448 ns; Loc. = LCCOMB_X54_Y21_N30; Fanout = 8; COMB Node = 'RISC_SPM:machine\|Control_Unit:M1_Controller\|Mux7~415'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~414 RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~415 } "NODE_NAME" } } { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.437 ns) 8.388 ns decoderBCD:R1_H\|WideOr5~19 7 COMB LCCOMB_X62_Y5_N18 1 " "Info: 7: + IC(2.503 ns) + CELL(0.437 ns) = 8.388 ns; Loc. = LCCOMB_X62_Y5_N18; Fanout = 1; COMB Node = 'decoderBCD:R1_H\|WideOr5~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~415 decoderBCD:R1_H|WideOr5~19 } "NODE_NAME" } } { "decoderBCD.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/decoderBCD.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(2.789 ns) 12.121 ns HEX1\[1\] 8 PIN PIN_V21 0 " "Info: 8: + IC(0.944 ns) + CELL(2.789 ns) = 12.121 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.733 ns" { decoderBCD:R1_H|WideOr5~19 HEX1[1] } "NODE_NAME" } } { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.278 ns ( 43.54 % ) " "Info: Total cell delay = 5.278 ns ( 43.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.843 ns ( 56.46 % ) " "Info: Total interconnect delay = 6.843 ns ( 56.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.121 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~90 RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~92 RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~413 RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~414 RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~415 decoderBCD:R1_H|WideOr5~19 HEX1[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.121 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] {} RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~90 {} RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~92 {} RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~413 {} RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~414 {} RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~415 {} decoderBCD:R1_H|WideOr5~19 {} HEX1[1] {} } { 0.000ns 1.278ns 0.675ns 0.256ns 0.474ns 0.713ns 2.503ns 0.944ns } { 0.000ns 0.371ns 0.385ns 0.420ns 0.438ns 0.438ns 0.437ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { SW[16] clk clk~clkctrl RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { SW[16] {} SW[16]~combout {} clk {} clk~clkctrl {} RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] {} } { 0.000ns 0.000ns 2.144ns 1.000ns 1.013ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.121 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~90 RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~92 RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~413 RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~414 RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~415 decoderBCD:R1_H|WideOr5~19 HEX1[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.121 ns" { RISC_SPM:machine|Processing_Unit:M0_Processor|Instruction_Register:IR|data_out[5] {} RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~90 {} RISC_SPM:machine|Control_Unit:M1_Controller|Equal0~92 {} RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~413 {} RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~414 {} RISC_SPM:machine|Control_Unit:M1_Controller|Mux7~415 {} decoderBCD:R1_H|WideOr5~19 {} HEX1[1] {} } { 0.000ns 1.278ns 0.675ns 0.256ns 0.474ns 0.713ns 2.503ns 0.944ns } { 0.000ns 0.371ns 0.385ns 0.420ns 0.438ns 0.438ns 0.437ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 17:00:34 2012 " "Info: Processing ended: Mon Dec 10 17:00:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
