// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conv_via_tiling_conv_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inData_0_0_address0,
        inData_0_0_ce0,
        inData_0_0_q0,
        inData_0_1_address0,
        inData_0_1_ce0,
        inData_0_1_q0,
        inData_0_2_address0,
        inData_0_2_ce0,
        inData_0_2_q0,
        inData_1_0_address0,
        inData_1_0_ce0,
        inData_1_0_q0,
        inData_1_1_address0,
        inData_1_1_ce0,
        inData_1_1_q0,
        inData_1_2_address0,
        inData_1_2_ce0,
        inData_1_2_q0,
        inData_2_0_address0,
        inData_2_0_ce0,
        inData_2_0_q0,
        inData_2_1_address0,
        inData_2_1_ce0,
        inData_2_1_q0,
        inData_2_2_address0,
        inData_2_2_ce0,
        inData_2_2_q0,
        weight_0_0_address0,
        weight_0_0_ce0,
        weight_0_0_q0,
        weight_0_1_address0,
        weight_0_1_ce0,
        weight_0_1_q0,
        weight_0_2_address0,
        weight_0_2_ce0,
        weight_0_2_q0,
        weight_1_0_address0,
        weight_1_0_ce0,
        weight_1_0_q0,
        weight_1_1_address0,
        weight_1_1_ce0,
        weight_1_1_q0,
        weight_1_2_address0,
        weight_1_2_ce0,
        weight_1_2_q0,
        weight_2_0_address0,
        weight_2_0_ce0,
        weight_2_0_q0,
        weight_2_1_address0,
        weight_2_1_ce0,
        weight_2_1_q0,
        weight_2_2_address0,
        weight_2_2_ce0,
        weight_2_2_q0,
        outData_address0,
        outData_ce0,
        outData_we0,
        outData_d0,
        outData_address1,
        outData_ce1,
        outData_q1,
        outTileH,
        outTileW,
        stride
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] inData_0_0_address0;
output   inData_0_0_ce0;
input  [31:0] inData_0_0_q0;
output  [11:0] inData_0_1_address0;
output   inData_0_1_ce0;
input  [31:0] inData_0_1_q0;
output  [11:0] inData_0_2_address0;
output   inData_0_2_ce0;
input  [31:0] inData_0_2_q0;
output  [11:0] inData_1_0_address0;
output   inData_1_0_ce0;
input  [31:0] inData_1_0_q0;
output  [11:0] inData_1_1_address0;
output   inData_1_1_ce0;
input  [31:0] inData_1_1_q0;
output  [11:0] inData_1_2_address0;
output   inData_1_2_ce0;
input  [31:0] inData_1_2_q0;
output  [11:0] inData_2_0_address0;
output   inData_2_0_ce0;
input  [31:0] inData_2_0_q0;
output  [11:0] inData_2_1_address0;
output   inData_2_1_ce0;
input  [31:0] inData_2_1_q0;
output  [11:0] inData_2_2_address0;
output   inData_2_2_ce0;
input  [31:0] inData_2_2_q0;
output  [11:0] weight_0_0_address0;
output   weight_0_0_ce0;
input  [31:0] weight_0_0_q0;
output  [11:0] weight_0_1_address0;
output   weight_0_1_ce0;
input  [31:0] weight_0_1_q0;
output  [11:0] weight_0_2_address0;
output   weight_0_2_ce0;
input  [31:0] weight_0_2_q0;
output  [11:0] weight_1_0_address0;
output   weight_1_0_ce0;
input  [31:0] weight_1_0_q0;
output  [11:0] weight_1_1_address0;
output   weight_1_1_ce0;
input  [31:0] weight_1_1_q0;
output  [11:0] weight_1_2_address0;
output   weight_1_2_ce0;
input  [31:0] weight_1_2_q0;
output  [11:0] weight_2_0_address0;
output   weight_2_0_ce0;
input  [31:0] weight_2_0_q0;
output  [11:0] weight_2_1_address0;
output   weight_2_1_ce0;
input  [31:0] weight_2_1_q0;
output  [11:0] weight_2_2_address0;
output   weight_2_2_ce0;
input  [31:0] weight_2_2_q0;
output  [11:0] outData_address0;
output   outData_ce0;
output   outData_we0;
output  [31:0] outData_d0;
output  [11:0] outData_address1;
output   outData_ce1;
input  [31:0] outData_q1;
input  [31:0] outTileH;
input  [31:0] outTileW;
input  [31:0] stride;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] mul_ln25_fu_142_p2;
reg   [63:0] mul_ln25_reg_220;
wire   [69:0] tmp_s_fu_156_p3;
reg   [69:0] tmp_s_reg_225;
wire   [5:0] trunc_ln25_fu_184_p1;
reg   [5:0] trunc_ln25_reg_233;
wire    ap_CS_fsm_state2;
wire   [8:0] tmp_35_fu_189_p3;
reg   [8:0] tmp_35_reg_238;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_idle;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_ready;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_we0;
wire   [31:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_d0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address1;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce1;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_ce0;
wire   [11:0] grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_address0;
wire    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_ce0;
reg    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg;
wire   [0:0] icmp_ln25_fu_172_p2;
wire    ap_CS_fsm_state3;
reg   [6:0] ic_fu_72;
wire   [6:0] add_ln25_fu_178_p2;
wire   [31:0] mul_ln25_fu_142_p0;
wire   [31:0] mul_ln25_fu_142_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire   [63:0] mul_ln25_fu_142_p00;
wire   [63:0] mul_ln25_fu_142_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg = 1'b0;
#0 ic_fu_72 = 7'd0;
end

conv_via_tiling_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start),
    .ap_done(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done),
    .ap_idle(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_idle),
    .ap_ready(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_ready),
    .outTileW(outTileW),
    .zext_ln25_3(tmp_s_reg_225),
    .mul_ln25(mul_ln25_reg_220),
    .zext_ln25(trunc_ln25_reg_233),
    .weight_0_0_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_address0),
    .weight_0_0_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_ce0),
    .weight_0_0_q0(weight_0_0_q0),
    .weight_0_1_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_address0),
    .weight_0_1_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_ce0),
    .weight_0_1_q0(weight_0_1_q0),
    .weight_0_2_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_address0),
    .weight_0_2_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_ce0),
    .weight_0_2_q0(weight_0_2_q0),
    .weight_1_0_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_address0),
    .weight_1_0_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_ce0),
    .weight_1_0_q0(weight_1_0_q0),
    .weight_1_1_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_address0),
    .weight_1_1_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_ce0),
    .weight_1_1_q0(weight_1_1_q0),
    .weight_1_2_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_address0),
    .weight_1_2_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_ce0),
    .weight_1_2_q0(weight_1_2_q0),
    .weight_2_0_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_address0),
    .weight_2_0_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_ce0),
    .weight_2_0_q0(weight_2_0_q0),
    .weight_2_1_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_address0),
    .weight_2_1_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_ce0),
    .weight_2_1_q0(weight_2_1_q0),
    .weight_2_2_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_address0),
    .weight_2_2_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_ce0),
    .weight_2_2_q0(weight_2_2_q0),
    .sext_ln25(stride),
    .zext_ln34(tmp_35_reg_238),
    .outData_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address0),
    .outData_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce0),
    .outData_we0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_we0),
    .outData_d0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_d0),
    .outData_address1(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address1),
    .outData_ce1(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce1),
    .outData_q1(outData_q1),
    .inData_0_0_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_address0),
    .inData_0_0_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_ce0),
    .inData_0_0_q0(inData_0_0_q0),
    .inData_0_1_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_address0),
    .inData_0_1_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_ce0),
    .inData_0_1_q0(inData_0_1_q0),
    .inData_0_2_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_address0),
    .inData_0_2_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_ce0),
    .inData_0_2_q0(inData_0_2_q0),
    .inData_1_0_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_address0),
    .inData_1_0_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_ce0),
    .inData_1_0_q0(inData_1_0_q0),
    .inData_1_1_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_address0),
    .inData_1_1_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_ce0),
    .inData_1_1_q0(inData_1_1_q0),
    .inData_1_2_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_address0),
    .inData_1_2_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_ce0),
    .inData_1_2_q0(inData_1_2_q0),
    .inData_2_0_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_address0),
    .inData_2_0_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_ce0),
    .inData_2_0_q0(inData_2_0_q0),
    .inData_2_1_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_address0),
    .inData_2_1_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_ce0),
    .inData_2_1_q0(inData_2_1_q0),
    .inData_2_2_address0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_address0),
    .inData_2_2_ce0(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_ce0),
    .inData_2_2_q0(inData_2_2_q0)
);

conv_via_tiling_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U176(
    .din0(mul_ln25_fu_142_p0),
    .din1(mul_ln25_fu_142_p1),
    .dout(mul_ln25_fu_142_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln25_fu_172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg <= 1'b1;
        end else if ((grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_ready == 1'b1)) begin
            grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ic_fu_72 <= 7'd0;
    end else if (((icmp_ln25_fu_172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ic_fu_72 <= add_ln25_fu_178_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul_ln25_reg_220 <= mul_ln25_fu_142_p2;
        tmp_s_reg_225[69 : 6] <= tmp_s_fu_156_p3[69 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_35_reg_238[8 : 3] <= tmp_35_fu_189_p3[8 : 3];
        trunc_ln25_reg_233 <= trunc_ln25_fu_184_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln25_fu_172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln25_fu_172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_fu_178_p2 = (ic_fu_72 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg;

assign icmp_ln25_fu_172_p2 = ((ic_fu_72 == 7'd64) ? 1'b1 : 1'b0);

assign inData_0_0_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_address0;

assign inData_0_0_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_ce0;

assign inData_0_1_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_address0;

assign inData_0_1_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_ce0;

assign inData_0_2_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_address0;

assign inData_0_2_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_ce0;

assign inData_1_0_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_address0;

assign inData_1_0_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_ce0;

assign inData_1_1_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_address0;

assign inData_1_1_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_ce0;

assign inData_1_2_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_address0;

assign inData_1_2_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_ce0;

assign inData_2_0_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_address0;

assign inData_2_0_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_ce0;

assign inData_2_1_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_address0;

assign inData_2_1_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_ce0;

assign inData_2_2_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_address0;

assign inData_2_2_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_ce0;

assign mul_ln25_fu_142_p0 = mul_ln25_fu_142_p00;

assign mul_ln25_fu_142_p00 = outTileH;

assign mul_ln25_fu_142_p1 = mul_ln25_fu_142_p10;

assign mul_ln25_fu_142_p10 = outTileW;

assign outData_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address0;

assign outData_address1 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address1;

assign outData_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce0;

assign outData_ce1 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce1;

assign outData_d0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_d0;

assign outData_we0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_we0;

assign tmp_35_fu_189_p3 = {{trunc_ln25_fu_184_p1}, {3'd0}};

assign tmp_s_fu_156_p3 = {{mul_ln25_fu_142_p2}, {6'd0}};

assign trunc_ln25_fu_184_p1 = ic_fu_72[5:0];

assign weight_0_0_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_address0;

assign weight_0_0_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_ce0;

assign weight_0_1_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_address0;

assign weight_0_1_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_ce0;

assign weight_0_2_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_address0;

assign weight_0_2_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_ce0;

assign weight_1_0_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_address0;

assign weight_1_0_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_ce0;

assign weight_1_1_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_address0;

assign weight_1_1_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_ce0;

assign weight_1_2_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_address0;

assign weight_1_2_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_ce0;

assign weight_2_0_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_address0;

assign weight_2_0_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_ce0;

assign weight_2_1_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_address0;

assign weight_2_1_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_ce0;

assign weight_2_2_address0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_address0;

assign weight_2_2_ce0 = grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_ce0;

always @ (posedge ap_clk) begin
    tmp_s_reg_225[5:0] <= 6'b000000;
    tmp_35_reg_238[2:0] <= 3'b000;
end

endmodule //conv_via_tiling_conv_kernel
