Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/student/Downloads/lab06_skel/subtractor_8bit_test_isim_beh.exe -prj /home/student/Downloads/lab06_skel/subtractor_8bit_test_beh.prj work.subtractor_8bit_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/student/Downloads/lab06_skel/half_adder_structural.v" into library work
Analyzing Verilog file "/home/student/Downloads/lab06_skel/full_adder.v" into library work
Analyzing Verilog file "/home/student/Downloads/lab06_skel/ripple_carry_8bit.v" into library work
Analyzing Verilog file "/home/student/Downloads/lab06_skel/subtractor_8bit.v" into library work
Analyzing Verilog file "/home/student/Downloads/lab06_skel/subtractor_8bit_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/student/Downloads/lab06_skel/subtractor_8bit.v" Line 23: Size mismatch in connection of port <B>. Formal port size is 8-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 95464 KB
Fuse CPU Usage: 980 ms
Compiling module half_adder_structural
Compiling module full_adder
Compiling module ripple_carry_8bit
Compiling module subtractor_8bit
Compiling module subtractor_8bit_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/student/Downloads/lab06_skel/subtractor_8bit_test_isim_beh.exe
Fuse Memory Usage: 655664 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 500 ms
