
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.237566                       # Number of seconds simulated
sim_ticks                                2237566079500                       # Number of ticks simulated
final_tick                               2237566079500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202024                       # Simulator instruction rate (inst/s)
host_op_rate                                   332680                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              904085104                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835444                       # Number of bytes of host memory used
host_seconds                                  2474.95                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           98752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       533514240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          533612992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        98752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532035328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532035328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16672320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16675406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16626104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16626104                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              44134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          238435077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             238479210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         44134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            44134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       237774130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            237774130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       237774130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             44134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         238435077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            476253341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16675406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16626104                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16675406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16626104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1067221376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534540160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               533612992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532035328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     72                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8273883                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        14411                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1041901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1042563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1043002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1041820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1041915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1042121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1042638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521958                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2237553193500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16675406                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16626104                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16675333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1999566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    801.054597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   619.188486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.214491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       233273     11.67%     11.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        66956      3.35%     15.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57794      2.89%     17.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        79118      3.96%     21.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        71493      3.58%     25.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55363      2.77%     28.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61427      3.07%     31.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        84912      4.25%     35.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1289230     64.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1999566                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.986956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.904414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.290049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521310    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.207196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515805     98.94%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.00%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5394      1.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              110      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521316                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122398175250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            435060687750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83376670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7340.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26090.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       476.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       238.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    238.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    237.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15328094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699864                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67190.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7565208840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4127842125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             65032695000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27060590160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146146921440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         607826359665                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         809358615000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1667118232230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.058779                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1334841739250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   74717240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  828007088250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7551510120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4120367625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             65034910200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27061601040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         146146921440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         604866716460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         811954793250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1666736820135                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            744.888321                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1339166310000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   74717240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  823682517500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       4475132159                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4475132159                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements          16719579                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.632208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254952933                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16721627                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.246898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3006010500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.632208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          890                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2190118107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2190118107                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    157103112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157103112                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97849821                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97849821                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254952933                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254952933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254952933                       # number of overall hits
system.cpu.dcache.overall_hits::total       254952933                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       111278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        111278                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16610349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16610349                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16721627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16721627                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16721627                       # number of overall misses
system.cpu.dcache.overall_misses::total      16721627                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7891613000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7891613000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1299101892500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1299101892500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1306993505500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1306993505500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1306993505500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1306993505500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000708                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.145119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145119                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061550                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061550                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061550                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70917.998167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70917.998167                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78210.391154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78210.391154                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78161.862210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78161.862210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78161.862210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78161.862210                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     16687916                       # number of writebacks
system.cpu.dcache.writebacks::total          16687916                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       111278                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       111278                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16610349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16610349                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16721627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16721627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16721627                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16721627                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7780335000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7780335000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1282491543500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1282491543500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1290271878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1290271878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1290271878500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1290271878500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.145119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.145119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061550                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061550                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061550                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061550                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69917.998167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69917.998167                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77210.391154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77210.391154                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77161.862210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77161.862210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77161.862210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77161.862210                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              2540                       # number of replacements
system.cpu.icache.tags.tagsinuse          1347.704390                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675349086                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4576                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          147585.027535                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1347.704390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.658059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.658059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2036                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2036                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5402833872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5402833872                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675349086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675349086                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675349086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675349086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675349086                       # number of overall hits
system.cpu.icache.overall_hits::total       675349086                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4576                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4576                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4576                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4576                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4576                       # number of overall misses
system.cpu.icache.overall_misses::total          4576                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    270977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    270977500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    270977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    270977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    270977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    270977500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59217.111014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59217.111014                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59217.111014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59217.111014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59217.111014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59217.111014                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         2540                       # number of writebacks
system.cpu.icache.writebacks::total              2540                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4576                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4576                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4576                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4576                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4576                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    266401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    266401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    266401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    266401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    266401500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    266401500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58217.111014                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58217.111014                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58217.111014                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58217.111014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58217.111014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58217.111014                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16648600                       # number of replacements
system.l2.tags.tagsinuse                 31157.154079                       # Cycle average of tags in use
system.l2.tags.total_refs                      150778                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16680973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.009039                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    24869.063585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        209.968261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6078.122233                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.758944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.185490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950841                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31253                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987946                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  66739644                       # Number of tag accesses
system.l2.tags.data_accesses                 66739644                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     16687916                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16687916                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2540                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2540                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              21178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21178                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1490                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          28129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28129                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1490                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 49307                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50797                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1490                       # number of overall hits
system.l2.overall_hits::cpu.data                49307                       # number of overall hits
system.l2.overall_hits::total                   50797                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16589171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16589171                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3086                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        83149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           83149                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3086                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16672320                       # number of demand (read+write) misses
system.l2.demand_misses::total               16675406                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3086                       # number of overall misses
system.l2.overall_misses::cpu.data           16672320                       # number of overall misses
system.l2.overall_misses::total              16675406                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1257353651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1257353651000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    243892500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    243892500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7318063000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7318063000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     243892500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1264671714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1264915606500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    243892500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1264671714000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1264915606500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16687916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16687916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2540                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16610349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16610349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       111278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        111278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4576                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16721627                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16726203                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4576                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16721627                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16726203                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998725                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.674388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.674388                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.747219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.747219                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.674388                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.997051                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996963                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.674388                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.997051                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996963                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75793.639779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75793.639779                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 79031.918341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79031.918341                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88011.437299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88011.437299                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 79031.918341                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75854.572969                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75855.160978                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 79031.918341                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75854.572969                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75855.160978                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             16626104                       # number of writebacks
system.l2.writebacks::total                  16626104                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         3036                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3036                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16589171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16589171                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3086                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        83149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        83149                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16672320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16675406                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16672320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16675406                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1091461941000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1091461941000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    213032500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    213032500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6486573000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6486573000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    213032500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1097948514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1098161546500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    213032500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1097948514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1098161546500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.674388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.674388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.747219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.747219                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.674388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.997051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.674388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.997051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996963                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65793.639779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65793.639779                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69031.918341                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69031.918341                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78011.437299                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78011.437299                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 69031.918341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65854.572969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65855.160978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 69031.918341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65854.572969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65855.160978                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              86235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16626104                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14411                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16589171                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16589171                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         86235                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49991327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     49991327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49991327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1065648320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1065648320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1065648320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          33315921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33315921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33315921                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66568153000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54449117250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     33448322                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16722119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11121                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11121                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            115854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33314020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2540                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           54159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16610349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16610349                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4576                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       111278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50162833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50174525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       227712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1069105376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1069333088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16648600                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         33374803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000333                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018251                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33363682     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11121      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33374803                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25069389000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4576000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16721627000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
