<!-- Start of text generated from database -->
<!-- generated from the LSB specification database -->
<!--    by $Header: /cvsroot/lsb/spec/mksecttypestable,v 1.7 2001/10/29 14:05:36 anderson Exp 0 -->
<!--    at Mon Apr 22 16:49:37 2002 -->
<TABLE>
<TITLE></TITLE>
<TGROUP COLS=3>
<THEAD>
<ROW>
<ENTRY ALIGN=center>Name</ENTRY><ENTRY ALIGN=center>Value</ENTRY><ENTRY ALIGN=center>Description</ENTRY></ROW>
</THEAD>
<TBODY>
<ROW><ENTRY>SHT_IA_64_EXT</ENTRY><ENTRY>0x70000000</ENTRY><ENTRY>This section
contains processor specific extension bits. These consist of at least one
64-bit word of attribute flags that identify specific non-architectural extensions that are required by the object code.</ENTRY></ROW>
<ROW><ENTRY>SHT_IA_64_LOPSREG</ENTRY><ENTRY>0x78000000</ENTRY><ENTRY>Sections in the range SHT_IA_64_LOPSREG to SHT_IA_64_HIPSREG are reserved for implementation specific section types. None are defined for LSB conforming implementations.</ENTRY></ROW>
<ROW><ENTRY>SHT_IA_64_PRIORITY_INIT</ENTRY><ENTRY>0x79000000</ENTRY><ENTRY>This section contains priority initialization records, as described in the Intel (R) Itanium (tm) Processor Specific ABI. LSB conforming implementations are not required to support this section type, beyond the generic requirments for the handling of unrecognized section types.</ENTRY></ROW>
<ROW><ENTRY>SHT_IA_64_UNWIND</ENTRY><ENTRY>0x70000001</ENTRY><ENTRY>This section contains unwind function table entries for stack unwinding.</ENTRY></ROW>
</TBODY>
</TGROUP>
</TABLE>
<!-- End of text generated from database -->
<!--    by $Header: /cvsroot/lsb/spec/mksecttypestable,v 1.7 2001/10/29 14:05:36 anderson Exp 0 -->
