// Seed: 551750356
module module_0 (
    output wor id_0,
    input wor id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri0 id_7
);
  supply1 id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_9 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    input uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    output supply1 id_9
    , id_27,
    output wor id_10,
    input tri0 id_11
    , id_28,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    output supply0 id_15,
    input tri0 id_16,
    input wire id_17,
    input tri id_18,
    output tri id_19,
    output tri0 id_20,
    output tri1 id_21,
    input tri0 id_22,
    inout tri0 id_23,
    input supply1 id_24,
    output supply0 id_25
);
  module_0(
      id_3, id_22, id_16, id_1, id_6, id_21, id_18, id_1
  );
endmodule
