INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/counter_rom_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/synth/timing/glbl.v:6]
