Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sat Jul 12 01:46:52 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   rotarysw<0>_IBUF
   rotarysw<1>_IBUF
   rotarysw<2>_IBUF


