ISim log file
Running: C:/VHDL/project_3/project_3.sim/sim_1/impl/timing/kadai56.exe -intstyle pa -gui -sdfmax /uut/=C:/VHDL/project_3/project_3.sim/sim_1/impl/timing/kadai56_time_impl.sdf -sdfroot /uut -tclbatch isim.cmd -wdb kadai56.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
INFO: SDF backannotation was successful with SDF file C:/VHDL/project_3/project_3.sim/sim_1/impl/timing/kadai56_time_impl.sdf, for root module /uut/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
