// Seed: 1285552946
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_62,
    input tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    output wor id_7,
    output wor id_8,
    input uwire id_9,
    output tri1 id_10,
    input tri id_11,
    output wor id_12,
    input tri1 id_13,
    input uwire id_14,
    input tri id_15,
    output tri id_16,
    input wor id_17,
    input tri0 id_18,
    input supply1 id_19,
    output tri id_20,
    output supply0 id_21,
    input wire id_22,
    output wire id_23,
    input uwire id_24,
    input supply0 id_25,
    input wand id_26,
    input tri0 id_27,
    input wor id_28,
    input wire id_29,
    output supply0 id_30,
    input tri1 id_31,
    output uwire id_32,
    output tri1 id_33,
    input wire id_34,
    output tri0 id_35,
    input uwire id_36,
    input tri id_37,
    input supply1 id_38,
    input supply1 id_39,
    input wand id_40,
    input tri0 id_41,
    output tri id_42,
    input tri1 id_43,
    input tri1 id_44,
    input wire id_45,
    input wor id_46,
    input wor id_47,
    input supply0 id_48,
    input wand id_49,
    input wor id_50,
    input tri1 id_51,
    input tri1 id_52,
    input wand id_53,
    input tri0 id_54,
    input tri0 id_55,
    input wand id_56,
    input wand id_57,
    input supply0 id_58,
    output wor id_59,
    input wor id_60
);
  wire id_63;
  module_0 modCall_1 (
      id_62,
      id_63,
      id_62,
      id_63,
      id_62,
      id_63
  );
  assign id_7 = (id_43);
endmodule
