Return-Path: <linux-mmc-owner@vger.kernel.org>
X-Original-To: lists+linux-mmc@lfdr.de
Delivered-To: lists+linux-mmc@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 5424F6222BC
	for <lists+linux-mmc@lfdr.de>; Wed,  9 Nov 2022 04:45:50 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S229635AbiKIDps (ORCPT <rfc822;lists+linux-mmc@lfdr.de>);
        Tue, 8 Nov 2022 22:45:48 -0500
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33390 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S229624AbiKIDps (ORCPT
        <rfc822;linux-mmc@vger.kernel.org>); Tue, 8 Nov 2022 22:45:48 -0500
Received: from mail-m11880.qiye.163.com (mail-m11880.qiye.163.com [115.236.118.80])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 722E3140D2
        for <linux-mmc@vger.kernel.org>; Tue,  8 Nov 2022 19:45:46 -0800 (PST)
Received: from [172.16.12.69] (unknown [58.22.7.114])
        by mail-m11880.qiye.163.com (Hmail) with ESMTPA id C54152030A;
        Wed,  9 Nov 2022 11:45:43 +0800 (CST)
Message-ID: <82cfb880-4283-047b-c476-c23d06706b06@rock-chips.com>
Date:   Wed, 9 Nov 2022 11:45:44 +0800
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101
 Thunderbird/102.4.2
Cc:     shawn.lin@rock-chips.com, linux-mmc <linux-mmc@vger.kernel.org>,
        "Jisheng.Zhang@synaptics.com" <Jisheng.Zhang@synaptics.com>,
        Adrian Hunter <adrian.hunter@intel.com>
Subject: Re: Question about EMMC CMDQ HOST CONTROLLER INTERFACE (CQHCI) DRIVER
To:     =?UTF-8?B?SnlhbiBDaG91IFvlkajoirflrold?= <jyanchou@realtek.com>
References: <5842d536cb0d4086a225ea0fa2d42e72@realtek.com>
 <c97df3b4-0038-616d-ef10-953eba595638@intel.com>
 <0f8f0d91-9e1f-c71e-86a6-25a6bdb4f6b1@rock-chips.com>
 <38161cf2-4e6e-dbb3-4743-a21657b92451@intel.com>
 <dcac1f10-98a7-b831-005c-542b8a0d4337@rock-chips.com>
 <20fda8f718384317a8393baefc553d1b@realtek.com>
Content-Language: en-GB
From:   Shawn Lin <shawn.lin@rock-chips.com>
In-Reply-To: <20fda8f718384317a8393baefc553d1b@realtek.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-HM-Spam-Status: e1kfGhgUHx5ZQUpXWQgPGg8OCBgUHx5ZQUlOS1dZFg8aDwILHllBWSg2Ly
        tZV1koWUFJSktLSjdXWS1ZQUlXWQ8JGhUIEh9ZQVlDGRgeVk4fQh1ISkxMGU8aTVUTARMWGhIXJB
        QOD1lXWRgSC1lBWU5DVUlJVUxVSkpPWVdZFhoPEhUdFFlBWU9LSFVKSktISkNVSktLVUtZBg++
X-HM-Sender-Digest: e1kMHhlZQR0aFwgeV1kSHx4VD1lBWUc6MRA6Tzo4Sj0tA09NHg0wIT4a
        TBEwCz9VSlVKTU1MQk1OTk9PT0tKVTMWGhIXVQgTGgwVVRcSFTsJFBgQVhgTEgsIVRgUFkVZV1kS
        C1lBWU5DVUlJVUxVSkpPWVdZCAFZQU9OSEM3Bg++
X-HM-Tid: 0a845a7e66242eb6kusnc54152030a
X-Spam-Status: No, score=-0.4 required=5.0 tests=BAYES_00,NICE_REPLY_A,
        RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,RCVD_IN_SORBS_WEB,SPF_HELO_NONE,
        SPF_PASS autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-mmc.vger.kernel.org>
X-Mailing-List: linux-mmc@vger.kernel.org


On 2022/11/8 17:19, Jyan Chou [周芷安] wrote:
>> CQHCI has its own DMA descriptors, so maybe a similar change is needed for CQHCI?
> 
> I didn't find this limitation in synopsys DW IP databook.
>>> I found it on page 84

I see, but it wasn't clear to me if this description on P84 is for CQ
engine part as well.  But seems yes after checking with the IP vendor.
So you do need a similar change for CQHCI in cqhci_host_alloc_tdl.

> 
> -----Original Message-----
> From: Shawn Lin <shawn.lin@rock-chips.com>
> Sent: Tuesday, November 8, 2022 5:15 PM
> To: Adrian Hunter <adrian.hunter@intel.com>
> Cc: shawn.lin@rock-chips.com; linux-mmc <linux-mmc@vger.kernel.org>; Jyan Chou [周芷安] <jyanchou@realtek.com>; Jisheng.Zhang@synaptics.com
> Subject: Re: Question about EMMC CMDQ HOST CONTROLLER INTERFACE (CQHCI) DRIVER
> 
> + Jisheng Zhang
> 
> On 2022/11/8 16:34, Adrian Hunter wrote:
>> On 8/11/22 10:28, Shawn Lin wrote:
>>> On 2022/11/8 16:20, Adrian Hunter wrote:
>>>> On 8/11/22 09:25, Jyan Chou [周芷安] wrote:
>>>>> Hello Adrian Hunter,
>>>>>
>>>>> We are now using the upstream code of EMMC CMDQ HOST CONTROLLER INTERFACE (CQHCI) DRIVER, but we found that the existing driver cannot support the limitation of Synopsys IP.
>>>>>
>>>>> Synopsys IP has a description on their data book " While using DMA, the host memory data buffer size and start address must not exceed 128 MB".
>>>
>>> Synopsys-based SDHCI IP does have a limitation of 128MB boundary. But
>>> it has already been solved by upstream driver.
>>>
>>> FYI:
>>>
>>> commit b85c997d2cfefe7d1f706b85ae46e35a50e3131c ("mmc:
>>> sdhci-of-dwcmshc: solve 128MB DMA boundary limitation")
>>
>> CQHCI has its own DMA descriptors, so maybe a similar change is needed for CQHCI?
> 
> I didn't find this limitation in synopsys DW IP databook.
> 
>>
>>>
>>>>>
>>>>> I am wondering whether there is a method or patch that can fix this boundary limitation.
>>>>> Thanks.
>>>>> Best Regards,
>>>>> Jyan Chou
>>>>
>>>> Hello Jyan Chou
>>>>
>>>> I am not clear on what the exact limitation is.  The driver never uses buffers as big as 128 MB.
>>>> To restrict DMA to low memory addresses a DMA mask can be used.
>>>>
>>>> But perhaps you mean not to cross a 128 MB boundary?
>>>>
>>>> Please cc your questions to the linux kernel mmc mailing list:
>>>> linux-mmc@vger.kernel.org because others can answer too.
>>>>
>>>> Regards
>>>> Adrian
>>
> 
> ------Please consider the environment before printing this e-mail.
