{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706242980415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706242980419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 01:23:00 2024 " "Processing started: Fri Jan 26 01:23:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706242980419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242980419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242980419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706242980781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706242980781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux2_1 " "Found entity 1: modulo_mux2_1" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_comparador7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_comparador7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_comparador7bits " "Found entity 1: modulo_comparador7bits" {  } { { "modulo_comparador7bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_comparador1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_comparador1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_comparador1bit " "Found entity 1: modulo_comparador1bit" {  } { { "modulo_comparador1bit.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mef_enchimento_vedacao.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mef_enchimento_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mef_enchimento_vedacao " "Found entity 1: modulo_mef_enchimento_vedacao" {  } { { "modulo_mef_enchimento_vedacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_registrador_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_registrador_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_registrador_rolhas " "Found entity 1: modulo_registrador_rolhas" {  } { { "modulo_registrador_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_registrador_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_valor_minimo_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_valor_minimo_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_valor_minimo_rolhas " "Found entity 1: modulo_valor_minimo_rolhas" {  } { { "modulo_valor_minimo_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_valor_minimo_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_verificador_ausencia_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_verificador_ausencia_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_verificador_ausencia_rolhas " "Found entity 1: modulo_verificador_ausencia_rolhas" {  } { { "modulo_verificador_ausencia_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_verificador_ausencia_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_permissoes.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_permissoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_permissoes " "Found entity 1: modulo_seletor_permissoes" {  } { { "modulo_seletor_permissoes.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_seletor_permissoes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_load.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_load " "Found entity 1: modulo_seletor_load" {  } { { "modulo_seletor_load.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_seletor_load.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_count_superior99.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_count_superior99.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_count_superior99 " "Found entity 1: modulo_count_superior99" {  } { { "modulo_count_superior99.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_count_superior99.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_operacao_aritmetica.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_operacao_aritmetica.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_operacao_aritmetica " "Found entity 1: modulo_seletor_operacao_aritmetica" {  } { { "modulo_seletor_operacao_aritmetica.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_seletor_operacao_aritmetica.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_2_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_2_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_2_bits_ascendente " "Found entity 1: modulo_contador_sync_2_bits_ascendente" {  } { { "modulo_contador_sync_2_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_2_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_4_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_4_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_4_bits_ascendente " "Found entity 1: modulo_contador_sync_4_bits_ascendente" {  } { { "modulo_contador_sync_4_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_4_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_7_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_7_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_7_bits_ascendente " "Found entity 1: modulo_contador_sync_7_bits_ascendente" {  } { { "modulo_contador_sync_7_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_7_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_reset_contador_dd.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_reset_contador_dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_reset_contador_dd " "Found entity 1: modulo_reset_contador_dd" {  } { { "modulo_reset_contador_dd.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_reset_contador_dd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_reset_contador_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_reset_contador_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_reset_contador_d " "Found entity 1: modulo_reset_contador_d" {  } { { "modulo_reset_contador_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_reset_contador_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_dezena_garrafas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_dezena_garrafas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_dezena_garrafas " "Found entity 1: modulo_codificador_dezena_garrafas" {  } { { "modulo_codificador_dezena_garrafas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_dezena_garrafas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_unidade_garrafas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_unidade_garrafas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_unidade_garrafas " "Found entity 1: modulo_codificador_unidade_garrafas" {  } { { "modulo_codificador_unidade_garrafas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_unidade_garrafas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_dezena_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_dezena_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_dezena_rolhas " "Found entity 1: modulo_codificador_dezena_rolhas" {  } { { "modulo_codificador_dezena_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_dezena_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_unidade_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_unidade_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_unidade_rolhas " "Found entity 1: modulo_codificador_unidade_rolhas" {  } { { "modulo_codificador_unidade_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_unidade_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificadorbcd_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_decodificadorbcd_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificadorBCD_7Segmentos " "Found entity 1: modulo_decodificadorBCD_7Segmentos" {  } { { "modulo_decodificadorBCD_7Segmentos.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_decodificadorBCD_7Segmentos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_somador_subtrator_completo_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_somador_subtrator_completo_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_somador_subtrator_completo_7bits " "Found entity 1: modulo_somador_subtrator_completo_7bits" {  } { { "modulo_somador_subtrator_completo_7bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo_7bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_somador_subtrator_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_somador_subtrator_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_somador_subtrator_completo " "Found entity 1: modulo_somador_subtrator_completo" {  } { { "modulo_somador_subtrator_completo.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemealy.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMealy " "Found entity 1: LevelToPulseMealy" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemoore.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemoore.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMoore " "Found entity 1: LevelToPulseMoore" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_divisor_frequencia " "Found entity 1: modulo_divisor_frequencia" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux4_1 " "Found entity 1: modulo_mux4_1" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mux4_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_4 " "Found entity 1: modulo_demux1_4" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_demux1_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_t.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_t " "Found entity 1: modulo_ff_t" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_jk " "Found entity 1: modulo_ff_jk" {  } { { "modulo_ff_jk.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_d " "Found entity 1: modulo_ff_d" {  } { { "modulo_ff_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_gates.v 11 11 " "Found 11 design units, including 11 entities, in source file module_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3_inputs " "Found entity 1: and_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_gate_2_inputs " "Found entity 2: nand_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_4_inputs " "Found entity 3: and_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "4 and_gate_7_inputs " "Found entity 4: and_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_gate_7_inputs " "Found entity 5: or_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_4_inputs " "Found entity 6: or_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "7 or_gate_3_inputs " "Found entity 7: or_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "8 or_gate_2_inputs " "Found entity 8: or_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "9 or_gate_5_inputs " "Found entity 9: or_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "10 and_gate_2_inputs " "Found entity 10: and_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""} { "Info" "ISGN_ENTITY_NAME" "11 and_gate_5_inputs " "Found entity 11: and_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706242986158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242986158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div_r LevelToPulseMealy.v(66) " "Verilog HDL Implicit Net warning at LevelToPulseMealy.v(66): created implicit net for \"clk_div_r\"" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qi LevelToPulseMealy.v(68) " "Verilog HDL Implicit Net warning at LevelToPulseMealy.v(68): created implicit net for \"Qi\"" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NQi LevelToPulseMealy.v(70) " "Verilog HDL Implicit Net warning at LevelToPulseMealy.v(70): created implicit net for \"NQi\"" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qi0 LevelToPulseMoore.v(64) " "Verilog HDL Implicit Net warning at LevelToPulseMoore.v(64): created implicit net for \"Qi0\"" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qi1 LevelToPulseMoore.v(69) " "Verilog HDL Implicit Net warning at LevelToPulseMoore.v(69): created implicit net for \"Qi1\"" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986159 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LevelToPulseMealy.v(66) " "Verilog HDL Instantiation warning at LevelToPulseMealy.v(66): instance has no name" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1706242986160 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LevelToPulseMoore.v(67) " "Verilog HDL Instantiation warning at LevelToPulseMoore.v(67): instance has no name" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1706242986160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl " "Elaborating entity \"pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706242986187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divisor_frequencia modulo_divisor_frequencia:divisor_f " "Elaborating entity \"modulo_divisor_frequencia\" for hierarchy \"modulo_divisor_frequencia:divisor_f\"" {  } { { "pbl.v" "divisor_f" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_t modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1 " "Elaborating entity \"modulo_ff_t\" for hierarchy \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\"" {  } { { "modulo_divisor_frequencia.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mef_enchimento_vedacao modulo_mef_enchimento_vedacao:mef_1 " "Elaborating entity \"modulo_mef_enchimento_vedacao\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\"" {  } { { "pbl.v" "mef_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_2_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_2_inputs:gate_1 " "Elaborating entity \"and_gate_2_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_2_inputs:gate_1\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_jk modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_1 " "Elaborating entity \"modulo_ff_jk\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_1\"" {  } { { "modulo_mef_enchimento_vedacao.v" "jk_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_3_inputs:gate_2 " "Elaborating entity \"and_gate_3_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_3_inputs:gate_2\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_2_inputs modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_4 " "Elaborating entity \"or_gate_2_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_4\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_4_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_6 " "Elaborating entity \"and_gate_4_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_6\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_6" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_4_bits_ascendente modulo_contador_sync_4_bits_ascendente:contador_duzias " "Elaborating entity \"modulo_contador_sync_4_bits_ascendente\" for hierarchy \"modulo_contador_sync_4_bits_ascendente:contador_duzias\"" {  } { { "pbl.v" "contador_duzias" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_reset_contador_d modulo_reset_contador_d:reset_1 " "Elaborating entity \"modulo_reset_contador_d\" for hierarchy \"modulo_reset_contador_d:reset_1\"" {  } { { "pbl.v" "reset_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_reset_contador_dd modulo_reset_contador_dd:reset_2 " "Elaborating entity \"modulo_reset_contador_dd\" for hierarchy \"modulo_reset_contador_dd:reset_2\"" {  } { { "pbl.v" "reset_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_7_bits_ascendente modulo_contador_sync_7_bits_ascendente:contador_entrada_rolhas " "Elaborating entity \"modulo_contador_sync_7_bits_ascendente\" for hierarchy \"modulo_contador_sync_7_bits_ascendente:contador_entrada_rolhas\"" {  } { { "pbl.v" "contador_entrada_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux2_1 modulo_mux2_1:mux_1 " "Elaborating entity \"modulo_mux2_1\" for hierarchy \"modulo_mux2_1:mux_1\"" {  } { { "pbl.v" "mux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_somador_subtrator_completo_7bits modulo_somador_subtrator_completo_7bits:somador_subtrator_1 " "Elaborating entity \"modulo_somador_subtrator_completo_7bits\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_subtrator_1\"" {  } { { "pbl.v" "somador_subtrator_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_somador_subtrator_completo modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1 " "Elaborating entity \"modulo_somador_subtrator_completo\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\"" {  } { { "modulo_somador_subtrator_completo_7bits.v" "somador_subtrator_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo_7bits.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_4_inputs:gate_5 " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_4_inputs:gate_5\"" {  } { { "modulo_somador_subtrator_completo.v" "gate_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_5_inputs modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_5_inputs:gate_11 " "Elaborating entity \"or_gate_5_inputs\" for hierarchy \"modulo_somador_subtrator_completo_7bits:somador_subtrator_1\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_5_inputs:gate_11\"" {  } { { "modulo_somador_subtrator_completo.v" "gate_11" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_registrador_rolhas modulo_registrador_rolhas:buffer_rolhas_secundario " "Elaborating entity \"modulo_registrador_rolhas\" for hierarchy \"modulo_registrador_rolhas:buffer_rolhas_secundario\"" {  } { { "pbl.v" "buffer_rolhas_secundario" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate_2_inputs modulo_registrador_rolhas:buffer_rolhas_secundario\|nand_gate_2_inputs:gate_6 " "Elaborating entity \"nand_gate_2_inputs\" for hierarchy \"modulo_registrador_rolhas:buffer_rolhas_secundario\|nand_gate_2_inputs:gate_6\"" {  } { { "modulo_registrador_rolhas.v" "gate_6" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_registrador_rolhas.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_d modulo_registrador_rolhas:buffer_rolhas_secundario\|modulo_ff_d:ff\[0\] " "Elaborating entity \"modulo_ff_d\" for hierarchy \"modulo_registrador_rolhas:buffer_rolhas_secundario\|modulo_ff_d:ff\[0\]\"" {  } { { "modulo_registrador_rolhas.v" "ff\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_registrador_rolhas.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_comparador7bits modulo_comparador7bits:comparador " "Elaborating entity \"modulo_comparador7bits\" for hierarchy \"modulo_comparador7bits:comparador\"" {  } { { "pbl.v" "comparador" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_comparador1bit modulo_comparador7bits:comparador\|modulo_comparador1bit:comparador_1 " "Elaborating entity \"modulo_comparador1bit\" for hierarchy \"modulo_comparador7bits:comparador\|modulo_comparador1bit:comparador_1\"" {  } { { "modulo_comparador7bits.v" "comparador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_7_inputs modulo_comparador7bits:comparador\|or_gate_7_inputs:gate_1 " "Elaborating entity \"or_gate_7_inputs\" for hierarchy \"modulo_comparador7bits:comparador\|or_gate_7_inputs:gate_1\"" {  } { { "modulo_comparador7bits.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux4_1 modulo_mux4_1:mux_22 " "Elaborating entity \"modulo_mux4_1\" for hierarchy \"modulo_mux4_1:mux_22\"" {  } { { "pbl.v" "mux_22" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_seletor_operacao_aritmetica modulo_seletor_operacao_aritmetica:seletor_op " "Elaborating entity \"modulo_seletor_operacao_aritmetica\" for hierarchy \"modulo_seletor_operacao_aritmetica:seletor_op\"" {  } { { "pbl.v" "seletor_op" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_seletor_permissoes modulo_seletor_permissoes:seletor_1 " "Elaborating entity \"modulo_seletor_permissoes\" for hierarchy \"modulo_seletor_permissoes:seletor_1\"" {  } { { "pbl.v" "seletor_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_seletor_load modulo_seletor_load:seletor_2 " "Elaborating entity \"modulo_seletor_load\" for hierarchy \"modulo_seletor_load:seletor_2\"" {  } { { "pbl.v" "seletor_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3_inputs modulo_seletor_load:seletor_2\|or_gate_3_inputs:gate_3 " "Elaborating entity \"or_gate_3_inputs\" for hierarchy \"modulo_seletor_load:seletor_2\|or_gate_3_inputs:gate_3\"" {  } { { "modulo_seletor_load.v" "gate_3" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_seletor_load.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_count_superior99 modulo_count_superior99:m_out_range " "Elaborating entity \"modulo_count_superior99\" for hierarchy \"modulo_count_superior99:m_out_range\"" {  } { { "pbl.v" "m_out_range" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_valor_minimo_rolhas modulo_valor_minimo_rolhas:m_min_rolhas " "Elaborating entity \"modulo_valor_minimo_rolhas\" for hierarchy \"modulo_valor_minimo_rolhas:m_min_rolhas\"" {  } { { "pbl.v" "m_min_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_5_inputs modulo_valor_minimo_rolhas:m_min_rolhas\|and_gate_5_inputs:gate_1 " "Elaborating entity \"and_gate_5_inputs\" for hierarchy \"modulo_valor_minimo_rolhas:m_min_rolhas\|and_gate_5_inputs:gate_1\"" {  } { { "modulo_valor_minimo_rolhas.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_valor_minimo_rolhas.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_verificador_ausencia_rolhas modulo_verificador_ausencia_rolhas:m_aus_rolhas " "Elaborating entity \"modulo_verificador_ausencia_rolhas\" for hierarchy \"modulo_verificador_ausencia_rolhas:m_aus_rolhas\"" {  } { { "pbl.v" "m_aus_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_2_bits_ascendente modulo_contador_sync_2_bits_ascendente:contador_display " "Elaborating entity \"modulo_contador_sync_2_bits_ascendente\" for hierarchy \"modulo_contador_sync_2_bits_ascendente:contador_display\"" {  } { { "pbl.v" "contador_display" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_dezena_garrafas modulo_codificador_dezena_garrafas:codificador_garrafas_1 " "Elaborating entity \"modulo_codificador_dezena_garrafas\" for hierarchy \"modulo_codificador_dezena_garrafas:codificador_garrafas_1\"" {  } { { "pbl.v" "codificador_garrafas_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_unidade_garrafas modulo_codificador_unidade_garrafas:codificador_garrafas_2 " "Elaborating entity \"modulo_codificador_unidade_garrafas\" for hierarchy \"modulo_codificador_unidade_garrafas:codificador_garrafas_2\"" {  } { { "pbl.v" "codificador_garrafas_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_dezena_rolhas modulo_codificador_dezena_rolhas:codificador_rolhas_1 " "Elaborating entity \"modulo_codificador_dezena_rolhas\" for hierarchy \"modulo_codificador_dezena_rolhas:codificador_rolhas_1\"" {  } { { "pbl.v" "codificador_rolhas_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_unidade_rolhas modulo_codificador_unidade_rolhas:codificador_rolhas_2 " "Elaborating entity \"modulo_codificador_unidade_rolhas\" for hierarchy \"modulo_codificador_unidade_rolhas:codificador_rolhas_2\"" {  } { { "pbl.v" "codificador_rolhas_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_4 modulo_demux1_4:demux_1 " "Elaborating entity \"modulo_demux1_4\" for hierarchy \"modulo_demux1_4:demux_1\"" {  } { { "pbl.v" "demux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_decodificadorBCD_7Segmentos modulo_decodificadorBCD_7Segmentos:bcd_1 " "Elaborating entity \"modulo_decodificadorBCD_7Segmentos\" for hierarchy \"modulo_decodificadorBCD_7Segmentos:bcd_1\"" {  } { { "pbl.v" "bcd_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706242986617 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706242986916 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[0\] GND " "Pin \"Nout_7seg\[0\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706242987068 "|pbl|Nout_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nac_7segmentos\[1\] VCC " "Pin \"Nac_7segmentos\[1\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706242987068 "|pbl|Nac_7segmentos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nac_7segmentos\[3\] VCC " "Pin \"Nac_7segmentos\[3\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706242987068 "|pbl|Nac_7segmentos[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706242987068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706242987243 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706242987243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706242987243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706242987243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706242987289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 26 01:23:07 2024 " "Processing ended: Fri Jan 26 01:23:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706242987289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706242987289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706242987289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706242987289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706242988290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706242988295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 01:23:08 2024 " "Processing started: Fri Jan 26 01:23:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706242988295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706242988295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706242988295 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706242988373 ""}
{ "Info" "0" "" "Project  = MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Project  = MI-CircuitosDigitais-Problema-3" 0 0 "Fitter" 0 0 1706242988374 ""}
{ "Info" "0" "" "Revision = MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Revision = MI-CircuitosDigitais-Problema-3" 0 0 "Fitter" 0 0 1706242988374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706242988407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706242988407 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MI-CircuitosDigitais-Problema-3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"MI-CircuitosDigitais-Problema-3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706242988409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706242988433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706242988433 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706242988452 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706242988455 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706242988586 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706242988586 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706242988586 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706242988586 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706242988586 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706242988586 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 41 " "No exact pin location assignment(s) for 22 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706242988593 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MI-CircuitosDigitais-Problema-3.sdc " "Synopsys Design Constraints File file not found: 'MI-CircuitosDigitais-Problema-3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706242988607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706242988607 ""}
{ "Warning" "WSTA_SCC_LOOP" "76 " "Found combinational loop of 76 nodes" { { "Warning" "WSTA_SCC_NODE" "mux_28\|gate_5\|WideOr0~0\|combout " "Node \"mux_28\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|datab " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datac " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|combout " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|datab " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~1\|datad " "Node \"seletor_2\|gate_3\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~1\|combout " "Node \"seletor_2\|gate_3\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|dataa " "Node \"seletor_2\|gate_3\|WideOr0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|combout " "Node \"seletor_2\|gate_3\|WideOr0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~3\|datab " "Node \"seletor_2\|gate_3\|WideOr0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~3\|combout " "Node \"seletor_2\|gate_3\|WideOr0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "load_and_comp\|dataa " "Node \"load_and_comp\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "load_and_comp\|combout " "Node \"load_and_comp\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~1\|datac " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datac " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|datad " "Node \"seletor_2\|gate_3\|WideOr0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~0\|datab " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datab " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~0\|datab " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datac " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|dataa " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|datad " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|datac " "Node \"seletor_2\|gate_3\|WideOr0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_22\|gate_5\|WideOr0~0\|dataa " "Node \"mux_22\|gate_5\|WideOr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_22\|gate_5\|WideOr0~0\|combout " "Node \"mux_22\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~0\|datad " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datad " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|datab " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_24\|gate_5\|WideOr0~0\|dataa " "Node \"mux_24\|gate_5\|WideOr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_24\|gate_5\|WideOr0~0\|combout " "Node \"mux_24\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|datab " "Node \"seletor_2\|gate_3\|WideOr0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datad " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~0\|datab " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datac " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|datab " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datab " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_25\|gate_5\|WideOr0~0\|datab " "Node \"mux_25\|gate_5\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_25\|gate_5\|WideOr0~0\|combout " "Node \"mux_25\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datad " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~1\|datab " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datab " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|dataa " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_26\|gate_5\|WideOr0~0\|dataa " "Node \"mux_26\|gate_5\|WideOr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_26\|gate_5\|WideOr0~0\|combout " "Node \"mux_26\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~1\|datac " "Node \"seletor_2\|gate_3\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|datac " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_27\|gate_5\|WideOr0~0\|datab " "Node \"mux_27\|gate_5\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_27\|gate_5\|WideOr0~0\|combout " "Node \"mux_27\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~2\|dataa " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~2\|combout " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datad " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|datab " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|combout " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~1\|datab " "Node \"seletor_2\|gate_3\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "mux_28\|gate_5\|WideOr0~0\|datab " "Node \"mux_28\|gate_5\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datab " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|dataa " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242988608 ""}  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 53 -1 0 } } { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 84 -1 0 } } { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 63 -1 0 } } { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1706242988608 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1706242988698 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1706242988698 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706242988698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706242988698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  clock_50mhz " "   1.000  clock_50mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706242988698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706242988698 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 op_c_deboucing " "   1.000 op_c_deboucing" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706242988698 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1706242988698 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706242988701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706242988701 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1706242988702 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "op_c_deboucing Global clock in PIN 14 " "Automatically promoted signal \"op_c_deboucing\" to use Global clock in PIN 14" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 4 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1706242988706 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q Global clock " "Automatically promoted some destinations of signal \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " "Destination \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q\" may be non-global or may not use global clock" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 3 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1706242988706 ""}  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 3 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1706242988706 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "modulo_reset_contador_d:reset_1\|and_gate_2_inputs:gate_1\|S Global clock " "Automatically promoted some destinations of signal \"modulo_reset_contador_d:reset_1\|and_gate_2_inputs:gate_1\|S\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_11\|WideAnd0 " "Destination \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_11\|WideAnd0\" may be non-global or may not use global clock" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1706242988706 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_8\|S~0 " "Destination \"modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_8\|S~0\" may be non-global or may not use global clock" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 71 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1706242988706 ""}  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 92 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1706242988706 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "or_gate_2_inputs:gate_2\|S Global clock " "Automatically promoted signal \"or_gate_2_inputs:gate_2\|S\" to use Global clock" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 71 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1706242988706 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1706242988706 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1706242988707 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1706242988801 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1706242989101 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1706242989102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1706242989102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706242989102 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 7 14 0 " "Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 7 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706242989103 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706242989103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706242989103 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 4 34 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706242989103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 26 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706242989103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706242989103 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706242989103 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706242989109 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706242989112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706242989259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706242989408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706242989409 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706242989857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706242989858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706242989958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706242991304 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706242991304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706242991896 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706242991896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706242991897 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.89 " "Total time spent on timing analysis during the Fitter is 1.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706242991903 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706242991909 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1706242991919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/output_files/MI-CircuitosDigitais-Problema-3.fit.smsg " "Generated suppressed messages file C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/output_files/MI-CircuitosDigitais-Problema-3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706242991942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 82 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6188 " "Peak virtual memory: 6188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706242991960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 26 01:23:11 2024 " "Processing ended: Fri Jan 26 01:23:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706242991960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706242991960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706242991960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706242991960 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706242992816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706242992821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 01:23:12 2024 " "Processing started: Fri Jan 26 01:23:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706242992821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706242992821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706242992821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706242992986 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706242992997 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706242993000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706242993067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 26 01:23:13 2024 " "Processing ended: Fri Jan 26 01:23:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706242993067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706242993067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706242993067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706242993067 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706242993644 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706242994024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706242994028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 01:23:13 2024 " "Processing started: Fri Jan 26 01:23:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706242994028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706242994028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_sta MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706242994029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706242994112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706242994347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706242994347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706242994373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706242994373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706242994402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706242994500 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MI-CircuitosDigitais-Problema-3.sdc " "Synopsys Design Constraints File file not found: 'MI-CircuitosDigitais-Problema-3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706242994519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706242994519 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706242994520 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50mhz clock_50mhz " "create_clock -period 1.000 -name clock_50mhz clock_50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706242994520 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op_c_deboucing op_c_deboucing " "create_clock -period 1.000 -name op_c_deboucing op_c_deboucing" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706242994520 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706242994520 ""}
{ "Warning" "WSTA_SCC_LOOP" "76 " "Found combinational loop of 76 nodes" { { "Warning" "WSTA_SCC_NODE" "load_and_comp\|combout " "Node \"load_and_comp\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~1\|datad " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datac " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|datad " "Node \"seletor_2\|gate_3\|WideOr0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|combout " "Node \"seletor_2\|gate_3\|WideOr0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~3\|datad " "Node \"seletor_2\|gate_3\|WideOr0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~3\|combout " "Node \"seletor_2\|gate_3\|WideOr0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "load_and_comp\|dataa " "Node \"load_and_comp\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|dataa " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~0\|datab " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datab " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datab " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|datac " "Node \"seletor_2\|gate_3\|WideOr0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_22\|gate_5\|WideOr0~0\|dataa " "Node \"mux_22\|gate_5\|WideOr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_22\|gate_5\|WideOr0~0\|combout " "Node \"mux_22\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datad " "Node \"somador_subtrator_2\|somador_subtrator_7\|gate_5\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|datad " "Node \"somador_subtrator_2\|somador_subtrator_6\|gate_5\|WideOr0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_24\|gate_5\|WideOr0~0\|dataa " "Node \"mux_24\|gate_5\|WideOr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_24\|gate_5\|WideOr0~0\|combout " "Node \"mux_24\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|datab " "Node \"seletor_2\|gate_3\|WideOr0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datac " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datac " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|datad " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_5\|WideOr0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datad " "Node \"somador_subtrator_2\|somador_subtrator_5\|gate_11\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_25\|gate_5\|WideOr0~0\|datac " "Node \"mux_25\|gate_5\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_25\|gate_5\|WideOr0~0\|combout " "Node \"mux_25\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|datab " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~1\|datac " "Node \"seletor_2\|gate_3\|WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~1\|combout " "Node \"seletor_2\|gate_3\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~2\|dataa " "Node \"seletor_2\|gate_3\|WideOr0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datab " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~1\|dataa " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datac " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|combout " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|datad " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_5\|WideOr0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datad " "Node \"somador_subtrator_2\|somador_subtrator_4\|gate_11\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|dataa " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_26\|gate_5\|WideOr0~0\|datad " "Node \"mux_26\|gate_5\|WideOr0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_26\|gate_5\|WideOr0~0\|combout " "Node \"mux_26\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~1\|datad " "Node \"seletor_2\|gate_3\|WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~0\|datac " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~0\|combout " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|datab " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|combout " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datab " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|datad " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|combout " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "seletor_2\|gate_3\|WideOr0~1\|datab " "Node \"seletor_2\|gate_3\|WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_27\|gate_5\|WideOr0~0\|datac " "Node \"mux_27\|gate_5\|WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_27\|gate_5\|WideOr0~0\|combout " "Node \"mux_27\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~2\|datad " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~2\|combout " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datad " "Node \"somador_subtrator_2\|somador_subtrator_3\|gate_11\|WideOr0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|datac " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_28\|gate_5\|WideOr0~0\|dataa " "Node \"mux_28\|gate_5\|WideOr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "mux_28\|gate_5\|WideOr0~0\|combout " "Node \"mux_28\|gate_5\|WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""} { "Warning" "WSTA_SCC_NODE" "somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|dataa " "Node \"somador_subtrator_2\|somador_subtrator_2\|gate_11\|WideOr0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706242994521 ""}  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 9 -1 0 } } { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 84 -1 0 } } { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 53 -1 0 } } { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1706242994521 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706242994612 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1706242994620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706242994620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.771 " "Worst-case setup slack is -30.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.771            -420.611 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "  -30.771            -420.611 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.952             -16.047 op_c_deboucing  " "   -2.952             -16.047 op_c_deboucing " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.573               0.000 clock_50mhz  " "    2.573               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706242994622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.627 " "Worst-case hold slack is -2.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.627              -2.627 clock_50mhz  " "   -2.627              -2.627 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "    1.078               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.696               0.000 op_c_deboucing  " "    1.696               0.000 op_c_deboucing " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706242994624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.595 " "Worst-case recovery slack is -6.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.595             -49.248 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "   -6.595             -49.248 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706242994625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.771 " "Worst-case removal slack is 5.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.771               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "    5.771               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706242994626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock_50mhz  " "   -2.289              -2.289 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 op_c_deboucing  " "   -2.289              -2.289 op_c_deboucing " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706242994627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706242994627 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1706242994649 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706242994655 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706242994656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 80 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706242994680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 26 01:23:14 2024 " "Processing ended: Fri Jan 26 01:23:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706242994680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706242994680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706242994680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706242994680 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706242995269 ""}
