# FPGA-4-bit-Adder-Design
A 2 4-bit adder in Verilog for use in an FPGA device.
Implemented using full adder cells, which take in two input bits and a carry-in bit, and output the sum and carry-out bits.
