// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1739\sampleModel1739_5_sub\Mysubsystem_19.v
// Created: 2024-07-01 20:33:49
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_19
// Source Path: sampleModel1739_5_sub/Subsystem/Mysubsystem_19
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_19
          (In1,
           In2,
           In3,
           In4,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [15:0] In3;  // ufix16_En7
  input   [7:0] In4;  // uint8
  output  signed [15:0] Out1;  // int16


  wire signed [31:0] cfblk138_sub_cast;  // sfix32_En7
  wire signed [31:0] cfblk138_sub_cast_1;  // sfix32_En7
  wire signed [31:0] cfblk138_sub_temp;  // sfix32_En7
  wire [15:0] cfblk138_out1;  // ufix16_En7
  wire [31:0] dtc_out;  // ufix32_En7
  wire [15:0] cfblk69_out1;  // ufix16_En7
  wire [31:0] cfblk10_add_cast;  // ufix32_En7
  wire [31:0] cfblk10_add_cast_1;  // ufix32_En7
  wire [31:0] cfblk10_add_temp;  // ufix32_En7
  wire [15:0] cfblk10_out1;  // ufix16_En7
  wire signed [15:0] cfblk59_out1;  // int16
  wire signed [31:0] cfblk47_add_temp;  // sfix32
  wire signed [31:0] cfblk47_1;  // sfix32
  wire signed [31:0] cfblk47_2;  // sfix32
  wire signed [15:0] cfblk47_out1;  // int16


  assign cfblk138_sub_cast = {17'b0, {In2, 7'b0000000}};
  assign cfblk138_sub_cast_1 = {16'b0, In3};
  assign cfblk138_sub_temp = cfblk138_sub_cast - cfblk138_sub_cast_1;
  assign cfblk138_out1 = cfblk138_sub_temp[15:0];



  assign dtc_out = {16'b0, cfblk138_out1};



  assign cfblk69_out1 = dtc_out[15:0];



  assign cfblk10_add_cast = {16'b0, cfblk69_out1};
  assign cfblk10_add_cast_1 = {17'b0, {In4, 7'b0000000}};
  assign cfblk10_add_temp = cfblk10_add_cast + cfblk10_add_cast_1;
  assign cfblk10_out1 = cfblk10_add_temp[15:0];



  assign cfblk59_out1 = (cfblk10_out1 > 16'b0000000000000000 ? 16'sb0000000000000001 :
              16'sb0000000000000000);



  assign cfblk47_1 = {{16{cfblk59_out1[15]}}, cfblk59_out1};
  assign cfblk47_2 = {24'b0, In1};
  assign cfblk47_add_temp = cfblk47_1 + cfblk47_2;
  assign cfblk47_out1 = cfblk47_add_temp[15:0];



  assign Out1 = cfblk47_out1;

endmodule  // Mysubsystem_19

