Quartus Prime Archive log --	D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/LimeSDR-Mini_lms7_lelec210x_tmp_archive.qarlog

Archive:	D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/LimeSDR-Mini_lms7_lelec210x_tmp_archive.qar
Date:		Fri Nov 03 11:01:06 2023
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Standard Edition

	=========== Files Selected: ===========
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/AVS2FIFO_hw.tcl
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/Av_FIFO_Int_hw.tcl
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/Clock_groups.sdc
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/FIFO2AVS_hw.tcl
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/FT601_timing.sdc
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/LimeSDR-Mini_lms7_lelec210x.qsf
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/LimeSDR-Mini_lms7_lelec210x.qpf
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/LimeSDR-Mini_lms7_lelec210x.qsf
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/LimeSDR-Mini_lms7_lelec210x_assignment_defaults.qdf
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/LimeSDR-Mini_lms7_lelec210x.cmp.rdb
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/LimeSDR-Mini_lms7_lelec210x.cmp.rdb
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/gen_prg_files.tcl
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/gui.tcl
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl.qsys
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl.sopcinfo
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/clkctrl.debuginfo
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/clkctrl.qip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1.qip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1.sip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1.spd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1/altera_gpio_lite.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1_sim/altera_gpio_lite/altera_gpio_lite.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1_sim/altera_gpio_lite/mentor/altera_gpio_lite.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1_sim/ddrox1.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/long_shift/long_shift.bsf
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/long_shift/long_shift.qip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/long_shift/long_shift.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/long_shift/long_shift_bb.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/long_shift/long_shift_inst.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll/pll.bsf
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll/pll.ppf
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll/pll.qip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll/pll.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.bsf
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.qip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/short_shift/short_shift.bsf
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/short_shift/short_shift.qip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/short_shift/short_shift.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/short_shift/short_shift_bb.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/short_shift/short_shift_inst.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp.qsys
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp.sopcinfo
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/lms_auto_dsp.cmp
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/lms_auto_dsp.debuginfo
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/lms_auto_dsp.qip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/lms_auto_dsp.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/altera_avalon_sc_fifo.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/altera_reset_controller.sdc
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/altera_reset_controller.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/altera_reset_synchronizer.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/automatic_preamble.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/avs2fifo.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/dspba_library.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/dspba_library_package.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/fifo2avs.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_001.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_001_data_format_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_001_error_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_001_timing_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_001_timing_adapter_1.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_002.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_002_data_format_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_002_data_format_adapter_0_data_ram.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_002_data_format_adapter_0_state_ram.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_002_error_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_002_timing_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_002_timing_adapter_1.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_data_format_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_data_format_adapter_0_data_ram.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_data_format_adapter_0_state_ram.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_error_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_timing_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_avalon_st_adapter_timing_adapter_1.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_fir_compiler_ii_0.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_fir_compiler_ii_0_ast.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/lms_auto_dsp_fir_compiler_ii_0_rtl_core.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/long_shift.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/packet_presence_detection.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_auto_dsp/synthesis/submodules/short_shift.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr.qsys
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr.sopcinfo
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.debuginfo
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.qip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.regmap
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_customins_master_translator.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_dual_boot.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash.sdc
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_controller.sdc
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_controller.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_synchronizer.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/bitswap_qsys.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_defines.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_top.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_opencores.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_leds.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_ociram_default_contents.mif
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_rf_ram_a.mif
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_rf_ram_b.mif
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_switch.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/timescale.v
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/packet_presence_detection_hw.tcl
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/software/lms_ctr_app/mem_init/lms_ctr_onchip_flash_0.hex
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/software/lms_ctr_app/mem_init/meminit.qip
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_arb.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/two_fifo_inst.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lms7002_ddin.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lms7002_ddout.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lpm_cnt_inst.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_fsm.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FPGA_LED1_cntrl.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FPGA_LED2_ctrl.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FPGA_LED_cntrl.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FX3_LED_ctrl.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/alive.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/bus_sync_reg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/general_pkg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/gpio_ctrl.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/gpio_ctrl_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/sync_reg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/nios_cpu/nios_cpu.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/packages/synth/FIFO_PACK.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_reconfig_ctrl/config_ctrl.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_reconfig_ctrl/pll_reconfig_status.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/pll_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/reg_phase_shift/phase_shift.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/revision/revision.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/bit_pack.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets_fsm.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/delay_chain/delay_chain.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cnt/synth/iq_smpl_cnt.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clk_no_ref_test.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clk_with_ref_test.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clock_test.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/singl_clk_with_ref_test.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/transition_count.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/tst_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/cfg_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg_pkg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/mcfg32wm_fsm.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/mcfg_components.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/mem_package.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/miso_mux.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/periphcfg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/periphcfg_pkg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pll_ctrl.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg_pkg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/tstcfg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/tstcfg_pkg.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/timing.sdc
D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/update_rev.tcl
c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 237 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Fri Nov 03 11:01:09 2023
Source archive file:	D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/LimeSDR-Mini_lms7_lelec210x_tmp_archive.qar
Archive was extracted into	D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/
		 - successfully.
