Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul 23 16:47:57 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_methodology -file digital_clock_top_methodology_drc_routed.rpt -pb digital_clock_top_methodology_drc_routed.pb -rpx digital_clock_top_methodology_drc_routed.rpx
| Design       : digital_clock_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 5
+-----------+------------------+-------------------------------+--------+
| Rule      | Severity         | Description                   | Checks |
+-----------+------------------+-------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 4      |
| TIMING-18 | Warning          | Missing input or output delay | 1      |
+-----------+------------------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin u2/sec_ones_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin u2/sec_ones_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin u2/sec_ones_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin u2/sec_ones_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_p relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>


