#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb51ca04080 .scope module, "lab2_tb" "lab2_tb" 2 3;
 .timescale -9 -12;
v0x600003a31680_0 .var "clk", 0 0;
RS_0x7fb51c8321b8 .resolv tri, v0x600003a30480_0, v0x600003a30fc0_0;
v0x600003a31710_0 .net8 "rdy", 0 0, RS_0x7fb51c8321b8;  2 drivers
v0x600003a317a0_0 .var "rst", 0 0;
v0x600003a31830_0 .var "start", 0 0;
v0x600003a318c0_0 .var "x", 31 0;
v0x600003a31950_0 .net "y", 0 0, L_0x60000393c000;  1 drivers
v0x600003a319e0_0 .net "y_mc", 31 0, v0x600003a30900_0;  1 drivers
v0x600003a31a70_0 .net "y_pipe", 31 0, v0x600003a315f0_0;  1 drivers
E_0x60000063fd50 .event negedge, v0x600003a30240_0;
L_0x60000393c000 .part v0x600003a30bd0_0, 0, 1;
S_0x7fb51ca041f0 .scope module, "u_lab2_mc" "lab2_mc" 2 26, 3 1 0, S_0x7fb51ca04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "x";
    .port_info 4 /OUTPUT 1 "rdy";
    .port_info 5 /OUTPUT 32 "y_output";
L_0x7fb51c863008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003a3c090_0 .net/2u *"_ivl_0", 2 0, L_0x7fb51c863008;  1 drivers
v0x600003a30000_0 .net *"_ivl_11", 31 0, L_0x60000393c1e0;  1 drivers
L_0x7fb51c863050 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003a30090_0 .net/2u *"_ivl_2", 2 0, L_0x7fb51c863050;  1 drivers
v0x600003a30120_0 .net *"_ivl_4", 2 0, L_0x60000393c0a0;  1 drivers
L_0x7fb51c863098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600003a301b0_0 .net/2u *"_ivl_8", 31 0, L_0x7fb51c863098;  1 drivers
v0x600003a30240_0 .net "clk", 0 0, v0x600003a31680_0;  1 drivers
v0x600003a302d0_0 .var "ctr", 2 0;
v0x600003a30360_0 .net "ctr_next", 2 0, L_0x60000393c140;  1 drivers
v0x600003a303f0_0 .var "current", 2 0;
v0x600003a30480_0 .var "rdy", 0 0;
v0x600003a30510_0 .net "rst", 0 0, v0x600003a317a0_0;  1 drivers
v0x600003a305a0_0 .net "start", 0 0, v0x600003a31830_0;  1 drivers
v0x600003a30630_0 .var "state", 1 0;
v0x600003a306c0_0 .net "x", 31 0, v0x600003a318c0_0;  1 drivers
v0x600003a30750_0 .var "x_buf", 31 0;
v0x600003a307e0_0 .var "y", 31 0;
v0x600003a30870_0 .net "y_next", 31 0, L_0x60000393c280;  1 drivers
v0x600003a30900_0 .var "y_output", 31 0;
v0x600003a30990_0 .var "y_square", 31 0;
E_0x60000063f900 .event posedge, v0x600003a30240_0;
L_0x60000393c0a0 .arith/sum 3, v0x600003a302d0_0, L_0x7fb51c863050;
L_0x60000393c140 .functor MUXZ 3, L_0x60000393c0a0, L_0x7fb51c863008, RS_0x7fb51c8321b8, C4<>;
L_0x60000393c1e0 .arith/mult 32, v0x600003a307e0_0, v0x600003a30750_0;
L_0x60000393c280 .functor MUXZ 32, L_0x60000393c1e0, L_0x7fb51c863098, RS_0x7fb51c8321b8, C4<>;
S_0x7fb51cb04080 .scope module, "u_lab2_oc" "lab2_oc" 2 10, 4 1 0, S_0x7fb51ca04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "x";
    .port_info 3 /OUTPUT 32 "y";
v0x600003a30a20_0 .net "clk", 0 0, v0x600003a31680_0;  alias, 1 drivers
v0x600003a30ab0_0 .net "rst", 0 0, v0x600003a317a0_0;  alias, 1 drivers
v0x600003a30b40_0 .net "x", 31 0, v0x600003a318c0_0;  alias, 1 drivers
v0x600003a30bd0_0 .var "y", 31 0;
S_0x7fb51cb041f0 .scope module, "u_lab2_pipe" "lab2_pipe" 2 35, 5 1 0, S_0x7fb51ca04080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "x";
    .port_info 4 /OUTPUT 1 "rdy";
    .port_info 5 /OUTPUT 32 "y";
v0x600003a30cf0_0 .net "clk", 0 0, v0x600003a31680_0;  alias, 1 drivers
v0x600003a30d80_0 .var "pow2", 31 0;
v0x600003a30e10_0 .var "pow3", 31 0;
v0x600003a30ea0_0 .var "pow4", 31 0;
v0x600003a30f30_0 .var "pow5", 31 0;
v0x600003a30fc0_0 .var "rdy", 0 0;
v0x600003a31050_0 .var "rdy1", 0 0;
v0x600003a310e0_0 .var "rdy2", 0 0;
v0x600003a31170_0 .net "rst", 0 0, v0x600003a317a0_0;  alias, 1 drivers
v0x600003a31200_0 .net "start", 0 0, v0x600003a31830_0;  alias, 1 drivers
v0x600003a31290_0 .var "temp_pow2", 31 0;
v0x600003a31320_0 .net "x", 31 0, v0x600003a318c0_0;  alias, 1 drivers
v0x600003a313b0_0 .var "x1", 31 0;
v0x600003a31440_0 .var "x2", 31 0;
v0x600003a314d0_0 .var "x3", 31 0;
v0x600003a31560_0 .var "x4", 31 0;
v0x600003a315f0_0 .var "y", 31 0;
    .scope S_0x7fb51cb04080;
T_0 ;
    %wait E_0x60000063f900;
    %load/vec4 v0x600003a30ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a30bd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003a30b40_0;
    %load/vec4 v0x600003a30b40_0;
    %mul;
    %load/vec4 v0x600003a30b40_0;
    %load/vec4 v0x600003a30b40_0;
    %mul;
    %load/vec4 v0x600003a30b40_0;
    %mul;
    %load/vec4 v0x600003a30b40_0;
    %mul;
    %load/vec4 v0x600003a30b40_0;
    %mul;
    %add;
    %assign/vec4 v0x600003a30bd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb51ca041f0;
T_1 ;
    %wait E_0x60000063f900;
    %load/vec4 v0x600003a30510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a30900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a30990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a307e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a30480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a30750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a302d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a303f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a30630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003a30360_0;
    %assign/vec4 v0x600003a302d0_0, 0;
    %load/vec4 v0x600003a305a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600003a307e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a30480_0, 0;
    %load/vec4 v0x600003a306c0_0;
    %assign/vec4 v0x600003a30750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a30990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003a30630_0, 0;
T_1.2 ;
    %load/vec4 v0x600003a30480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x600003a302d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600003a30630_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003a303f0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x600003a302d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600003a30630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003a303f0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a303f0_0, 0;
T_1.9 ;
T_1.7 ;
    %load/vec4 v0x600003a303f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x600003a307e0_0;
    %assign/vec4 v0x600003a30990_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600003a307e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003a30630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003a302d0_0, 0;
T_1.10 ;
    %load/vec4 v0x600003a303f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x600003a30870_0;
    %load/vec4 v0x600003a30990_0;
    %add;
    %store/vec4 v0x600003a307e0_0, 0, 32;
    %load/vec4 v0x600003a307e0_0;
    %assign/vec4 v0x600003a30900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a30480_0, 0;
T_1.12 ;
    %load/vec4 v0x600003a303f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x600003a30870_0;
    %assign/vec4 v0x600003a307e0_0, 0;
T_1.14 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb51cb041f0;
T_2 ;
    %wait E_0x60000063f900;
    %load/vec4 v0x600003a31170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a315f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a30fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a30d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a30e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a30ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a30f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a313b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a31440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a314d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a31560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a31050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a310e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003a31290_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003a31200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a30fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a31050_0, 0;
T_2.2 ;
    %load/vec4 v0x600003a31050_0;
    %assign/vec4 v0x600003a310e0_0, 0;
    %load/vec4 v0x600003a310e0_0;
    %assign/vec4 v0x600003a30fc0_0, 0;
    %load/vec4 v0x600003a31320_0;
    %assign/vec4 v0x600003a313b0_0, 0;
    %load/vec4 v0x600003a313b0_0;
    %assign/vec4 v0x600003a31440_0, 0;
    %load/vec4 v0x600003a31440_0;
    %assign/vec4 v0x600003a314d0_0, 0;
    %load/vec4 v0x600003a314d0_0;
    %assign/vec4 v0x600003a31560_0, 0;
    %load/vec4 v0x600003a31320_0;
    %load/vec4 v0x600003a31320_0;
    %mul;
    %assign/vec4 v0x600003a30d80_0, 0;
    %load/vec4 v0x600003a30d80_0;
    %load/vec4 v0x600003a313b0_0;
    %mul;
    %assign/vec4 v0x600003a30e10_0, 0;
    %load/vec4 v0x600003a30e10_0;
    %load/vec4 v0x600003a31440_0;
    %mul;
    %assign/vec4 v0x600003a30ea0_0, 0;
    %load/vec4 v0x600003a30ea0_0;
    %load/vec4 v0x600003a314d0_0;
    %mul;
    %assign/vec4 v0x600003a30f30_0, 0;
    %load/vec4 v0x600003a31560_0;
    %load/vec4 v0x600003a31560_0;
    %mul;
    %store/vec4 v0x600003a31290_0, 0, 32;
    %load/vec4 v0x600003a30f30_0;
    %load/vec4 v0x600003a31290_0;
    %add;
    %assign/vec4 v0x600003a315f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb51ca04080;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x600003a31680_0;
    %inv;
    %store/vec4 v0x600003a31680_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb51ca04080;
T_4 ;
    %wait E_0x60000063fd50;
    %vpi_func 2 48 "$random" 32 {0 0 0};
    %pushi/vec4 64, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x600003a318c0_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb51ca04080;
T_5 ;
    %vpi_call 2 52 "$dumpfile", "time.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb51ca04080 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a31680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a317a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a318c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a31830_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a317a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a31830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a31830_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003a31830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a31830_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "lab2_tb.v";
    "lab2_mc.v";
    "lab2_oc.v";
    "lab2_pipe.v";
