// Seed: 3373626830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13#(
        .id_14(1),
        .id_15((-1'b0)),
        .id_16('d0),
        .id_17(1)
    ),
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  input wire id_26;
  output wire id_25;
  output supply0 id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  assign module_1.id_1 = 0;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_31;
  wire \id_32 ;
  wire id_33;
  assign id_24 = -1;
  assign id_27 = -1;
  wire id_34;
  assign id_6 = id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd35,
    parameter id_1 = 32'd31
) (
    input supply1 _id_0,
    input wor _id_1,
    input wire id_2
    , id_4
);
  assign id_4 = -1'h0;
  logic [id_0 : ~  id_1  -  1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  always id_4 <= (1 + id_5);
  wire id_6;
  integer id_7 = id_7;
endmodule
