<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/SilvermontMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_silvermont_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SilvermontMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PLATFORM_ID_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_EBL_CR_POWERON_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_SMI_COUNT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_IA32_FEATURE_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_FSB_FREQ_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PLATFORM_INFO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PMG_IO_CAPTURE_BASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_BBL_CR_CTL3_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_FEATURE_CONFIG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_TEMPERATURE_TARGET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_MISC_FEATURE_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_TURBO_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_LBR_SELECT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PEBS_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_RAPL_POWER_UNIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_POWER_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_POWER_INFO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_p0___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PP0_POWER_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a84f7da25fd8bd4adf092bc2211ba3003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a84f7da25fd8bd4adf092bc2211ba3003">IS_SILVERMONT_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:a84f7da25fd8bd4adf092bc2211ba3003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307b6bfd7dbdf9b856602fa13a8ced65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a307b6bfd7dbdf9b856602fa13a8ced65">MSR_SILVERMONT_PLATFORM_ID</a>&#160;&#160;&#160;0x00000017</td></tr>
<tr class="separator:a307b6bfd7dbdf9b856602fa13a8ced65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b938bf5a530ee7d1a2976227ce3020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#ab1b938bf5a530ee7d1a2976227ce3020">MSR_SILVERMONT_EBL_CR_POWERON</a>&#160;&#160;&#160;0x0000002A</td></tr>
<tr class="separator:ab1b938bf5a530ee7d1a2976227ce3020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4f0b865c273b4508a5faae54f555f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#aed4f0b865c273b4508a5faae54f555f4">MSR_SILVERMONT_SMI_COUNT</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr class="separator:aed4f0b865c273b4508a5faae54f555f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addce5ce87726c08140108aeebef66d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#addce5ce87726c08140108aeebef66d87">MSR_SILVERMONT_IA32_FEATURE_CONTROL</a>&#160;&#160;&#160;0x0000003A</td></tr>
<tr class="separator:addce5ce87726c08140108aeebef66d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219101bbfda93d1a594c2b3dd9a4b911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a219101bbfda93d1a594c2b3dd9a4b911">MSR_SILVERMONT_FSB_FREQ</a>&#160;&#160;&#160;0x000000CD</td></tr>
<tr class="separator:a219101bbfda93d1a594c2b3dd9a4b911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb924235286df91e3ddc463dfde6b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a1bb924235286df91e3ddc463dfde6b0f">MSR_SILVERMONT_PLATFORM_INFO</a>&#160;&#160;&#160;0x000000CE</td></tr>
<tr class="separator:a1bb924235286df91e3ddc463dfde6b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5a3864c2a5a5ef5bdbddb0efdd9776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a8a5a3864c2a5a5ef5bdbddb0efdd9776">MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL</a>&#160;&#160;&#160;0x000000E2</td></tr>
<tr class="separator:a8a5a3864c2a5a5ef5bdbddb0efdd9776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a757f8802b4f65e1661a01041dd0d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a5a757f8802b4f65e1661a01041dd0d84">MSR_SILVERMONT_PMG_IO_CAPTURE_BASE</a>&#160;&#160;&#160;0x000000E4</td></tr>
<tr class="separator:a5a757f8802b4f65e1661a01041dd0d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a377713b0ba9fb34131fdad7246eb3ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a377713b0ba9fb34131fdad7246eb3ca4">MSR_SILVERMONT_BBL_CR_CTL3</a>&#160;&#160;&#160;0x0000011E</td></tr>
<tr class="separator:a377713b0ba9fb34131fdad7246eb3ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc94dbbf770c552d8368ed791bc9490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a4dc94dbbf770c552d8368ed791bc9490">MSR_SILVERMONT_FEATURE_CONFIG</a>&#160;&#160;&#160;0x0000013C</td></tr>
<tr class="separator:a4dc94dbbf770c552d8368ed791bc9490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70213276d786719c829ec93f088450dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a70213276d786719c829ec93f088450dc">MSR_SILVERMONT_IA32_MISC_ENABLE</a>&#160;&#160;&#160;0x000001A0</td></tr>
<tr class="separator:a70213276d786719c829ec93f088450dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d690192e93afd6d71dd67e30ae328cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a5d690192e93afd6d71dd67e30ae328cd">MSR_SILVERMONT_TEMPERATURE_TARGET</a>&#160;&#160;&#160;0x000001A2</td></tr>
<tr class="separator:a5d690192e93afd6d71dd67e30ae328cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a453dd7455ca53602c75fee25e3eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#ae6a453dd7455ca53602c75fee25e3eb7">MSR_SILVERMONT_MISC_FEATURE_CONTROL</a>&#160;&#160;&#160;0x000001A4</td></tr>
<tr class="separator:ae6a453dd7455ca53602c75fee25e3eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bb3f8a1e2b9a4917b8dc246f6558a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#ac2bb3f8a1e2b9a4917b8dc246f6558a7">MSR_SILVERMONT_OFFCORE_RSP_0</a>&#160;&#160;&#160;0x000001A6</td></tr>
<tr class="separator:ac2bb3f8a1e2b9a4917b8dc246f6558a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afccc2428438d7b9ae463ae5ab0a01df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#afccc2428438d7b9ae463ae5ab0a01df3">MSR_SILVERMONT_OFFCORE_RSP_1</a>&#160;&#160;&#160;0x000001A7</td></tr>
<tr class="separator:afccc2428438d7b9ae463ae5ab0a01df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e261eda2c25aa7e5fbbb20eb7a6395f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a9e261eda2c25aa7e5fbbb20eb7a6395f">MSR_SILVERMONT_TURBO_RATIO_LIMIT</a>&#160;&#160;&#160;0x000001AD</td></tr>
<tr class="separator:a9e261eda2c25aa7e5fbbb20eb7a6395f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5278f572c673b5e60f8f5a0e16e501e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a5278f572c673b5e60f8f5a0e16e501e3">MSR_SILVERMONT_LBR_SELECT</a>&#160;&#160;&#160;0x000001C8</td></tr>
<tr class="separator:a5278f572c673b5e60f8f5a0e16e501e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08665e74620092991a8e7d176afd1f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a08665e74620092991a8e7d176afd1f56">MSR_SILVERMONT_LASTBRANCH_TOS</a>&#160;&#160;&#160;0x000001C9</td></tr>
<tr class="separator:a08665e74620092991a8e7d176afd1f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e41c376c9a1144b7a042a7b661a6002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a8e41c376c9a1144b7a042a7b661a6002">MSR_SILVERMONT_LER_FROM_LIP</a>&#160;&#160;&#160;0x000001DD</td></tr>
<tr class="separator:a8e41c376c9a1144b7a042a7b661a6002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3ee8238c19353d2c328b7ffef69f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a7d3ee8238c19353d2c328b7ffef69f7f">MSR_SILVERMONT_LER_TO_LIP</a>&#160;&#160;&#160;0x000001DE</td></tr>
<tr class="separator:a7d3ee8238c19353d2c328b7ffef69f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9130a9a3ca32b1aef0cc3d8a39cd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#aba9130a9a3ca32b1aef0cc3d8a39cd58">MSR_SILVERMONT_PEBS_ENABLE</a>&#160;&#160;&#160;0x000003F1</td></tr>
<tr class="separator:aba9130a9a3ca32b1aef0cc3d8a39cd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709f231442c7d9af0a7d0f452e016843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a709f231442c7d9af0a7d0f452e016843">MSR_SILVERMONT_PKG_C6_RESIDENCY</a>&#160;&#160;&#160;0x000003FA</td></tr>
<tr class="separator:a709f231442c7d9af0a7d0f452e016843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dcdfab07b3fc5478afa86acd1327bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a1dcdfab07b3fc5478afa86acd1327bd9">MSR_SILVERMONT_CORE_C6_RESIDENCY</a>&#160;&#160;&#160;0x000003FD</td></tr>
<tr class="separator:a1dcdfab07b3fc5478afa86acd1327bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb989a0f1b2fa4e35c9234f6bebbf20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#aaeb989a0f1b2fa4e35c9234f6bebbf20">MSR_SILVERMONT_IA32_VMX_EPT_VPID_ENUM</a>&#160;&#160;&#160;0x0000048C</td></tr>
<tr class="separator:aaeb989a0f1b2fa4e35c9234f6bebbf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9c192e9d2b356d935bf673b1967b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a9c9c192e9d2b356d935bf673b1967b2b">MSR_SILVERMONT_IA32_VMX_FMFUNC</a>&#160;&#160;&#160;0x00000491</td></tr>
<tr class="separator:a9c9c192e9d2b356d935bf673b1967b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61468716456701f23752b58acfadf495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a61468716456701f23752b58acfadf495">MSR_SILVERMONT_CORE_C1_RESIDENCY</a>&#160;&#160;&#160;0x00000660</td></tr>
<tr class="separator:a61468716456701f23752b58acfadf495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5676c01aa2c5910d764475c6100833d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a5676c01aa2c5910d764475c6100833d0">MSR_SILVERMONT_RAPL_POWER_UNIT</a>&#160;&#160;&#160;0x00000606</td></tr>
<tr class="separator:a5676c01aa2c5910d764475c6100833d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1699c8b36ebc0c54cad2af1059a6eeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a1699c8b36ebc0c54cad2af1059a6eeb5">MSR_SILVERMONT_PKG_POWER_LIMIT</a>&#160;&#160;&#160;0x00000610</td></tr>
<tr class="separator:a1699c8b36ebc0c54cad2af1059a6eeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d601d8ec9559564d3fe440903d0314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#af0d601d8ec9559564d3fe440903d0314">MSR_SILVERMONT_PKG_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000611</td></tr>
<tr class="separator:af0d601d8ec9559564d3fe440903d0314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0131267da696d2fe98a770dda695f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a7f0131267da696d2fe98a770dda695f7">MSR_SILVERMONT_PP0_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000639</td></tr>
<tr class="separator:a7f0131267da696d2fe98a770dda695f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cc9a25ac1ea305bb8e7ee34a217db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a56cc9a25ac1ea305bb8e7ee34a217db4">MSR_SILVERMONT_CC6_DEMOTION_POLICY_CONFIG</a>&#160;&#160;&#160;0x00000668</td></tr>
<tr class="separator:a56cc9a25ac1ea305bb8e7ee34a217db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43743423eb2f2f886d6c6c4a6e57face"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a43743423eb2f2f886d6c6c4a6e57face">MSR_SILVERMONT_MC6_DEMOTION_POLICY_CONFIG</a>&#160;&#160;&#160;0x00000669</td></tr>
<tr class="separator:a43743423eb2f2f886d6c6c4a6e57face"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ba1488abb06e2e01e40d12ba9cbbe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a55ba1488abb06e2e01e40d12ba9cbbe4">MSR_SILVERMONT_MC6_RESIDENCY_COUNTER</a>&#160;&#160;&#160;0x00000664</td></tr>
<tr class="separator:a55ba1488abb06e2e01e40d12ba9cbbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4a26a6976dd1a41b3d9b9219172ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a9e4a26a6976dd1a41b3d9b9219172ae6">MSR_SILVERMONT_PKG_POWER_INFO</a>&#160;&#160;&#160;0x0000066E</td></tr>
<tr class="separator:a9e4a26a6976dd1a41b3d9b9219172ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb370d776209d53a8e9b7de886c8ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#afbb370d776209d53a8e9b7de886c8ef9">MSR_SILVERMONT_PP0_POWER_LIMIT</a>&#160;&#160;&#160;0x00000638</td></tr>
<tr class="separator:afbb370d776209d53a8e9b7de886c8ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:af8e9c3e067f04fbf24abe4409f4f92bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:af8e9c3e067f04fbf24abe4409f4f92bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dd31844b674b1da691a98f82763168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a51dd31844b674b1da691a98f82763168">MSR_SILVERMONT_LASTBRANCH_1_FROM_IP</a>&#160;&#160;&#160;0x00000041</td></tr>
<tr class="separator:a51dd31844b674b1da691a98f82763168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70cbbce7cfe4a943955d052dedf36a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a70cbbce7cfe4a943955d052dedf36a52">MSR_SILVERMONT_LASTBRANCH_2_FROM_IP</a>&#160;&#160;&#160;0x00000042</td></tr>
<tr class="separator:a70cbbce7cfe4a943955d052dedf36a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82b6ed2655839688848d6101e944710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#ad82b6ed2655839688848d6101e944710">MSR_SILVERMONT_LASTBRANCH_3_FROM_IP</a>&#160;&#160;&#160;0x00000043</td></tr>
<tr class="separator:ad82b6ed2655839688848d6101e944710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe77bf541f42eac4a1e6ac4a28d4705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#abfe77bf541f42eac4a1e6ac4a28d4705">MSR_SILVERMONT_LASTBRANCH_4_FROM_IP</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr class="separator:abfe77bf541f42eac4a1e6ac4a28d4705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b84a888749c5c68f6507e712cc0059e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a5b84a888749c5c68f6507e712cc0059e">MSR_SILVERMONT_LASTBRANCH_5_FROM_IP</a>&#160;&#160;&#160;0x00000045</td></tr>
<tr class="separator:a5b84a888749c5c68f6507e712cc0059e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ade5e7ba7534076ae258f4a00a07af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a4ade5e7ba7534076ae258f4a00a07af5">MSR_SILVERMONT_LASTBRANCH_6_FROM_IP</a>&#160;&#160;&#160;0x00000046</td></tr>
<tr class="separator:a4ade5e7ba7534076ae258f4a00a07af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7be16965924179cfbe40b537810fb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#ab7be16965924179cfbe40b537810fb88">MSR_SILVERMONT_LASTBRANCH_7_FROM_IP</a>&#160;&#160;&#160;0x00000047</td></tr>
<tr class="separator:ab7be16965924179cfbe40b537810fb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:aae2e7a03ede356b7b20c6bd875246211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="separator:aae2e7a03ede356b7b20c6bd875246211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8ca61194d2477ec9f76540be9e22c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a0e8ca61194d2477ec9f76540be9e22c7">MSR_SILVERMONT_LASTBRANCH_1_TO_IP</a>&#160;&#160;&#160;0x00000061</td></tr>
<tr class="separator:a0e8ca61194d2477ec9f76540be9e22c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc888eb6aa8dc16e9ffde91b33329302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#abc888eb6aa8dc16e9ffde91b33329302">MSR_SILVERMONT_LASTBRANCH_2_TO_IP</a>&#160;&#160;&#160;0x00000062</td></tr>
<tr class="separator:abc888eb6aa8dc16e9ffde91b33329302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6addd169baa4dfabd8e685605d8e184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#ad6addd169baa4dfabd8e685605d8e184">MSR_SILVERMONT_LASTBRANCH_3_TO_IP</a>&#160;&#160;&#160;0x00000063</td></tr>
<tr class="separator:ad6addd169baa4dfabd8e685605d8e184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19787dbb0d60f6ac2ba90cf37aedc516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a19787dbb0d60f6ac2ba90cf37aedc516">MSR_SILVERMONT_LASTBRANCH_4_TO_IP</a>&#160;&#160;&#160;0x00000064</td></tr>
<tr class="separator:a19787dbb0d60f6ac2ba90cf37aedc516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da0420b00b88ada83de5e045884494c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a0da0420b00b88ada83de5e045884494c">MSR_SILVERMONT_LASTBRANCH_5_TO_IP</a>&#160;&#160;&#160;0x00000065</td></tr>
<tr class="separator:a0da0420b00b88ada83de5e045884494c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf88b0fea0ab8d1ebaf8c4a4bee19673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#acf88b0fea0ab8d1ebaf8c4a4bee19673">MSR_SILVERMONT_LASTBRANCH_6_TO_IP</a>&#160;&#160;&#160;0x00000066</td></tr>
<tr class="separator:acf88b0fea0ab8d1ebaf8c4a4bee19673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922bf4825ef514438fcf20430a563ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_silvermont_msr_8h.html#a922bf4825ef514438fcf20430a563ad8">MSR_SILVERMONT_LASTBRANCH_7_TO_IP</a>&#160;&#160;&#160;0x00000067</td></tr>
<tr class="separator:a922bf4825ef514438fcf20430a563ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel processors based on the Silvermont microarchitecture.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a84f7da25fd8bd4adf092bc2211ba3003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_SILVERMONT_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x37 || \</div>
<div class="line">    DisplayModel == 0x4A || \</div>
<div class="line">    DisplayModel == 0x4D || \</div>
<div class="line">    DisplayModel == 0x5A || \</div>
<div class="line">    DisplayModel == 0x5D    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel processors based on the Silvermont microarchitecture?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a377713b0ba9fb34131fdad7246eb3ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_BBL_CR_CTL3&#160;&#160;&#160;0x0000011E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_BBL_CR_CTL3 (0x0000011E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_BBL_CR_CTL3_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_BBL_CR_CTL3_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_BBL_CR_CTL3_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a3e39cb209e58570683d08e8cb39ee3ef">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a377713b0ba9fb34131fdad7246eb3ca4">MSR_SILVERMONT_BBL_CR_CTL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a377713b0ba9fb34131fdad7246eb3ca4">MSR_SILVERMONT_BBL_CR_CTL3</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a3e39cb209e58570683d08e8cb39ee3ef">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_BBL_CR_CTL3 is defined as MSR_BBL_CR_CTL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a56cc9a25ac1ea305bb8e7ee34a217db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_CC6_DEMOTION_POLICY_CONFIG&#160;&#160;&#160;0x00000668</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Core C6 demotion policy config MSR. Controls per-core C6 demotion policy. Writing a value of 0 disables core level HW demotion policy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_CC6_DEMOTION_POLICY_CONFIG (0x00000668) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a56cc9a25ac1ea305bb8e7ee34a217db4">MSR_SILVERMONT_CC6_DEMOTION_POLICY_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a56cc9a25ac1ea305bb8e7ee34a217db4">MSR_SILVERMONT_CC6_DEMOTION_POLICY_CONFIG</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_CC6_DEMOTION_POLICY_CONFIG is defined as MSR_CC6_DEMOTION_POLICY_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a61468716456701f23752b58acfadf495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_CORE_C1_RESIDENCY&#160;&#160;&#160;0x00000660</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. CORE C1 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C1 states. Counts at the TSC frequency.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_CORE_C1_RESIDENCY (0x00000660) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a61468716456701f23752b58acfadf495">MSR_SILVERMONT_CORE_C1_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a61468716456701f23752b58acfadf495">MSR_SILVERMONT_CORE_C1_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_CORE_C1_RESIDENCY is defined as MSR_CORE_C1_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1dcdfab07b3fc5478afa86acd1327bd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_CORE_C6_RESIDENCY&#160;&#160;&#160;0x000003FD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. CORE C6 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C6 states. Counts at the TSC Frequency.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_CORE_C6_RESIDENCY (0x000003FD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a1dcdfab07b3fc5478afa86acd1327bd9">MSR_SILVERMONT_CORE_C6_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a1dcdfab07b3fc5478afa86acd1327bd9">MSR_SILVERMONT_CORE_C6_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_CORE_C6_RESIDENCY is defined as MSR_CORE_C6_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab1b938bf5a530ee7d1a2976227ce3020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_EBL_CR_POWERON&#160;&#160;&#160;0x0000002A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Processor Hard Power-On Configuration (R/W) Writes ignored.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_EBL_CR_POWERON (0x0000002A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_EBL_CR_POWERON_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_EBL_CR_POWERON_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_EBL_CR_POWERON_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a8fe70c53cdbcc63ca63ed1f9d0eec938">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#ab1b938bf5a530ee7d1a2976227ce3020">MSR_SILVERMONT_EBL_CR_POWERON</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#ab1b938bf5a530ee7d1a2976227ce3020">MSR_SILVERMONT_EBL_CR_POWERON</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a8fe70c53cdbcc63ca63ed1f9d0eec938">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_EBL_CR_POWERON is defined as MSR_EBL_CR_POWERON in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4dc94dbbf770c552d8368ed791bc9490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_FEATURE_CONFIG&#160;&#160;&#160;0x0000013C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. AES Configuration (RW-L) Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_FEATURE_CONFIG (0x0000013C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_FEATURE_CONFIG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_FEATURE_CONFIG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_FEATURE_CONFIG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#ac2513a3890a60c66c374b68d568c083e">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a4dc94dbbf770c552d8368ed791bc9490">MSR_SILVERMONT_FEATURE_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a4dc94dbbf770c552d8368ed791bc9490">MSR_SILVERMONT_FEATURE_CONFIG</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_e_a_t_u_r_e___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#ac2513a3890a60c66c374b68d568c083e">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_FEATURE_CONFIG is defined as MSR_FEATURE_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a219101bbfda93d1a594c2b3dd9a4b911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_FSB_FREQ&#160;&#160;&#160;0x000000CD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Scalable Bus Speed(RO) This field indicates the intended scalable bus clock speed for processors based on Silvermont microarchitecture:.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_FSB_FREQ (0x000000CD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_FSB_FREQ_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_FSB_FREQ_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_FSB_FREQ_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html#aa3c7598ef9abc57152b382a9990bf32b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a219101bbfda93d1a594c2b3dd9a4b911">MSR_SILVERMONT_FSB_FREQ</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_FSB_FREQ is defined as MSR_FSB_FREQ in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="addce5ce87726c08140108aeebef66d87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_IA32_FEATURE_CONTROL&#160;&#160;&#160;0x0000003A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Control Features in Intel 64 Processor (R/W). See Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IA32_SILVERMONT_FEATURE_CONTROL (0x0000003A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_IA32_FEATURE_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_IA32_FEATURE_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_IA32_FEATURE_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a8819eea5bcdd1e71b9be8d2eac01463b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#addce5ce87726c08140108aeebef66d87">MSR_SILVERMONT_IA32_FEATURE_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#addce5ce87726c08140108aeebef66d87">MSR_SILVERMONT_IA32_FEATURE_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a8819eea5bcdd1e71b9be8d2eac01463b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_IA32_FEATURE_CONTROL is defined as IA32_FEATURE_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a70213276d786719c829ec93f088450dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_IA32_MISC_ENABLE&#160;&#160;&#160;0x000001A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Misc. Processor Features (R/W) Allows a variety of processor functions to be enabled and disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_IA32_MISC_ENABLE (0x000001A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a265d2a06dde5e1fd454574212fa01524">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a70213276d786719c829ec93f088450dc">MSR_SILVERMONT_IA32_MISC_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a70213276d786719c829ec93f088450dc">MSR_SILVERMONT_IA32_MISC_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a265d2a06dde5e1fd454574212fa01524">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_IA32_MISC_ENABLE is defined as IA32_MISC_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaeb989a0f1b2fa4e35c9234f6bebbf20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_IA32_VMX_EPT_VPID_ENUM&#160;&#160;&#160;0x0000048C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Capability Reporting Register of EPT and VPID (R/O) See Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_IA32_VMX_EPT_VPID_ENUM (0x0000048C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aaeb989a0f1b2fa4e35c9234f6bebbf20">MSR_SILVERMONT_IA32_VMX_EPT_VPID_ENUM</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_IA32_VMX_EPT_VPID_ENUM is defined as IA32_VMX_EPT_VPID_ENUM in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9c9c192e9d2b356d935bf673b1967b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_IA32_VMX_FMFUNC&#160;&#160;&#160;0x00000491</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Capability Reporting Register of VM-Function Controls (R/O) See Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_IA32_VMX_FMFUNC (0x00000491) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a9c9c192e9d2b356d935bf673b1967b2b">MSR_SILVERMONT_IA32_VMX_FMFUNC</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_IA32_VMX_FMFUNC is defined as IA32_VMX_FMFUNC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af8e9c3e067f04fbf24abe4409f4f92bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_0_FROM_IP&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n From IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aae2e7a03ede356b7b20c6bd875246211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_0_TO_IP&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a51dd31844b674b1da691a98f82763168"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_1_FROM_IP&#160;&#160;&#160;0x00000041</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n From IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0e8ca61194d2477ec9f76540be9e22c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_1_TO_IP&#160;&#160;&#160;0x00000061</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a70cbbce7cfe4a943955d052dedf36a52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_2_FROM_IP&#160;&#160;&#160;0x00000042</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n From IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abc888eb6aa8dc16e9ffde91b33329302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_2_TO_IP&#160;&#160;&#160;0x00000062</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad82b6ed2655839688848d6101e944710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_3_FROM_IP&#160;&#160;&#160;0x00000043</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n From IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad6addd169baa4dfabd8e685605d8e184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_3_TO_IP&#160;&#160;&#160;0x00000063</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abfe77bf541f42eac4a1e6ac4a28d4705"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_4_FROM_IP&#160;&#160;&#160;0x00000044</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n From IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a19787dbb0d60f6ac2ba90cf37aedc516"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_4_TO_IP&#160;&#160;&#160;0x00000064</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b84a888749c5c68f6507e712cc0059e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_5_FROM_IP&#160;&#160;&#160;0x00000045</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n From IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0da0420b00b88ada83de5e045884494c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_5_TO_IP&#160;&#160;&#160;0x00000065</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4ade5e7ba7534076ae258f4a00a07af5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_6_FROM_IP&#160;&#160;&#160;0x00000046</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n From IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acf88b0fea0ab8d1ebaf8c4a4bee19673"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_6_TO_IP&#160;&#160;&#160;0x00000066</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab7be16965924179cfbe40b537810fb88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_7_FROM_IP&#160;&#160;&#160;0x00000047</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n From IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af8e9c3e067f04fbf24abe4409f4f92bf">MSR_SILVERMONT_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a922bf4825ef514438fcf20430a563ad8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_7_TO_IP&#160;&#160;&#160;0x00000067</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record n To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aae2e7a03ede356b7b20c6bd875246211">MSR_SILVERMONT_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_SILVERMONT_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a08665e74620092991a8e7d176afd1f56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LASTBRANCH_TOS&#160;&#160;&#160;0x000001C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record Stack TOS (R/W) Contains an index (bits 0-2) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LASTBRANCH_TOS (0x000001C9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a08665e74620092991a8e7d176afd1f56">MSR_SILVERMONT_LASTBRANCH_TOS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a08665e74620092991a8e7d176afd1f56">MSR_SILVERMONT_LASTBRANCH_TOS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LASTBRANCH_TOS is defined as MSR_LASTBRANCH_TOS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5278f572c673b5e60f8f5a0e16e501e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LBR_SELECT&#160;&#160;&#160;0x000001C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record Filtering Select Register (R/W) See Section 17.9.2, "Filtering of Last Branch Records.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LBR_SELECT (0x000001C8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_LBR_SELECT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_LBR_SELECT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_LBR_SELECT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html#a7cd32520a4ecd1735a30d7502f36f3c4">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a5278f572c673b5e60f8f5a0e16e501e3">MSR_SILVERMONT_LBR_SELECT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a5278f572c673b5e60f8f5a0e16e501e3">MSR_SILVERMONT_LBR_SELECT</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html#a7cd32520a4ecd1735a30d7502f36f3c4">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LBR_SELECT is defined as MSR_LBR_SELECT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e41c376c9a1144b7a042a7b661a6002"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LER_FROM_LIP&#160;&#160;&#160;0x000001DD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Exception Record From Linear IP (R) Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LER_FROM_LIP (0x000001DD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a8e41c376c9a1144b7a042a7b661a6002">MSR_SILVERMONT_LER_FROM_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LER_FROM_LIP is defined as MSR_LER_FROM_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7d3ee8238c19353d2c328b7ffef69f7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_LER_TO_LIP&#160;&#160;&#160;0x000001DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Exception Record To Linear IP (R) This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_LER_TO_LIP (0x000001DE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a7d3ee8238c19353d2c328b7ffef69f7f">MSR_SILVERMONT_LER_TO_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_LER_TO_LIP is defined as MSR_LER_TO_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a43743423eb2f2f886d6c6c4a6e57face"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_MC6_DEMOTION_POLICY_CONFIG&#160;&#160;&#160;0x00000669</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Module C6 demotion policy config MSR. Controls module (i.e. two cores sharing the second-level cache) C6 demotion policy. Writing a value of 0 disables module level HW demotion policy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_MC6_DEMOTION_POLICY_CONFIG (0x00000669) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a43743423eb2f2f886d6c6c4a6e57face">MSR_SILVERMONT_MC6_DEMOTION_POLICY_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a43743423eb2f2f886d6c6c4a6e57face">MSR_SILVERMONT_MC6_DEMOTION_POLICY_CONFIG</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_MC6_DEMOTION_POLICY_CONFIG is defined as MSR_MC6_DEMOTION_POLICY_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a55ba1488abb06e2e01e40d12ba9cbbe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_MC6_RESIDENCY_COUNTER&#160;&#160;&#160;0x00000664</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Module C6 Residency Counter (R/0) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_MC6_RESIDENCY_COUNTER (0x00000664) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a55ba1488abb06e2e01e40d12ba9cbbe4">MSR_SILVERMONT_MC6_RESIDENCY_COUNTER</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_MC6_RESIDENCY_COUNTER is defined as MSR_MC6_RESIDENCY_COUNTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae6a453dd7455ca53602c75fee25e3eb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_MISC_FEATURE_CONTROL&#160;&#160;&#160;0x000001A4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Miscellaneous Feature Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_MISC_FEATURE_CONTROL (0x000001A4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_MISC_FEATURE_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_MISC_FEATURE_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_MISC_FEATURE_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#add0230b4fa084e8d17934c58c0b2bd69">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#ae6a453dd7455ca53602c75fee25e3eb7">MSR_SILVERMONT_MISC_FEATURE_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#ae6a453dd7455ca53602c75fee25e3eb7">MSR_SILVERMONT_MISC_FEATURE_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#add0230b4fa084e8d17934c58c0b2bd69">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_MISC_FEATURE_CONTROL is defined as MSR_MISC_FEATURE_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac2bb3f8a1e2b9a4917b8dc246f6558a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_OFFCORE_RSP_0&#160;&#160;&#160;0x000001A6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Offcore Response Event Select Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_OFFCORE_RSP_0 (0x000001A6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#ac2bb3f8a1e2b9a4917b8dc246f6558a7">MSR_SILVERMONT_OFFCORE_RSP_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#ac2bb3f8a1e2b9a4917b8dc246f6558a7">MSR_SILVERMONT_OFFCORE_RSP_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_OFFCORE_RSP_0 is defined as MSR_OFFCORE_RSP_0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afccc2428438d7b9ae463ae5ab0a01df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_OFFCORE_RSP_1&#160;&#160;&#160;0x000001A7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Offcore Response Event Select Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_OFFCORE_RSP_1 (0x000001A7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#afccc2428438d7b9ae463ae5ab0a01df3">MSR_SILVERMONT_OFFCORE_RSP_1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#afccc2428438d7b9ae463ae5ab0a01df3">MSR_SILVERMONT_OFFCORE_RSP_1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_OFFCORE_RSP_1 is defined as MSR_OFFCORE_RSP_1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aba9130a9a3ca32b1aef0cc3d8a39cd58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PEBS_ENABLE&#160;&#160;&#160;0x000003F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. See Table 2-2. See Section 18.6.2.4, "Processor Event Based Sampling
(PEBS).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PEBS_ENABLE (0x000003F1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PEBS_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PEBS_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PEBS_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a187a86c941636abb688e11d50a30d3ea">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aba9130a9a3ca32b1aef0cc3d8a39cd58">MSR_SILVERMONT_PEBS_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aba9130a9a3ca32b1aef0cc3d8a39cd58">MSR_SILVERMONT_PEBS_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a187a86c941636abb688e11d50a30d3ea">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PEBS_ENABLE is defined as MSR_PEBS_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a709f231442c7d9af0a7d0f452e016843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PKG_C6_RESIDENCY&#160;&#160;&#160;0x000003FA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. Package C6 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C6 states. Counts at the TSC Frequency.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PKG_C6_RESIDENCY (0x000003FA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a709f231442c7d9af0a7d0f452e016843">MSR_SILVERMONT_PKG_C6_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a709f231442c7d9af0a7d0f452e016843">MSR_SILVERMONT_PKG_C6_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PKG_C6_RESIDENCY is defined as MSR_PKG_C6_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8a5a3864c2a5a5ef5bdbddb0efdd9776"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL&#160;&#160;&#160;0x000000E2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL (0x000000E2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a80145f902c38f3533f25a73e554a24ff">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a8a5a3864c2a5a5ef5bdbddb0efdd9776">MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a8a5a3864c2a5a5ef5bdbddb0efdd9776">MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a80145f902c38f3533f25a73e554a24ff">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PKG_CST_CONFIG_CONTROL is defined as MSR_PKG_CST_CONFIG_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af0d601d8ec9559564d3fe440903d0314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PKG_ENERGY_STATUS&#160;&#160;&#160;0x00000611</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PKG Energy Status (R/O) See Section 14.9.3, "Package RAPL Domain." and MSR_RAPL_POWER_UNIT in Table 2-8.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PKG_ENERGY_STATUS (0x00000611) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#af0d601d8ec9559564d3fe440903d0314">MSR_SILVERMONT_PKG_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PKG_ENERGY_STATUS is defined as MSR_PKG_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9e4a26a6976dd1a41b3d9b9219172ae6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PKG_POWER_INFO&#160;&#160;&#160;0x0000066E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PKG RAPL Parameter (R/0).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PKG_POWER_INFO (0x0000066E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_POWER_INFO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_POWER_INFO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_POWER_INFO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___i_n_f_o___r_e_g_i_s_t_e_r.html#a0dbe4dc246e44f5bff9fc6819cddb9c8">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a9e4a26a6976dd1a41b3d9b9219172ae6">MSR_SILVERMONT_PKG_POWER_INFO</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PKG_POWER_INFO is defined as MSR_PKG_POWER_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1699c8b36ebc0c54cad2af1059a6eeb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PKG_POWER_LIMIT&#160;&#160;&#160;0x00000610</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PKG RAPL Power Limit Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PKG_POWER_LIMIT (0x00000610) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_POWER_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_POWER_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PKG_POWER_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html#ad9075ae0746566625a4430d32b08787b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a1699c8b36ebc0c54cad2af1059a6eeb5">MSR_SILVERMONT_PKG_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a1699c8b36ebc0c54cad2af1059a6eeb5">MSR_SILVERMONT_PKG_POWER_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_k_g___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html#ad9075ae0746566625a4430d32b08787b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PKG_POWER_LIMIT is defined as MSR_PKG_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a307b6bfd7dbdf9b856602fa13a8ced65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PLATFORM_ID&#160;&#160;&#160;0x00000017</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Model Specific Platform ID (R).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PLATFORM_ID (0x00000017) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PLATFORM_ID_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PLATFORM_ID_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PLATFORM_ID_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html#aeb02ff98cacb407f06b6a9bd8d119a4e">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a307b6bfd7dbdf9b856602fa13a8ced65">MSR_SILVERMONT_PLATFORM_ID</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PLATFORM_ID is defined as MSR_PLATFORM_ID in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1bb924235286df91e3ddc463dfde6b0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PLATFORM_INFO&#160;&#160;&#160;0x000000CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Platform Information: Contains power management and other model specific features enumeration. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PLATFORM_INFO (0x000000CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PLATFORM_INFO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PLATFORM_INFO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PLATFORM_INFO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#aa940532723e58ebd19ed5ba6db331898">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a1bb924235286df91e3ddc463dfde6b0f">MSR_SILVERMONT_PLATFORM_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a1bb924235286df91e3ddc463dfde6b0f">MSR_SILVERMONT_PLATFORM_INFO</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#aa940532723e58ebd19ed5ba6db331898">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a5a757f8802b4f65e1661a01041dd0d84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PMG_IO_CAPTURE_BASE&#160;&#160;&#160;0x000000E4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module. Power Management IO Redirection in C-state (R/W) See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PMG_IO_CAPTURE_BASE (0x000000E4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PMG_IO_CAPTURE_BASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PMG_IO_CAPTURE_BASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PMG_IO_CAPTURE_BASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html#ad951a9924bf893d268f53e717cb79ce5">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a5a757f8802b4f65e1661a01041dd0d84">MSR_SILVERMONT_PMG_IO_CAPTURE_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a5a757f8802b4f65e1661a01041dd0d84">MSR_SILVERMONT_PMG_IO_CAPTURE_BASE</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html#ad951a9924bf893d268f53e717cb79ce5">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PMG_IO_CAPTURE_BASE is defined as MSR_PMG_IO_CAPTURE_BASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7f0131267da696d2fe98a770dda695f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PP0_ENERGY_STATUS&#160;&#160;&#160;0x00000639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP0 Energy Status (R/O) See Section 14.9.4, "PP0/PP1 RAPL Domains." and MSR_RAPL_POWER_UNIT in Table 2-8.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a7f0131267da696d2fe98a770dda695f7">MSR_SILVERMONT_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PP0_ENERGY_STATUS is defined as MSR_PP0_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afbb370d776209d53a8e9b7de886c8ef9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_PP0_POWER_LIMIT&#160;&#160;&#160;0x00000638</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP0 RAPL Power Limit Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_PP0_POWER_LIMIT (0x00000638) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_p0___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PP0_POWER_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_p0___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PP0_POWER_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_p0___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_PP0_POWER_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_p0___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a1d94ef4f7f9caf8b277ed4686d7b8954">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#afbb370d776209d53a8e9b7de886c8ef9">MSR_SILVERMONT_PP0_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#afbb370d776209d53a8e9b7de886c8ef9">MSR_SILVERMONT_PP0_POWER_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___p_p0___p_o_w_e_r___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a1d94ef4f7f9caf8b277ed4686d7b8954">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_PP0_POWER_LIMIT is defined as MSR_PP0_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5676c01aa2c5910d764475c6100833d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_RAPL_POWER_UNIT&#160;&#160;&#160;0x00000606</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Unit Multipliers used in RAPL Interfaces (R/O) See Section 14.9.1, "RAPL Interfaces.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_RAPL_POWER_UNIT (0x00000606) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_RAPL_POWER_UNIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_RAPL_POWER_UNIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_RAPL_POWER_UNIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html#a9b50950b3dcd81800571881d1265b538">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a5676c01aa2c5910d764475c6100833d0">MSR_SILVERMONT_RAPL_POWER_UNIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_RAPL_POWER_UNIT is defined as MSR_RAPL_POWER_UNIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aed4f0b865c273b4508a5faae54f555f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_SMI_COUNT&#160;&#160;&#160;0x00000034</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. SMI Counter (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_SMI_COUNT (0x00000034) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_SMI_COUNT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_SMI_COUNT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_SMI_COUNT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html#a9e7dbe508423c409a9396e6e8b2e5ec9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#aed4f0b865c273b4508a5faae54f555f4">MSR_SILVERMONT_SMI_COUNT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_SMI_COUNT is defined as MSR_SMI_COUNT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5d690192e93afd6d71dd67e30ae328cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_TEMPERATURE_TARGET&#160;&#160;&#160;0x000001A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_TEMPERATURE_TARGET (0x000001A2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_TEMPERATURE_TARGET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_TEMPERATURE_TARGET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_TEMPERATURE_TARGET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#a4e21e189f1ab3977914b2724dcb18edb">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a5d690192e93afd6d71dd67e30ae328cd">MSR_SILVERMONT_TEMPERATURE_TARGET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a5d690192e93afd6d71dd67e30ae328cd">MSR_SILVERMONT_TEMPERATURE_TARGET</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#a4e21e189f1ab3977914b2724dcb18edb">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_TEMPERATURE_TARGET is defined as MSR_TEMPERATURE_TARGET in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9e261eda2c25aa7e5fbbb20eb7a6395f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_SILVERMONT_TURBO_RATIO_LIMIT&#160;&#160;&#160;0x000001AD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode (RW).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_SILVERMONT_TURBO_RATIO_LIMIT (0x000001AD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_TURBO_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_TURBO_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_TURBO_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#ae8688d46ce50055333fc218670d267fc">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a9e261eda2c25aa7e5fbbb20eb7a6395f">MSR_SILVERMONT_TURBO_RATIO_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_silvermont_msr_8h.html#a9e261eda2c25aa7e5fbbb20eb7a6395f">MSR_SILVERMONT_TURBO_RATIO_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#ae8688d46ce50055333fc218670d267fc">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_SILVERMONT_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_silvermont_msr_8h.html">SilvermontMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:12:49 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
