// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_check_ip_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataFifo_V_dout,
        ipDataFifo_V_empty_n,
        ipDataFifo_V_read,
        iph_subSumsFifoOut_V_din,
        iph_subSumsFifoOut_V_full_n,
        iph_subSumsFifoOut_V_write,
        ipDataCheckFifo_V_din,
        ipDataCheckFifo_V_full_n,
        ipDataCheckFifo_V_write,
        myIpAddress_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv8_FE = 8'b11111110;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] ipDataFifo_V_dout;
input   ipDataFifo_V_empty_n;
output   ipDataFifo_V_read;
output  [68:0] iph_subSumsFifoOut_V_din;
input   iph_subSumsFifoOut_V_full_n;
output   iph_subSumsFifoOut_V_write;
output  [72:0] ipDataCheckFifo_V_din;
input   ipDataCheckFifo_V_full_n;
output   ipDataCheckFifo_V_write;
input  [31:0] myIpAddress_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ipDataFifo_V_read;
reg[68:0] iph_subSumsFifoOut_V_din;
reg iph_subSumsFifoOut_V_write;
reg[72:0] ipDataCheckFifo_V_din;
reg ipDataCheckFifo_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_202_p3;
reg    ap_sig_bdd_52;
reg   [0:0] cics_state_load_reg_1584;
reg   [0:0] tmp_reg_1588;
reg   [2:0] cics_wordCount_V_load_reg_1614;
reg   [7:0] cics_ipHeaderLen_V_load_reg_1618;
reg   [0:0] tmp_24_reg_1635;
reg    ap_sig_bdd_106;
reg   [0:0] cics_state = 1'b0;
reg   [63:0] cics_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] cics_prevWord_keep_V = 8'b00000000;
reg   [2:0] cics_wordCount_V = 3'b000;
reg   [15:0] cics_ip_sums_V_0 = 16'b0000000000000000;
reg   [15:0] cics_ip_sums_V_1 = 16'b0000000000000000;
reg   [15:0] cics_ip_sums_V_2 = 16'b0000000000000000;
reg   [15:0] cics_ip_sums_V_3 = 16'b0000000000000000;
reg   [7:0] cics_ipHeaderLen_V = 8'b00000000;
reg   [31:0] cics_dstIpAddress_V = 32'b00000000000000000000000000000000;
reg   [15:0] reg_443;
wire   [0:0] tmp_24_fu_580_p2;
reg   [1:0] reg_447;
reg   [31:0] myIpAddress_V_read_reg_1579;
reg   [72:0] tmp1_reg_1592;
wire   [0:0] currWord_last_V_fu_479_p3;
wire   [2:0] cics_wordCount_V_load_load_fu_487_p1;
wire   [7:0] cics_ipHeaderLen_V_load_load_fu_495_p1;
wire   [31:0] p_Result_4_fu_562_p5;
wire   [0:0] tmp_1_fu_552_p2;
wire   [0:0] tmp_last_V_fu_594_p2;
reg   [0:0] tmp_last_V_reg_1639;
wire   [0:0] ap_reg_phiprechg_cics_wordCount_V_flag_reg_230pp0_it0;
reg   [0:0] cics_wordCount_V_flag_phi_fu_233_p16;
wire   [2:0] ap_reg_phiprechg_cics_wordCount_V_load_1_reg_259pp0_it0;
reg   [2:0] cics_wordCount_V_load_1_phi_fu_262_p16;
wire   [0:0] ap_reg_phiprechg_tmp_25_reg_284pp0_it0;
reg   [0:0] tmp_25_phi_fu_287_p4;
wire   [0:0] ap_reg_phiprechg_cics_wordCount_V_flag_1_reg_295pp0_it0;
reg   [0:0] cics_wordCount_V_flag_1_phi_fu_298_p4;
wire   [2:0] ap_reg_phiprechg_cics_wordCount_V_new_1_reg_307pp0_it0;
reg   [2:0] cics_wordCount_V_new_1_phi_fu_310_p4;
wire   [31:0] ap_reg_phiprechg_cics_dstIpAddress_V_loc_reg_318pp0_it0;
reg   [31:0] ap_reg_phiprechg_cics_dstIpAddress_V_loc_reg_318pp0_it1;
wire   [68:0] tmp_224_fu_1260_p6;
wire   [68:0] tmp_113_fu_1328_p6;
wire   [72:0] tmp_335_fu_1542_p6;
wire   [72:0] tmp_442_fu_1568_p4;
wire   [63:0] currWord_data_V_fu_465_p1;
wire   [15:0] tmp_49_fu_700_p2;
wire   [15:0] tmp_32_fu_887_p2;
wire   [15:0] tmp_sum0_V_1_fu_1144_p2;
wire   [15:0] tmp_sum0_V_fu_1312_p2;
wire   [15:0] tmp_67_fu_1380_p2;
wire   [15:0] tmp_53_fu_746_p2;
wire   [15:0] tmp_36_fu_933_p2;
wire   [15:0] tmp_sum1_V_1_fu_1194_p2;
wire   [15:0] tmp_71_fu_1426_p2;
wire   [15:0] tmp_57_fu_792_p2;
wire   [15:0] tmp_40_fu_979_p2;
wire   [15:0] tmp_sum2_V_1_fu_1244_p2;
wire   [15:0] tmp_75_fu_1472_p2;
wire   [15:0] tmp_61_fu_838_p2;
wire   [15:0] tmp_44_fu_1025_p2;
wire   [15:0] tmp_23_fu_1071_p2;
wire   [15:0] tmp_79_fu_1518_p2;
wire   [7:0] grp_fu_328_p2;
wire   [7:0] p_1_fu_542_p1;
wire   [31:0] p_Result_s_fu_514_p5;
wire   [0:0] grp_fu_426_p2;
wire   [0:0] grp_fu_431_p2;
wire   [15:0] p_Result_6_fu_504_p4;
wire   [3:0] p_Result_5_fu_532_p4;
wire   [15:0] tmp_62_fu_558_p1;
wire   [0:0] tmp_99_fu_586_p3;
wire   [7:0] tmp_45_fu_663_p1;
wire   [7:0] grp_fu_363_p4;
wire   [15:0] p_Result_14_fu_666_p3;
wire   [16:0] extLd_fu_635_p1;
wire   [16:0] tmp_8_fu_674_p1;
wire   [16:0] tmp_6_fu_678_p2;
wire   [0:0] tmp_46_fu_684_p3;
wire   [15:0] tmp_48_fu_696_p1;
wire   [15:0] tmp_47_fu_692_p1;
wire   [7:0] grp_fu_381_p4;
wire   [7:0] grp_fu_372_p4;
wire   [15:0] p_Result_67_1_fu_712_p3;
wire   [16:0] tmp_sum1_V_fu_643_p1;
wire   [16:0] tmp_22_1_fu_720_p1;
wire   [16:0] tmp_23_1_fu_724_p2;
wire   [0:0] tmp_50_fu_730_p3;
wire   [15:0] tmp_52_fu_742_p1;
wire   [15:0] tmp_51_fu_738_p1;
wire   [7:0] grp_fu_399_p4;
wire   [7:0] grp_fu_390_p4;
wire   [15:0] p_Result_67_2_fu_758_p3;
wire   [16:0] tmp_sum2_V_fu_651_p1;
wire   [16:0] tmp_22_2_fu_766_p1;
wire   [16:0] tmp_23_2_fu_770_p2;
wire   [0:0] tmp_54_fu_776_p3;
wire   [15:0] tmp_56_fu_788_p1;
wire   [15:0] tmp_55_fu_784_p1;
wire   [7:0] grp_fu_417_p4;
wire   [7:0] grp_fu_408_p4;
wire   [15:0] p_Result_67_3_fu_804_p3;
wire   [16:0] tmp_sum3_V_fu_659_p1;
wire   [16:0] tmp_22_3_fu_812_p1;
wire   [16:0] tmp_23_3_fu_816_p2;
wire   [0:0] tmp_58_fu_822_p3;
wire   [15:0] tmp_60_fu_834_p1;
wire   [15:0] tmp_59_fu_830_p1;
wire   [7:0] tmp_28_fu_850_p1;
wire   [15:0] p_Result_10_fu_853_p3;
wire   [16:0] tmp_2_fu_861_p1;
wire   [16:0] tmp_3_fu_865_p2;
wire   [0:0] tmp_29_fu_871_p3;
wire   [15:0] tmp_31_fu_883_p1;
wire   [15:0] tmp_30_fu_879_p1;
wire   [15:0] p_Result_62_1_fu_899_p3;
wire   [16:0] tmp_16_1_fu_907_p1;
wire   [16:0] tmp_17_1_fu_911_p2;
wire   [0:0] tmp_33_fu_917_p3;
wire   [15:0] tmp_35_fu_929_p1;
wire   [15:0] tmp_34_fu_925_p1;
wire   [15:0] p_Result_62_2_fu_945_p3;
wire   [16:0] tmp_16_2_fu_953_p1;
wire   [16:0] tmp_17_2_fu_957_p2;
wire   [0:0] tmp_37_fu_963_p3;
wire   [15:0] tmp_39_fu_975_p1;
wire   [15:0] tmp_38_fu_971_p1;
wire   [15:0] p_Result_62_3_fu_991_p3;
wire   [16:0] tmp_16_3_fu_999_p1;
wire   [16:0] tmp_17_3_fu_1003_p2;
wire   [0:0] tmp_41_fu_1009_p3;
wire   [15:0] tmp_43_fu_1021_p1;
wire   [15:0] tmp_42_fu_1017_p1;
wire   [15:0] p_Result_22_fu_1037_p3;
wire   [16:0] tmp_4_fu_1045_p1;
wire   [16:0] tmp_5_fu_1049_p2;
wire   [0:0] tmp_11_fu_1055_p3;
wire   [15:0] tmp_18_fu_1067_p1;
wire   [15:0] tmp_14_fu_1063_p1;
wire   [7:0] tmp_85_fu_1107_p1;
wire   [15:0] p_Result_21_fu_1110_p3;
wire   [16:0] tmp_19_fu_1118_p1;
wire   [16:0] tmp_20_fu_1122_p2;
wire   [0:0] tmp_86_fu_1128_p3;
wire   [15:0] tmp_88_fu_1140_p1;
wire   [15:0] tmp_87_fu_1136_p1;
wire   [15:0] p_Result_76_1_fu_1160_p3;
wire   [16:0] tmp_33_1_fu_1168_p1;
wire   [16:0] tmp_34_1_fu_1172_p2;
wire   [0:0] tmp_90_fu_1178_p3;
wire   [15:0] tmp_92_fu_1190_p1;
wire   [15:0] tmp_91_fu_1186_p1;
wire   [15:0] p_Result_76_2_fu_1210_p3;
wire   [16:0] tmp_33_2_fu_1218_p1;
wire   [16:0] tmp_34_2_fu_1222_p2;
wire   [0:0] tmp_94_fu_1228_p3;
wire   [15:0] tmp_96_fu_1240_p1;
wire   [15:0] tmp_95_fu_1236_p1;
wire   [0:0] grp_fu_437_p2;
wire   [16:0] tmp_sum2_V_1_cast_fu_1250_p1;
wire   [16:0] tmp_sum1_V_1_cast_fu_1200_p1;
wire   [16:0] tmp_sum0_V_1_cast_fu_1150_p1;
wire   [7:0] tmp_80_fu_1275_p1;
wire   [15:0] p_Result_23_fu_1278_p3;
wire   [16:0] tmp_9_fu_1286_p1;
wire   [16:0] tmp_10_fu_1290_p2;
wire   [0:0] tmp_81_fu_1296_p3;
wire   [15:0] tmp_83_fu_1308_p1;
wire   [15:0] tmp_82_fu_1304_p1;
wire   [16:0] tmp_sum0_V_cast_fu_1318_p1;
wire   [7:0] tmp_63_fu_1343_p1;
wire   [15:0] p_Result_18_fu_1346_p3;
wire   [16:0] tmp_13_fu_1354_p1;
wire   [16:0] tmp_15_fu_1358_p2;
wire   [0:0] tmp_64_fu_1364_p3;
wire   [15:0] tmp_66_fu_1376_p1;
wire   [15:0] tmp_65_fu_1372_p1;
wire   [15:0] p_Result_80_1_fu_1392_p3;
wire   [16:0] tmp_28_1_fu_1400_p1;
wire   [16:0] tmp_29_1_fu_1404_p2;
wire   [0:0] tmp_68_fu_1410_p3;
wire   [15:0] tmp_70_fu_1422_p1;
wire   [15:0] tmp_69_fu_1418_p1;
wire   [15:0] p_Result_80_2_fu_1438_p3;
wire   [16:0] tmp_28_2_fu_1446_p1;
wire   [16:0] tmp_29_2_fu_1450_p2;
wire   [0:0] tmp_72_fu_1456_p3;
wire   [15:0] tmp_74_fu_1468_p1;
wire   [15:0] tmp_73_fu_1464_p1;
wire   [15:0] p_Result_80_3_fu_1484_p3;
wire   [16:0] tmp_28_3_fu_1492_p1;
wire   [16:0] tmp_29_3_fu_1496_p2;
wire   [0:0] tmp_76_fu_1502_p3;
wire   [15:0] tmp_78_fu_1514_p1;
wire   [15:0] tmp_77_fu_1510_p1;
wire   [5:0] p_Result_16_fu_1533_p4;
wire   [47:0] tmp_98_fu_1530_p1;
wire   [63:0] p_Result_24_fu_1556_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_182;
reg    ap_sig_bdd_268;
reg    ap_sig_bdd_113;
reg    ap_sig_bdd_1020;
reg    ap_sig_bdd_271;
reg    ap_sig_bdd_1029;
reg    ap_sig_bdd_1031;
reg    ap_sig_bdd_1035;
reg    ap_sig_bdd_1025;
reg    ap_sig_bdd_285;
reg    ap_sig_bdd_300;
reg    ap_sig_bdd_100;
reg    ap_sig_bdd_260;
reg    ap_sig_bdd_1047;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_113) begin
        if (ap_sig_bdd_268) begin
            ap_reg_phiprechg_cics_dstIpAddress_V_loc_reg_318pp0_it1 <= cics_dstIpAddress_V;
        end else if (ap_sig_bdd_182) begin
            ap_reg_phiprechg_cics_dstIpAddress_V_loc_reg_318pp0_it1 <= p_Result_4_fu_562_p5;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_cics_dstIpAddress_V_loc_reg_318pp0_it1 <= ap_reg_phiprechg_cics_dstIpAddress_V_loc_reg_318pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_271) begin
        if (ap_sig_bdd_1020) begin
            cics_dstIpAddress_V <= p_Result_4_fu_562_p5;
        end else if ((ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1)) begin
            cics_dstIpAddress_V <= p_Result_s_fu_514_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & (ap_const_lv8_2 == cics_ipHeaderLen_V_load_load_fu_495_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & (ap_const_lv8_1 == cics_ipHeaderLen_V_load_load_fu_495_p1)))) begin
        cics_ipHeaderLen_V <= ap_const_lv8_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1))) begin
        cics_ipHeaderLen_V <= p_1_fu_542_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv8_2 == cics_ipHeaderLen_V_load_load_fu_495_p1) & ~(ap_const_lv8_1 == cics_ipHeaderLen_V_load_load_fu_495_p1) & ~(ap_const_lv8_0 == cics_ipHeaderLen_V_load_load_fu_495_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1)))) begin
        cics_ipHeaderLen_V <= grp_fu_328_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1025) begin
        if (ap_sig_bdd_1035) begin
            cics_ip_sums_V_0 <= tmp_67_fu_1380_p2;
        end else if (ap_sig_bdd_1031) begin
            cics_ip_sums_V_0 <= tmp_sum0_V_fu_1312_p2;
        end else if (ap_sig_bdd_1029) begin
            cics_ip_sums_V_0 <= tmp_sum0_V_1_fu_1144_p2;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_0)) begin
            cics_ip_sums_V_0 <= ap_const_lv16_0;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_2)) begin
            cics_ip_sums_V_0 <= tmp_32_fu_887_p2;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_3)) begin
            cics_ip_sums_V_0 <= tmp_49_fu_700_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1025) begin
        if (ap_sig_bdd_1035) begin
            cics_ip_sums_V_1 <= tmp_71_fu_1426_p2;
        end else if (ap_sig_bdd_1029) begin
            cics_ip_sums_V_1 <= tmp_sum1_V_1_fu_1194_p2;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_0)) begin
            cics_ip_sums_V_1 <= ap_const_lv16_0;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_2)) begin
            cics_ip_sums_V_1 <= tmp_36_fu_933_p2;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_3)) begin
            cics_ip_sums_V_1 <= tmp_53_fu_746_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1025) begin
        if (ap_sig_bdd_1035) begin
            cics_ip_sums_V_2 <= tmp_75_fu_1472_p2;
        end else if (ap_sig_bdd_1029) begin
            cics_ip_sums_V_2 <= tmp_sum2_V_1_fu_1244_p2;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_0)) begin
            cics_ip_sums_V_2 <= ap_const_lv16_0;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_2)) begin
            cics_ip_sums_V_2 <= tmp_40_fu_979_p2;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_3)) begin
            cics_ip_sums_V_2 <= tmp_57_fu_792_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1025) begin
        if (ap_sig_bdd_1035) begin
            cics_ip_sums_V_3 <= tmp_79_fu_1518_p2;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_0)) begin
            cics_ip_sums_V_3 <= ap_const_lv16_0;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_1)) begin
            cics_ip_sums_V_3 <= tmp_23_fu_1071_p2;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_2)) begin
            cics_ip_sums_V_3 <= tmp_44_fu_1025_p2;
        end else if ((cics_wordCount_V_load_reg_1614 == ap_const_lv3_3)) begin
            cics_ip_sums_V_3 <= tmp_61_fu_838_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_113) begin
        if (~(cics_state == ap_const_lv1_0)) begin
            cics_state <= ap_const_lv1_0;
        end else if (ap_sig_bdd_285) begin
            cics_state <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_ipHeaderLen_V_load_reg_1618 <= cics_ipHeaderLen_V;
        cics_wordCount_V_load_reg_1614 <= cics_wordCount_V;
        tmp1_reg_1592 <= ipDataFifo_V_dout;
        tmp_24_reg_1635 <= tmp_24_fu_580_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_prevWord_data_V <= currWord_data_V_fu_465_p1;
        cics_prevWord_keep_V <= {{ipDataFifo_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_state_load_reg_1584 <= cics_state;
        myIpAddress_V_read_reg_1579 <= myIpAddress_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cics_wordCount_V_flag_1_phi_fu_298_p4))) begin
        cics_wordCount_V <= cics_wordCount_V_new_1_phi_fu_310_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == tmp_24_fu_580_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_state == ap_const_lv1_0)))) begin
        reg_443 <= {{cics_prevWord_data_V[ap_const_lv32_3F : ap_const_lv32_30]}};
        reg_447 <= {{cics_prevWord_keep_V[ap_const_lv32_7 : ap_const_lv32_6]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == tmp_24_fu_580_p2))) begin
        tmp_last_V_reg_1639 <= tmp_last_V_fu_594_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_state == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_1588 <= tmp_nbreadreq_fu_202_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_106)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_106)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// cics_wordCount_V_flag_1_phi_fu_298_p4 assign process. ///
always @ (currWord_last_V_fu_479_p3 or cics_wordCount_V_flag_phi_fu_233_p16 or ap_reg_phiprechg_cics_wordCount_V_flag_1_reg_295pp0_it0 or ap_sig_bdd_300)
begin
    if (ap_sig_bdd_300) begin
        if ((ap_const_lv1_0 == currWord_last_V_fu_479_p3)) begin
            cics_wordCount_V_flag_1_phi_fu_298_p4 = cics_wordCount_V_flag_phi_fu_233_p16;
        end else if (~(ap_const_lv1_0 == currWord_last_V_fu_479_p3)) begin
            cics_wordCount_V_flag_1_phi_fu_298_p4 = ap_const_lv1_1;
        end else begin
            cics_wordCount_V_flag_1_phi_fu_298_p4 = ap_reg_phiprechg_cics_wordCount_V_flag_1_reg_295pp0_it0;
        end
    end else begin
        cics_wordCount_V_flag_1_phi_fu_298_p4 = ap_reg_phiprechg_cics_wordCount_V_flag_1_reg_295pp0_it0;
    end
end

/// cics_wordCount_V_flag_phi_fu_233_p16 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_202_p3 or cics_state or cics_wordCount_V_load_load_fu_487_p1 or cics_ipHeaderLen_V_load_load_fu_495_p1 or ap_reg_phiprechg_cics_wordCount_V_flag_reg_230pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & (ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & (ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & (ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & (ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1)))) begin
        cics_wordCount_V_flag_phi_fu_233_p16 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv8_2 == cics_ipHeaderLen_V_load_load_fu_495_p1) & ~(ap_const_lv8_1 == cics_ipHeaderLen_V_load_load_fu_495_p1) & ~(ap_const_lv8_0 == cics_ipHeaderLen_V_load_load_fu_495_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & (ap_const_lv8_2 == cics_ipHeaderLen_V_load_load_fu_495_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & (ap_const_lv8_1 == cics_ipHeaderLen_V_load_load_fu_495_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & (ap_const_lv8_0 == cics_ipHeaderLen_V_load_load_fu_495_p1)))) begin
        cics_wordCount_V_flag_phi_fu_233_p16 = ap_const_lv1_0;
    end else begin
        cics_wordCount_V_flag_phi_fu_233_p16 = ap_reg_phiprechg_cics_wordCount_V_flag_reg_230pp0_it0;
    end
end

/// cics_wordCount_V_load_1_phi_fu_262_p16 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_202_p3 or cics_state or cics_wordCount_V or cics_wordCount_V_load_load_fu_487_p1 or cics_ipHeaderLen_V_load_load_fu_495_p1 or ap_reg_phiprechg_cics_wordCount_V_load_1_reg_259pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & (ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1))) begin
        cics_wordCount_V_load_1_phi_fu_262_p16 = ap_const_lv3_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & (ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1))) begin
        cics_wordCount_V_load_1_phi_fu_262_p16 = ap_const_lv3_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & (ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1))) begin
        cics_wordCount_V_load_1_phi_fu_262_p16 = ap_const_lv3_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & (ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1))) begin
        cics_wordCount_V_load_1_phi_fu_262_p16 = ap_const_lv3_4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv8_2 == cics_ipHeaderLen_V_load_load_fu_495_p1) & ~(ap_const_lv8_1 == cics_ipHeaderLen_V_load_load_fu_495_p1) & ~(ap_const_lv8_0 == cics_ipHeaderLen_V_load_load_fu_495_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & (ap_const_lv8_2 == cics_ipHeaderLen_V_load_load_fu_495_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & (ap_const_lv8_1 == cics_ipHeaderLen_V_load_load_fu_495_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & (ap_const_lv8_0 == cics_ipHeaderLen_V_load_load_fu_495_p1)))) begin
        cics_wordCount_V_load_1_phi_fu_262_p16 = cics_wordCount_V;
    end else begin
        cics_wordCount_V_load_1_phi_fu_262_p16 = ap_reg_phiprechg_cics_wordCount_V_load_1_reg_259pp0_it0;
    end
end

/// cics_wordCount_V_new_1_phi_fu_310_p4 assign process. ///
always @ (currWord_last_V_fu_479_p3 or cics_wordCount_V_load_1_phi_fu_262_p16 or ap_reg_phiprechg_cics_wordCount_V_new_1_reg_307pp0_it0 or ap_sig_bdd_300)
begin
    if (ap_sig_bdd_300) begin
        if ((ap_const_lv1_0 == currWord_last_V_fu_479_p3)) begin
            cics_wordCount_V_new_1_phi_fu_310_p4 = cics_wordCount_V_load_1_phi_fu_262_p16;
        end else if (~(ap_const_lv1_0 == currWord_last_V_fu_479_p3)) begin
            cics_wordCount_V_new_1_phi_fu_310_p4 = ap_const_lv3_0;
        end else begin
            cics_wordCount_V_new_1_phi_fu_310_p4 = ap_reg_phiprechg_cics_wordCount_V_new_1_reg_307pp0_it0;
        end
    end else begin
        cics_wordCount_V_new_1_phi_fu_310_p4 = ap_reg_phiprechg_cics_wordCount_V_new_1_reg_307pp0_it0;
    end
end

/// ipDataCheckFifo_V_din assign process. ///
always @ (cics_state_load_reg_1584 or tmp_335_fu_1542_p6 or tmp_442_fu_1568_p4 or ap_sig_bdd_100 or ap_sig_bdd_260)
begin
    if (ap_sig_bdd_260) begin
        if (~(ap_const_lv1_0 == cics_state_load_reg_1584)) begin
            ipDataCheckFifo_V_din = tmp_442_fu_1568_p4;
        end else if (ap_sig_bdd_100) begin
            ipDataCheckFifo_V_din = tmp_335_fu_1542_p6;
        end else begin
            ipDataCheckFifo_V_din = 'bx;
        end
    end else begin
        ipDataCheckFifo_V_din = 'bx;
    end
end

/// ipDataCheckFifo_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or cics_state_load_reg_1584 or tmp_reg_1588 or tmp_24_reg_1635 or ap_sig_bdd_106)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_state_load_reg_1584) & ~(ap_const_lv1_0 == tmp_reg_1588) & ~(ap_const_lv1_0 == tmp_24_reg_1635) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == cics_state_load_reg_1584) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ipDataCheckFifo_V_write = ap_const_logic_1;
    end else begin
        ipDataCheckFifo_V_write = ap_const_logic_0;
    end
end

/// ipDataFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_202_p3 or ap_sig_bdd_52 or ap_sig_bdd_106 or cics_state)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ipDataFifo_V_read = ap_const_logic_1;
    end else begin
        ipDataFifo_V_read = ap_const_logic_0;
    end
end

/// iph_subSumsFifoOut_V_din assign process. ///
always @ (cics_ipHeaderLen_V_load_reg_1618 or tmp_224_fu_1260_p6 or tmp_113_fu_1328_p6 or ap_sig_bdd_1047)
begin
    if (ap_sig_bdd_1047) begin
        if ((cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_1)) begin
            iph_subSumsFifoOut_V_din = tmp_113_fu_1328_p6;
        end else if ((cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_2)) begin
            iph_subSumsFifoOut_V_din = tmp_224_fu_1260_p6;
        end else begin
            iph_subSumsFifoOut_V_din = 'bx;
        end
    end else begin
        iph_subSumsFifoOut_V_din = 'bx;
    end
end

/// iph_subSumsFifoOut_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or cics_state_load_reg_1584 or tmp_reg_1588 or cics_wordCount_V_load_reg_1614 or cics_ipHeaderLen_V_load_reg_1618 or ap_sig_bdd_106)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_state_load_reg_1584) & ~(ap_const_lv1_0 == tmp_reg_1588) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_3) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_2) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_1) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_0) & (cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_state_load_reg_1584) & ~(ap_const_lv1_0 == tmp_reg_1588) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_3) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_2) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_1) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_0) & (cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        iph_subSumsFifoOut_V_write = ap_const_logic_1;
    end else begin
        iph_subSumsFifoOut_V_write = ap_const_logic_0;
    end
end

/// tmp_25_phi_fu_287_p4 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_202_p3 or cics_state or tmp_24_fu_580_p2 or tmp_last_V_fu_594_p2 or ap_reg_phiprechg_tmp_25_reg_284pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv1_0 == tmp_24_fu_580_p2))) begin
        tmp_25_phi_fu_287_p4 = tmp_last_V_fu_594_p2;
    end else begin
        tmp_25_phi_fu_287_p4 = ap_reg_phiprechg_tmp_25_reg_284pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_106 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_cics_dstIpAddress_V_loc_reg_318pp0_it0 = 'bx;
assign ap_reg_phiprechg_cics_wordCount_V_flag_1_reg_295pp0_it0 = 'bx;
assign ap_reg_phiprechg_cics_wordCount_V_flag_reg_230pp0_it0 = 'bx;
assign ap_reg_phiprechg_cics_wordCount_V_load_1_reg_259pp0_it0 = 'bx;
assign ap_reg_phiprechg_cics_wordCount_V_new_1_reg_307pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_25_reg_284pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_100 assign process. ///
always @ (cics_state_load_reg_1584 or tmp_reg_1588 or tmp_24_reg_1635)
begin
    ap_sig_bdd_100 = ((ap_const_lv1_0 == cics_state_load_reg_1584) & ~(ap_const_lv1_0 == tmp_reg_1588) & ~(ap_const_lv1_0 == tmp_24_reg_1635));
end

/// ap_sig_bdd_1020 assign process. ///
always @ (cics_wordCount_V_load_load_fu_487_p1 or tmp_1_fu_552_p2)
begin
    ap_sig_bdd_1020 = (~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv1_0 == tmp_1_fu_552_p2));
end

/// ap_sig_bdd_1025 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or cics_state_load_reg_1584 or tmp_reg_1588 or ap_sig_bdd_106)
begin
    ap_sig_bdd_1025 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_state_load_reg_1584) & ~(ap_const_lv1_0 == tmp_reg_1588) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_1029 assign process. ///
always @ (cics_wordCount_V_load_reg_1614 or cics_ipHeaderLen_V_load_reg_1618)
begin
    ap_sig_bdd_1029 = (~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_3) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_2) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_1) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_0) & (cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_2));
end

/// ap_sig_bdd_1031 assign process. ///
always @ (cics_wordCount_V_load_reg_1614 or cics_ipHeaderLen_V_load_reg_1618)
begin
    ap_sig_bdd_1031 = (~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_3) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_2) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_1) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_0) & (cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_1));
end

/// ap_sig_bdd_1035 assign process. ///
always @ (cics_wordCount_V_load_reg_1614 or cics_ipHeaderLen_V_load_reg_1618)
begin
    ap_sig_bdd_1035 = (~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_3) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_2) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_1) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_0) & ~(cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_2) & ~(cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_1) & ~(cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_0));
end

/// ap_sig_bdd_1047 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or cics_state_load_reg_1584 or tmp_reg_1588 or cics_wordCount_V_load_reg_1614 or ap_sig_bdd_106)
begin
    ap_sig_bdd_1047 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_state_load_reg_1584) & ~(ap_const_lv1_0 == tmp_reg_1588) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_3) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_2) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_1) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_106 assign process. ///
always @ (iph_subSumsFifoOut_V_full_n or cics_state_load_reg_1584 or tmp_reg_1588 or cics_wordCount_V_load_reg_1614 or cics_ipHeaderLen_V_load_reg_1618 or ipDataCheckFifo_V_full_n or tmp_24_reg_1635)
begin
    ap_sig_bdd_106 = (((iph_subSumsFifoOut_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cics_state_load_reg_1584) & ~(ap_const_lv1_0 == tmp_reg_1588) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_3) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_2) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_1) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_0) & (cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_2)) | ((iph_subSumsFifoOut_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cics_state_load_reg_1584) & ~(ap_const_lv1_0 == tmp_reg_1588) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_3) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_2) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_1) & ~(cics_wordCount_V_load_reg_1614 == ap_const_lv3_0) & (cics_ipHeaderLen_V_load_reg_1618 == ap_const_lv8_1)) | ((ap_const_lv1_0 == cics_state_load_reg_1584) & ~(ap_const_lv1_0 == tmp_reg_1588) & (ipDataCheckFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_24_reg_1635)) | ((ipDataCheckFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == cics_state_load_reg_1584)));
end

/// ap_sig_bdd_113 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_106)
begin
    ap_sig_bdd_113 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_182 assign process. ///
always @ (tmp_nbreadreq_fu_202_p3 or cics_state or cics_wordCount_V_load_load_fu_487_p1 or tmp_1_fu_552_p2)
begin
    ap_sig_bdd_182 = ((cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv1_0 == tmp_1_fu_552_p2));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_260 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_106)
begin
    ap_sig_bdd_260 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_268 assign process. ///
always @ (tmp_nbreadreq_fu_202_p3 or cics_state or cics_wordCount_V_load_load_fu_487_p1 or tmp_1_fu_552_p2)
begin
    ap_sig_bdd_268 = ((cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv3_3 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_2 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_1 == cics_wordCount_V_load_load_fu_487_p1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_487_p1) & (ap_const_lv1_0 == tmp_1_fu_552_p2));
end

/// ap_sig_bdd_271 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_202_p3 or ap_sig_bdd_52 or ap_sig_bdd_106 or cics_state)
begin
    ap_sig_bdd_271 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_106 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_285 assign process. ///
always @ (tmp_nbreadreq_fu_202_p3 or cics_state or currWord_last_V_fu_479_p3 or tmp_25_phi_fu_287_p4)
begin
    ap_sig_bdd_285 = ((cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~(ap_const_lv1_0 == currWord_last_V_fu_479_p3) & (ap_const_lv1_0 == tmp_25_phi_fu_287_p4));
end

/// ap_sig_bdd_300 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_202_p3 or cics_state)
begin
    ap_sig_bdd_300 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3));
end

/// ap_sig_bdd_52 assign process. ///
always @ (ap_start or ap_done_reg or ipDataFifo_V_empty_n or tmp_nbreadreq_fu_202_p3 or cics_state)
begin
    ap_sig_bdd_52 = (((ipDataFifo_V_empty_n == ap_const_logic_0) & (cics_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign cics_ipHeaderLen_V_load_load_fu_495_p1 = cics_ipHeaderLen_V;
assign cics_wordCount_V_load_load_fu_487_p1 = cics_wordCount_V;
assign currWord_data_V_fu_465_p1 = ipDataFifo_V_dout[63:0];
assign currWord_last_V_fu_479_p3 = ipDataFifo_V_dout[ap_const_lv32_48];
assign extLd_fu_635_p1 = cics_ip_sums_V_0;
assign grp_fu_328_p2 = ($signed(ap_const_lv8_FE) + $signed(cics_ipHeaderLen_V));
assign grp_fu_363_p4 = {{tmp1_reg_1592[ap_const_lv32_F : ap_const_lv32_8]}};
assign grp_fu_372_p4 = {{tmp1_reg_1592[ap_const_lv32_1F : ap_const_lv32_18]}};
assign grp_fu_381_p4 = {{tmp1_reg_1592[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_390_p4 = {{tmp1_reg_1592[ap_const_lv32_2F : ap_const_lv32_28]}};
assign grp_fu_399_p4 = {{tmp1_reg_1592[ap_const_lv32_27 : ap_const_lv32_20]}};
assign grp_fu_408_p4 = {{tmp1_reg_1592[ap_const_lv32_3F : ap_const_lv32_38]}};
assign grp_fu_417_p4 = {{tmp1_reg_1592[ap_const_lv32_37 : ap_const_lv32_30]}};
assign grp_fu_426_p2 = (ap_reg_phiprechg_cics_dstIpAddress_V_loc_reg_318pp0_it1 == myIpAddress_V_read_reg_1579? 1'b1: 1'b0);
assign grp_fu_431_p2 = (ap_reg_phiprechg_cics_dstIpAddress_V_loc_reg_318pp0_it1 == ap_const_lv32_FFFFFFFF? 1'b1: 1'b0);
assign grp_fu_437_p2 = (grp_fu_426_p2 | grp_fu_431_p2);
assign p_1_fu_542_p1 = p_Result_5_fu_532_p4;
assign p_Result_10_fu_853_p3 = {{tmp_28_fu_850_p1}, {grp_fu_363_p4}};
assign p_Result_14_fu_666_p3 = {{tmp_45_fu_663_p1}, {grp_fu_363_p4}};
assign p_Result_16_fu_1533_p4 = {{tmp1_reg_1592[ap_const_lv32_45 : ap_const_lv32_40]}};
assign p_Result_18_fu_1346_p3 = {{tmp_63_fu_1343_p1}, {grp_fu_363_p4}};
assign p_Result_21_fu_1110_p3 = {{tmp_85_fu_1107_p1}, {grp_fu_363_p4}};
assign p_Result_22_fu_1037_p3 = {{grp_fu_417_p4}, {grp_fu_408_p4}};
assign p_Result_23_fu_1278_p3 = {{tmp_80_fu_1275_p1}, {grp_fu_363_p4}};
assign p_Result_24_fu_1556_p5 = {{ap_const_lv64_0[32'd63 : 32'd16]}, {reg_443}};
assign p_Result_4_fu_562_p5 = {{tmp_62_fu_558_p1}, {cics_dstIpAddress_V[32'd15 : 32'd0]}};
assign p_Result_5_fu_532_p4 = {{ipDataFifo_V_dout[ap_const_lv32_33 : ap_const_lv32_30]}};
assign p_Result_62_1_fu_899_p3 = {{grp_fu_381_p4}, {grp_fu_372_p4}};
assign p_Result_62_2_fu_945_p3 = {{grp_fu_399_p4}, {grp_fu_390_p4}};
assign p_Result_62_3_fu_991_p3 = {{grp_fu_417_p4}, {grp_fu_408_p4}};
assign p_Result_67_1_fu_712_p3 = {{grp_fu_381_p4}, {grp_fu_372_p4}};
assign p_Result_67_2_fu_758_p3 = {{grp_fu_399_p4}, {grp_fu_390_p4}};
assign p_Result_67_3_fu_804_p3 = {{grp_fu_417_p4}, {grp_fu_408_p4}};
assign p_Result_6_fu_504_p4 = {{ipDataFifo_V_dout[ap_const_lv32_3F : ap_const_lv32_30]}};
assign p_Result_76_1_fu_1160_p3 = {{grp_fu_381_p4}, {grp_fu_372_p4}};
assign p_Result_76_2_fu_1210_p3 = {{grp_fu_399_p4}, {grp_fu_390_p4}};
assign p_Result_80_1_fu_1392_p3 = {{grp_fu_381_p4}, {grp_fu_372_p4}};
assign p_Result_80_2_fu_1438_p3 = {{grp_fu_399_p4}, {grp_fu_390_p4}};
assign p_Result_80_3_fu_1484_p3 = {{grp_fu_417_p4}, {grp_fu_408_p4}};
assign p_Result_s_fu_514_p5 = {{cics_dstIpAddress_V[32'd31 : 32'd16]}, {p_Result_6_fu_504_p4}};
assign tmp_10_fu_1290_p2 = (extLd_fu_635_p1 + tmp_9_fu_1286_p1);
assign tmp_113_fu_1328_p6 = {{{{{grp_fu_437_p2}, {tmp_sum3_V_fu_659_p1}}, {tmp_sum2_V_fu_651_p1}}, {tmp_sum1_V_fu_643_p1}}, {tmp_sum0_V_cast_fu_1318_p1}};
assign tmp_11_fu_1055_p3 = tmp_5_fu_1049_p2[ap_const_lv32_10];
assign tmp_13_fu_1354_p1 = p_Result_18_fu_1346_p3;
assign tmp_14_fu_1063_p1 = tmp_5_fu_1049_p2[15:0];
assign tmp_15_fu_1358_p2 = (extLd_fu_635_p1 + tmp_13_fu_1354_p1);
assign tmp_16_1_fu_907_p1 = p_Result_62_1_fu_899_p3;
assign tmp_16_2_fu_953_p1 = p_Result_62_2_fu_945_p3;
assign tmp_16_3_fu_999_p1 = p_Result_62_3_fu_991_p3;
assign tmp_17_1_fu_911_p2 = (tmp_sum1_V_fu_643_p1 + tmp_16_1_fu_907_p1);
assign tmp_17_2_fu_957_p2 = (tmp_sum2_V_fu_651_p1 + tmp_16_2_fu_953_p1);
assign tmp_17_3_fu_1003_p2 = (tmp_sum3_V_fu_659_p1 + tmp_16_3_fu_999_p1);
assign tmp_18_fu_1067_p1 = tmp_11_fu_1055_p3;
assign tmp_19_fu_1118_p1 = p_Result_21_fu_1110_p3;
assign tmp_1_fu_552_p2 = (cics_wordCount_V == ap_const_lv3_4? 1'b1: 1'b0);
assign tmp_20_fu_1122_p2 = (extLd_fu_635_p1 + tmp_19_fu_1118_p1);
assign tmp_224_fu_1260_p6 = {{{{{grp_fu_437_p2}, {tmp_sum3_V_fu_659_p1}}, {tmp_sum2_V_1_cast_fu_1250_p1}}, {tmp_sum1_V_1_cast_fu_1200_p1}}, {tmp_sum0_V_1_cast_fu_1150_p1}};
assign tmp_22_1_fu_720_p1 = p_Result_67_1_fu_712_p3;
assign tmp_22_2_fu_766_p1 = p_Result_67_2_fu_758_p3;
assign tmp_22_3_fu_812_p1 = p_Result_67_3_fu_804_p3;
assign tmp_23_1_fu_724_p2 = (tmp_sum1_V_fu_643_p1 + tmp_22_1_fu_720_p1);
assign tmp_23_2_fu_770_p2 = (tmp_sum2_V_fu_651_p1 + tmp_22_2_fu_766_p1);
assign tmp_23_3_fu_816_p2 = (tmp_sum3_V_fu_659_p1 + tmp_22_3_fu_812_p1);
assign tmp_23_fu_1071_p2 = (tmp_18_fu_1067_p1 + tmp_14_fu_1063_p1);
assign tmp_24_fu_580_p2 = (cics_wordCount_V_load_1_phi_fu_262_p16 > ap_const_lv3_2? 1'b1: 1'b0);
assign tmp_28_1_fu_1400_p1 = p_Result_80_1_fu_1392_p3;
assign tmp_28_2_fu_1446_p1 = p_Result_80_2_fu_1438_p3;
assign tmp_28_3_fu_1492_p1 = p_Result_80_3_fu_1484_p3;
assign tmp_28_fu_850_p1 = tmp1_reg_1592[7:0];
assign tmp_29_1_fu_1404_p2 = (tmp_sum1_V_fu_643_p1 + tmp_28_1_fu_1400_p1);
assign tmp_29_2_fu_1450_p2 = (tmp_sum2_V_fu_651_p1 + tmp_28_2_fu_1446_p1);
assign tmp_29_3_fu_1496_p2 = (tmp_sum3_V_fu_659_p1 + tmp_28_3_fu_1492_p1);
assign tmp_29_fu_871_p3 = tmp_3_fu_865_p2[ap_const_lv32_10];
assign tmp_2_fu_861_p1 = p_Result_10_fu_853_p3;
assign tmp_30_fu_879_p1 = tmp_3_fu_865_p2[15:0];
assign tmp_31_fu_883_p1 = tmp_29_fu_871_p3;
assign tmp_32_fu_887_p2 = (tmp_31_fu_883_p1 + tmp_30_fu_879_p1);
assign tmp_335_fu_1542_p6 = {{{{{tmp_last_V_reg_1639}, {p_Result_16_fu_1533_p4}}, {reg_447}}, {tmp_98_fu_1530_p1}}, {reg_443}};
assign tmp_33_1_fu_1168_p1 = p_Result_76_1_fu_1160_p3;
assign tmp_33_2_fu_1218_p1 = p_Result_76_2_fu_1210_p3;
assign tmp_33_fu_917_p3 = tmp_17_1_fu_911_p2[ap_const_lv32_10];
assign tmp_34_1_fu_1172_p2 = (tmp_sum1_V_fu_643_p1 + tmp_33_1_fu_1168_p1);
assign tmp_34_2_fu_1222_p2 = (tmp_sum2_V_fu_651_p1 + tmp_33_2_fu_1218_p1);
assign tmp_34_fu_925_p1 = tmp_17_1_fu_911_p2[15:0];
assign tmp_35_fu_929_p1 = tmp_33_fu_917_p3;
assign tmp_36_fu_933_p2 = (tmp_35_fu_929_p1 + tmp_34_fu_925_p1);
assign tmp_37_fu_963_p3 = tmp_17_2_fu_957_p2[ap_const_lv32_10];
assign tmp_38_fu_971_p1 = tmp_17_2_fu_957_p2[15:0];
assign tmp_39_fu_975_p1 = tmp_37_fu_963_p3;
assign tmp_3_fu_865_p2 = (extLd_fu_635_p1 + tmp_2_fu_861_p1);
assign tmp_40_fu_979_p2 = (tmp_39_fu_975_p1 + tmp_38_fu_971_p1);
assign tmp_41_fu_1009_p3 = tmp_17_3_fu_1003_p2[ap_const_lv32_10];
assign tmp_42_fu_1017_p1 = tmp_17_3_fu_1003_p2[15:0];
assign tmp_43_fu_1021_p1 = tmp_41_fu_1009_p3;
assign tmp_442_fu_1568_p4 = {{{{ap_const_lv7_40}, {reg_447}}}, {p_Result_24_fu_1556_p5}};
assign tmp_44_fu_1025_p2 = (tmp_43_fu_1021_p1 + tmp_42_fu_1017_p1);
assign tmp_45_fu_663_p1 = tmp1_reg_1592[7:0];
assign tmp_46_fu_684_p3 = tmp_6_fu_678_p2[ap_const_lv32_10];
assign tmp_47_fu_692_p1 = tmp_6_fu_678_p2[15:0];
assign tmp_48_fu_696_p1 = tmp_46_fu_684_p3;
assign tmp_49_fu_700_p2 = (tmp_48_fu_696_p1 + tmp_47_fu_692_p1);
assign tmp_4_fu_1045_p1 = p_Result_22_fu_1037_p3;
assign tmp_50_fu_730_p3 = tmp_23_1_fu_724_p2[ap_const_lv32_10];
assign tmp_51_fu_738_p1 = tmp_23_1_fu_724_p2[15:0];
assign tmp_52_fu_742_p1 = tmp_50_fu_730_p3;
assign tmp_53_fu_746_p2 = (tmp_52_fu_742_p1 + tmp_51_fu_738_p1);
assign tmp_54_fu_776_p3 = tmp_23_2_fu_770_p2[ap_const_lv32_10];
assign tmp_55_fu_784_p1 = tmp_23_2_fu_770_p2[15:0];
assign tmp_56_fu_788_p1 = tmp_54_fu_776_p3;
assign tmp_57_fu_792_p2 = (tmp_56_fu_788_p1 + tmp_55_fu_784_p1);
assign tmp_58_fu_822_p3 = tmp_23_3_fu_816_p2[ap_const_lv32_10];
assign tmp_59_fu_830_p1 = tmp_23_3_fu_816_p2[15:0];
assign tmp_5_fu_1049_p2 = (tmp_sum3_V_fu_659_p1 + tmp_4_fu_1045_p1);
assign tmp_60_fu_834_p1 = tmp_58_fu_822_p3;
assign tmp_61_fu_838_p2 = (tmp_60_fu_834_p1 + tmp_59_fu_830_p1);
assign tmp_62_fu_558_p1 = ipDataFifo_V_dout[15:0];
assign tmp_63_fu_1343_p1 = tmp1_reg_1592[7:0];
assign tmp_64_fu_1364_p3 = tmp_15_fu_1358_p2[ap_const_lv32_10];
assign tmp_65_fu_1372_p1 = tmp_15_fu_1358_p2[15:0];
assign tmp_66_fu_1376_p1 = tmp_64_fu_1364_p3;
assign tmp_67_fu_1380_p2 = (tmp_66_fu_1376_p1 + tmp_65_fu_1372_p1);
assign tmp_68_fu_1410_p3 = tmp_29_1_fu_1404_p2[ap_const_lv32_10];
assign tmp_69_fu_1418_p1 = tmp_29_1_fu_1404_p2[15:0];
assign tmp_6_fu_678_p2 = (extLd_fu_635_p1 + tmp_8_fu_674_p1);
assign tmp_70_fu_1422_p1 = tmp_68_fu_1410_p3;
assign tmp_71_fu_1426_p2 = (tmp_70_fu_1422_p1 + tmp_69_fu_1418_p1);
assign tmp_72_fu_1456_p3 = tmp_29_2_fu_1450_p2[ap_const_lv32_10];
assign tmp_73_fu_1464_p1 = tmp_29_2_fu_1450_p2[15:0];
assign tmp_74_fu_1468_p1 = tmp_72_fu_1456_p3;
assign tmp_75_fu_1472_p2 = (tmp_74_fu_1468_p1 + tmp_73_fu_1464_p1);
assign tmp_76_fu_1502_p3 = tmp_29_3_fu_1496_p2[ap_const_lv32_10];
assign tmp_77_fu_1510_p1 = tmp_29_3_fu_1496_p2[15:0];
assign tmp_78_fu_1514_p1 = tmp_76_fu_1502_p3;
assign tmp_79_fu_1518_p2 = (tmp_78_fu_1514_p1 + tmp_77_fu_1510_p1);
assign tmp_80_fu_1275_p1 = tmp1_reg_1592[7:0];
assign tmp_81_fu_1296_p3 = tmp_10_fu_1290_p2[ap_const_lv32_10];
assign tmp_82_fu_1304_p1 = tmp_10_fu_1290_p2[15:0];
assign tmp_83_fu_1308_p1 = tmp_81_fu_1296_p3;
assign tmp_85_fu_1107_p1 = tmp1_reg_1592[7:0];
assign tmp_86_fu_1128_p3 = tmp_20_fu_1122_p2[ap_const_lv32_10];
assign tmp_87_fu_1136_p1 = tmp_20_fu_1122_p2[15:0];
assign tmp_88_fu_1140_p1 = tmp_86_fu_1128_p3;
assign tmp_8_fu_674_p1 = p_Result_14_fu_666_p3;
assign tmp_90_fu_1178_p3 = tmp_34_1_fu_1172_p2[ap_const_lv32_10];
assign tmp_91_fu_1186_p1 = tmp_34_1_fu_1172_p2[15:0];
assign tmp_92_fu_1190_p1 = tmp_90_fu_1178_p3;
assign tmp_94_fu_1228_p3 = tmp_34_2_fu_1222_p2[ap_const_lv32_10];
assign tmp_95_fu_1236_p1 = tmp_34_2_fu_1222_p2[15:0];
assign tmp_96_fu_1240_p1 = tmp_94_fu_1228_p3;
assign tmp_98_fu_1530_p1 = tmp1_reg_1592[47:0];
assign tmp_99_fu_586_p3 = ipDataFifo_V_dout[ap_const_lv32_46];
assign tmp_9_fu_1286_p1 = p_Result_23_fu_1278_p3;
assign tmp_last_V_fu_594_p2 = (tmp_99_fu_586_p3 ^ ap_const_lv1_1);
assign tmp_nbreadreq_fu_202_p3 = ipDataFifo_V_empty_n;
assign tmp_sum0_V_1_cast_fu_1150_p1 = tmp_sum0_V_1_fu_1144_p2;
assign tmp_sum0_V_1_fu_1144_p2 = (tmp_88_fu_1140_p1 + tmp_87_fu_1136_p1);
assign tmp_sum0_V_cast_fu_1318_p1 = tmp_sum0_V_fu_1312_p2;
assign tmp_sum0_V_fu_1312_p2 = (tmp_83_fu_1308_p1 + tmp_82_fu_1304_p1);
assign tmp_sum1_V_1_cast_fu_1200_p1 = tmp_sum1_V_1_fu_1194_p2;
assign tmp_sum1_V_1_fu_1194_p2 = (tmp_92_fu_1190_p1 + tmp_91_fu_1186_p1);
assign tmp_sum1_V_fu_643_p1 = cics_ip_sums_V_1;
assign tmp_sum2_V_1_cast_fu_1250_p1 = tmp_sum2_V_1_fu_1244_p2;
assign tmp_sum2_V_1_fu_1244_p2 = (tmp_96_fu_1240_p1 + tmp_95_fu_1236_p1);
assign tmp_sum2_V_fu_651_p1 = cics_ip_sums_V_2;
assign tmp_sum3_V_fu_659_p1 = cics_ip_sums_V_3;


endmodule //ip_handler_check_ip_checksum

