<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › vr41xx › common › bcu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>bcu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  bcu.c, Bus Control Unit routines for the NEC VR4100 series.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2002  MontaVista Software Inc.</span>
<span class="cm"> *    Author: Yoichi Yuasa &lt;source@mvista.com&gt;</span>
<span class="cm"> *  Copyright (C) 2003-2005  Yoichi Yuasa &lt;yuasa@linux-mips.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * Changes:</span>
<span class="cm"> *  MontaVista Software Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *  - New creation, NEC VR4122 and VR4131 are supported.</span>
<span class="cm"> *  - Added support for NEC VR4111 and VR4121.</span>
<span class="cm"> *</span>
<span class="cm"> *  Yoichi Yuasa &lt;yuasa@linux-mips.org&gt;</span>
<span class="cm"> *  - Added support for NEC VR4133.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#define CLKSPEEDREG_TYPE1	(void __iomem *)KSEG1ADDR(0x0b000014)</span>
<span class="cp">#define CLKSPEEDREG_TYPE2	(void __iomem *)KSEG1ADDR(0x0f000014)</span>
 <span class="cp">#define CLKSP(x)		((x) &amp; 0x001f)</span>
 <span class="cp">#define CLKSP_VR4133(x)	((x) &amp; 0x0007)</span>

 <span class="cp">#define DIV2B			0x8000</span>
 <span class="cp">#define DIV3B			0x4000</span>
 <span class="cp">#define DIV4B			0x2000</span>

 <span class="cp">#define DIVT(x)		(((x) &amp; 0xf000) &gt;&gt; 12)</span>
 <span class="cp">#define DIVVT(x)		(((x) &amp; 0x0f00) &gt;&gt; 8)</span>

 <span class="cp">#define TDIVMODE(x)		(2 &lt;&lt; (((x) &amp; 0x1000) &gt;&gt; 12))</span>
 <span class="cp">#define VTDIVMODE(x)		(((x) &amp; 0x0700) &gt;&gt; 8)</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vr41xx_vtclock</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vr41xx_tclock</span><span class="p">;</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">vr41xx_get_vtclock_frequency</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">vr41xx_vtclock</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">vr41xx_get_vtclock_frequency</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">vr41xx_get_tclock_frequency</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">vr41xx_tclock</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">vr41xx_get_tclock_frequency</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint16_t</span> <span class="nf">read_clkspeed</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_VR4111</span>:
	<span class="k">case</span> <span class="n">CPU_VR4121</span>: <span class="k">return</span> <span class="n">readw</span><span class="p">(</span><span class="n">CLKSPEEDREG_TYPE1</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">CPU_VR4122</span>:
	<span class="k">case</span> <span class="n">CPU_VR4131</span>:
	<span class="k">case</span> <span class="n">CPU_VR4133</span>: <span class="k">return</span> <span class="n">readw</span><span class="p">(</span><span class="n">CLKSPEEDREG_TYPE2</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Unexpected CPU of NEC VR4100 series</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">calculate_pclock</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">clkspeed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pclock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_VR4111</span>:
	<span class="k">case</span> <span class="n">CPU_VR4121</span>:
		<span class="n">pclock</span> <span class="o">=</span> <span class="mi">18432000</span> <span class="o">*</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">pclock</span> <span class="o">/=</span> <span class="n">CLKSP</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_VR4122</span>:
		<span class="n">pclock</span> <span class="o">=</span> <span class="mi">18432000</span> <span class="o">*</span> <span class="mi">98</span><span class="p">;</span>
		<span class="n">pclock</span> <span class="o">/=</span> <span class="n">CLKSP</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_VR4131</span>:
		<span class="n">pclock</span> <span class="o">=</span> <span class="mi">18432000</span> <span class="o">*</span> <span class="mi">108</span><span class="p">;</span>
		<span class="n">pclock</span> <span class="o">/=</span> <span class="n">CLKSP</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_VR4133</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">CLKSP_VR4133</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">pclock</span> <span class="o">=</span> <span class="mi">133000000</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">pclock</span> <span class="o">=</span> <span class="mi">149000000</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">pclock</span> <span class="o">=</span> <span class="mi">165900000</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
			<span class="n">pclock</span> <span class="o">=</span> <span class="mi">199100000</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="n">pclock</span> <span class="o">=</span> <span class="mi">265900000</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Unknown PClock speed for NEC VR4133</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Unexpected CPU of NEC VR4100 series</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;PClock: %ldHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pclock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pclock</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">calculate_vtclock</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">clkspeed</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pclock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vtclock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_VR4111</span>:
		<span class="cm">/* The NEC VR4111 doesn&#39;t have the VTClock. */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_VR4121</span>:
		<span class="n">vtclock</span> <span class="o">=</span> <span class="n">pclock</span><span class="p">;</span>
		<span class="cm">/* DIVVT == 9 Divide by 1.5 . VTClock = (PClock * 6) / 9 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">DIVVT</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">)</span> <span class="o">==</span> <span class="mi">9</span><span class="p">)</span>
			<span class="n">vtclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">*</span> <span class="mi">6</span><span class="p">;</span>
		<span class="cm">/* DIVVT == 10 Divide by 2.5 . VTClock = (PClock * 4) / 10 */</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">DIVVT</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">)</span> <span class="o">==</span> <span class="mi">10</span><span class="p">)</span>
			<span class="n">vtclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">vtclock</span> <span class="o">/=</span> <span class="n">DIVVT</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;VTClock: %ldHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vtclock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_VR4122</span>:
		<span class="k">if</span><span class="p">(</span><span class="n">VTDIVMODE</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">)</span> <span class="o">==</span> <span class="mi">7</span><span class="p">)</span>
			<span class="n">vtclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">/</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">VTDIVMODE</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">vtclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">vtclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">/</span> <span class="n">VTDIVMODE</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;VTClock: %ldHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vtclock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_VR4131</span>:
	<span class="k">case</span> <span class="n">CPU_VR4133</span>:
		<span class="n">vtclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">/</span> <span class="n">VTDIVMODE</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;VTClock: %ldHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vtclock</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Unexpected CPU of NEC VR4100 series</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">vtclock</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">calculate_tclock</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">clkspeed</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pclock</span><span class="p">,</span>
                                             <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vtclock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tclock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_VR4111</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">clkspeed</span> <span class="o">&amp;</span> <span class="n">DIV2B</span><span class="p">))</span>
			<span class="n">tclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">clkspeed</span> <span class="o">&amp;</span> <span class="n">DIV3B</span><span class="p">))</span>
			<span class="n">tclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">/</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">clkspeed</span> <span class="o">&amp;</span> <span class="n">DIV4B</span><span class="p">))</span>
			<span class="n">tclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_VR4121</span>:
		<span class="n">tclock</span> <span class="o">=</span> <span class="n">pclock</span> <span class="o">/</span> <span class="n">DIVT</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_VR4122</span>:
	<span class="k">case</span> <span class="n">CPU_VR4131</span>:
	<span class="k">case</span> <span class="n">CPU_VR4133</span>:
		<span class="n">tclock</span> <span class="o">=</span> <span class="n">vtclock</span> <span class="o">/</span> <span class="n">TDIVMODE</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Unexpected CPU of NEC VR4100 series</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;TClock: %ldHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tclock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">tclock</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vr41xx_calculate_clock_frequency</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pclock</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">clkspeed</span><span class="p">;</span>

	<span class="n">clkspeed</span> <span class="o">=</span> <span class="n">read_clkspeed</span><span class="p">();</span>

	<span class="n">pclock</span> <span class="o">=</span> <span class="n">calculate_pclock</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">);</span>
	<span class="n">vr41xx_vtclock</span> <span class="o">=</span> <span class="n">calculate_vtclock</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">,</span> <span class="n">pclock</span><span class="p">);</span>
	<span class="n">vr41xx_tclock</span> <span class="o">=</span> <span class="n">calculate_tclock</span><span class="p">(</span><span class="n">clkspeed</span><span class="p">,</span> <span class="n">pclock</span><span class="p">,</span> <span class="n">vr41xx_vtclock</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">vr41xx_calculate_clock_frequency</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
