// Seed: 3272374996
module module_0 (
    input tri id_0,
    input tri id_1
);
  logic [-1 : -1] id_3;
endmodule
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input wire module_1,
    input wor id_3,
    output supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    output supply0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri id_13,
    output wor id_14,
    input supply1 id_15,
    input supply1 id_16
);
  module_0 modCall_1 (
      id_15,
      id_10
  );
endmodule
