set_max_delay 10 -from clk1 -fall_from port* -to adder1 -rise_to ff* -ignore_clock_latency -reset_path
