Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/ --output-directory=C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/ --report-file=bsf:C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system.qsys
Progress: Loading soc_system_13_0_0_06252013_90253/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding master_secure [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module master_secure
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding led_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module led_pio
Progress: Adding master_non_sec [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module master_non_sec
Progress: Adding dipsw_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding button_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module button_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding alt_vip_vfr_vga [alt_vip_vfr 13.1]
Progress: Parameterizing module alt_vip_vfr_vga
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding pll_stream [altera_pll 13.1]
Progress: Parameterizing module pll_stream
Progress: Adding clock_bridge_65 [altera_clock_bridge 13.1]
Progress: Parameterizing module clock_bridge_65
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.led_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: soc_system.alt_vip_vfr_vga: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: soc_system.pll_stream: The legal reference clock frequency is 50.0 MHz..650.0 MHz
Info: soc_system.pll_stream: Able to implement PLL with user settings
Warning: soc_system.pll_stream: pll_stream.locked must be exported, or connected to a matching conduit.
Warning: soc_system.alt_vip_vfr_vga: Interrupt sender alt_vip_vfr_vga.interrupt_sender is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/ --output-directory=C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system.html --report-file=sopcinfo:C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system.sopcinfo --report-file=cmp:C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system.cmp --report-file=qip:C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/soc_system.qip --report-file=svd --report-file=regmap:C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/soc_system.regmap --report-file=debuginfo:C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/soc_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system.qsys --language=VERILOG
Progress: Loading soc_system_13_0_0_06252013_90253/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding master_secure [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module master_secure
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding led_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module led_pio
Progress: Adding master_non_sec [altera_jtag_avalon_master 13.1]
Progress: Parameterizing module master_non_sec
Progress: Adding dipsw_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding button_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module button_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding alt_vip_vfr_vga [alt_vip_vfr 13.1]
Progress: Parameterizing module alt_vip_vfr_vga
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding pll_stream [altera_pll 13.1]
Progress: Parameterizing module pll_stream
Progress: Adding clock_bridge_65 [altera_clock_bridge 13.1]
Progress: Parameterizing module clock_bridge_65
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.led_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: soc_system.alt_vip_vfr_vga: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: soc_system.pll_stream: The legal reference clock frequency is 50.0 MHz..650.0 MHz
Info: soc_system.pll_stream: Able to implement PLL with user settings
Warning: soc_system.pll_stream: pll_stream.locked must be exported, or connected to a matching conduit.
Warning: soc_system.alt_vip_vfr_vga: Interrupt sender alt_vip_vfr_vga.interrupt_sender is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 50 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 7 connections
Info: merlin_translator_transform: After transform: 6 modules, 13 connections
Info: merlin_domain_transform: After transform: 10 modules, 36 connections
Info: merlin_router_transform: After transform: 14 modules, 48 connections
Info: merlin_traffic_limiter_transform: After transform: 16 modules, 56 connections
Info: merlin_burst_transform: After transform: 18 modules, 62 connections
Info: merlin_network_to_switch_transform: After transform: 25 modules, 78 connections
Info: merlin_width_transform: After transform: 27 modules, 84 connections
Info: limiter_update_transform: After transform: 27 modules, 85 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 31 modules, 114 connections
Info: merlin_hierarchy_transform: After transform: 15 modules, 55 connections
Info: merlin_initial_interconnect_transform: After transform: 11 modules, 30 connections
Info: merlin_translator_transform: After transform: 19 modules, 54 connections
Info: merlin_domain_transform: After transform: 43 modules, 164 connections
Info: merlin_router_transform: After transform: 53 modules, 194 connections
Info: merlin_traffic_limiter_transform: After transform: 56 modules, 206 connections
Info: merlin_burst_transform: After transform: 62 modules, 224 connections
Info: merlin_network_to_switch_transform: After transform: 81 modules, 282 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src5 and cmd_xbar_mux_005.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src1 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src2 and rsp_xbar_mux_002.sink5
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 87 modules, 312 connections
Info: limiter_update_transform: After transform: 87 modules, 315 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 93 modules, 411 connections
Info: merlin_hierarchy_transform: After transform: 16 modules, 57 connections
Info: merlin_mm_transform: After transform: 16 modules, 57 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 19 modules, 62 connections
Info: merlin_interrupt_fanout_transform: After transform: 22 modules, 71 connections
Info: reset_adaptation_transform: After transform: 25 modules, 77 connections
Info: hps_0: "Doing Pretransform for module: hps_0"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: master_secure: "soc_system" instantiated altera_jtag_avalon_master "master_secure"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/BANGON~1/AppData/Local/Temp/alt6094_8831663930402906134.dir/0002_led_pio_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/BANGON~1/AppData/Local/Temp/alt6094_8831663930402906134.dir/0002_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/BANGON~1/AppData/Local/Temp/alt6094_8831663930402906134.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/BANGON~1/AppData/Local/Temp/alt6094_8831663930402906134.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/BANGON~1/AppData/Local/Temp/alt6094_8831663930402906134.dir/0004_button_pio_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/BANGON~1/AppData/Local/Temp/alt6094_8831663930402906134.dir/0004_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/BANGON~1/AppData/Local/Temp/alt6094_8831663930402906134.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/BANGON~1/AppData/Local/Temp/alt6094_8831663930402906134.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: alt_vip_vfr_vga: "soc_system" instantiated alt_vip_vfr "alt_vip_vfr_vga"
Info: alt_vip_itc_0: "soc_system" instantiated alt_vip_itc "alt_vip_itc_0"
Info: pll_stream: "soc_system" instantiated altera_pll "pll_stream"
Info: pipeline_bridge_swap_transform: After transform: 27 modules, 80 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 27 modules, 80 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 27 modules, 80 connections
Info: mm_interconnect_0: "soc_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 82 modules, 293 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 293 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 293 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 293 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 293 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 293 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 293 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 293 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 82 modules, 293 connections
Info: mm_interconnect_1: "soc_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "master_secure" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: Starting generation. 
Info: timing_adt: "master_secure" instantiated timing_adapter "timing_adt"
Info: fifo: "master_secure" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_secure" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_secure" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_secure" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "master_secure" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "master_secure" instantiated channel_adapter "p2b_adapter"
Info: master_secure_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_secure_master_translator"
Info: master_secure_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_secure_master_translator_avalon_universal_master_0_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: sysid_qsys_control_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "sysid_qsys_control_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "mm_interconnect_1" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: id_router_005: "mm_interconnect_1" instantiated altera_merlin_router "id_router_005"
Info: id_router_006: "mm_interconnect_1" instantiated altera_merlin_router "id_router_006"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_005: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_006: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_006"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_005: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_demux_006: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_006"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file C:/Users/Bangonkali/Downloads/soc_system_13_0_0_06252013_90253/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: soc_system: Done "soc_system" with 60 modules, 151 files, 3213963 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
