#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000193f2dae2a0 .scope module, "cpu_tb_pipeline" "cpu_tb_pipeline" 2 3;
 .timescale -9 -9;
v00000193f2e2fa60_0 .var "clk", 0 0;
v00000193f2e2eb60_0 .var/i "drain_cycles", 31 0;
v00000193f2e30320_0 .var/i "i", 31 0;
v00000193f2e2f740_0 .var "rst", 0 0;
S_00000193f2d255e0 .scope task, "dump_state" "dump_state" 2 85, 2 85 0, S_00000193f2dae2a0;
 .timescale -9 -9;
TD_cpu_tb_pipeline.dump_state ;
    %vpi_call 2 87 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 88 "$display", "=== FINAL PROCESSOR STATE ===" {0 0 0};
    %vpi_call 2 89 "$display", "========================================" {0 0 0};
    %vpi_call 2 91 "$display", "\012=== REGISTER FILE ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193f2e30320_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000193f2e30320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v00000193f2e30320_0;
    %load/vec4a v00000193f2e2a960, 4;
    %load/vec4 v00000193f2e30320_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1009590337, 0, 32; draw_string_vec4
    %pushi/vec4 1819763065, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 7544880, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %vpi_call 2 93 "$display", "R%-2d = 0x%04h (%6d) %s", v00000193f2e30320_0, &A<v00000193f2e2a960, v00000193f2e30320_0 >, S<1,vec4,s16>, S<0,vec4,u88> {2 0 0};
    %load/vec4 v00000193f2e30320_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193f2e30320_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 101 "$display", "\012=== DATA MEMORY [0..15] ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193f2e30320_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000193f2e30320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v00000193f2e30320_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 103 "$write", "\012" {0 0 0};
T_0.6 ;
    %vpi_call 2 104 "$write", "mem[%2d]=0x%04h  ", v00000193f2e30320_0, &A<v00000193f2dc80f0, v00000193f2e30320_0 > {0 0 0};
    %load/vec4 v00000193f2e30320_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193f2e30320_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 106 "$display", "\012" {0 0 0};
    %vpi_call 2 108 "$display", "\012=== PIPELINE STATE ===" {0 0 0};
    %vpi_call 2 109 "$display", "IF  stage: PC=0x%04h, Instr=0x%04h", v00000193f2e2e590_0, v00000193f2e2cab0_0 {0 0 0};
    %vpi_call 2 110 "$display", "ID  stage: Instr=0x%04h", v00000193f2e2c970_0 {0 0 0};
    %vpi_call 2 111 "$display", "EX1 stage: RD=%1h", v00000193f2e2b040_0 {0 0 0};
    %vpi_call 2 112 "$display", "EX2 stage: RD=%1h", v00000193f2e2c790_0 {0 0 0};
    %vpi_call 2 113 "$display", "MEM stage: RD=%1h", v00000193f2e2e7a0_0 {0 0 0};
    %vpi_call 2 114 "$display", "WB  stage: RD=%1h, Write=%b", v00000193f2e305a0_0, v00000193f2e2f9c0_0 {0 0 0};
    %vpi_call 2 116 "$display", "\012=== CONTROL SIGNALS ===" {0 0 0};
    %vpi_call 2 117 "$display", "Halted: %b", v00000193f2e2e130_0 {0 0 0};
    %vpi_call 2 118 "$display", "Stall:  %b", v00000193f2e2f920_0 {0 0 0};
    %vpi_call 2 119 "$display", "Flush:  %b", v00000193f2e2dd70_0 {0 0 0};
    %vpi_call 2 120 "$display", "========================================\012" {0 0 0};
    %end;
S_00000193f2d25770 .scope module, "dut" "cpu_top_pipeline" 2 11, 3 4 0, S_00000193f2dae2a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_00000193f2dbb170 .functor NOT 1, v00000193f2e27700_0, C4<0>, C4<0>, C4<0>;
L_00000193f2dbaf40 .functor AND 1, v00000193f2dc8410_0, L_00000193f2e33e20, C4<1>, C4<1>;
L_00000193f2dbbc60 .functor BUFZ 16, L_00000193f2e7e0e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000193f2dbb800 .functor AND 1, v00000193f2e24a00_0, v00000193f2e23b00_0, C4<1>, C4<1>;
L_00000193f2dbb8e0 .functor AND 1, v00000193f2e23ba0_0, L_00000193f2e33f60, C4<1>, C4<1>;
L_00000193f2dbae60 .functor OR 1, L_00000193f2dbb800, L_00000193f2dbb8e0, C4<0>, C4<0>;
L_00000193f2dbb950 .functor OR 1, L_00000193f2dbae60, L_00000193f2dbaf40, C4<0>, C4<0>;
L_00000193f2dbbbf0 .functor OR 1, L_00000193f2dbb170, v00000193f2e2e130_0, C4<0>, C4<0>;
L_00000193f2dbb330 .functor OR 1, v00000193f2e23880_0, L_00000193f2dbb950, C4<0>, C4<0>;
v00000193f2e2bcc0_0 .net *"_ivl_11", 0 0, L_00000193f2e33f60;  1 drivers
v00000193f2e2b7c0_0 .net *"_ivl_13", 0 0, L_00000193f2dbb8e0;  1 drivers
v00000193f2e2b220_0 .net *"_ivl_29", 0 0, L_00000193f2e7ed60;  1 drivers
v00000193f2e2b720_0 .net *"_ivl_3", 0 0, L_00000193f2e33e20;  1 drivers
v00000193f2e2bf40_0 .net *"_ivl_30", 11 0, L_00000193f2e7cc40;  1 drivers
v00000193f2e2bae0_0 .net *"_ivl_33", 3 0, L_00000193f2e7d780;  1 drivers
L_00000193f2e34720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193f2e2b360_0 .net/2u *"_ivl_36", 15 0, L_00000193f2e34720;  1 drivers
L_00000193f2e349a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000193f2e2a6e0_0 .net/2u *"_ivl_42", 1 0, L_00000193f2e349a8;  1 drivers
v00000193f2e2a820_0 .net *"_ivl_44", 0 0, L_00000193f2e7cec0;  1 drivers
L_00000193f2e349f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000193f2e2b9a0_0 .net/2u *"_ivl_46", 1 0, L_00000193f2e349f0;  1 drivers
v00000193f2e2abe0_0 .net *"_ivl_48", 0 0, L_00000193f2e7e5e0;  1 drivers
v00000193f2e2ad20_0 .net *"_ivl_50", 15 0, L_00000193f2e7e540;  1 drivers
L_00000193f2e34a38 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000193f2e2be00_0 .net/2u *"_ivl_54", 1 0, L_00000193f2e34a38;  1 drivers
v00000193f2e2bb80_0 .net *"_ivl_56", 0 0, L_00000193f2e7d500;  1 drivers
L_00000193f2e34a80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000193f2e2c300_0 .net/2u *"_ivl_58", 1 0, L_00000193f2e34a80;  1 drivers
v00000193f2e2bfe0_0 .net *"_ivl_60", 0 0, L_00000193f2e7e040;  1 drivers
v00000193f2e2bc20_0 .net *"_ivl_62", 15 0, L_00000193f2e7e680;  1 drivers
v00000193f2e2c080_0 .net *"_ivl_9", 0 0, L_00000193f2dbb800;  1 drivers
v00000193f2e2b400_0 .net "alu_input_b", 15 0, L_00000193f2e7d5a0;  1 drivers
v00000193f2e2aa00_0 .net "branch_taken", 0 0, L_00000193f2dbae60;  1 drivers
v00000193f2e2ab40_0 .net "clk", 0 0, v00000193f2e2fa60_0;  1 drivers
v00000193f2e2c1c0_0 .net "ex1_alu_op", 3 0, v00000193f2e26b20_0;  1 drivers
v00000193f2e2c260_0 .net "ex1_alu_result", 15 0, v00000193f2dc8ff0_0;  1 drivers
v00000193f2e2c3a0_0 .net "ex1_alu_src", 0 0, v00000193f2e269e0_0;  1 drivers
v00000193f2e2ae60_0 .net "ex1_branch", 0 0, v00000193f2e27840_0;  1 drivers
v00000193f2e2b680_0 .net "ex1_branch_ne", 0 0, v00000193f2e27b60_0;  1 drivers
v00000193f2e2c440_0 .net "ex1_branch_target", 15 0, L_00000193f2e7d640;  1 drivers
v00000193f2e2c4e0_0 .net "ex1_imm", 15 0, v00000193f2e278e0_0;  1 drivers
v00000193f2e2aaa0_0 .net "ex1_mem_read", 0 0, v00000193f2e27c00_0;  1 drivers
v00000193f2e2b5e0_0 .net "ex1_mem_to_reg", 0 0, v00000193f2e27ca0_0;  1 drivers
v00000193f2e2c580_0 .net "ex1_mem_write", 0 0, v00000193f2e27980_0;  1 drivers
v00000193f2e2af00_0 .net "ex1_pc", 15 0, v00000193f2e281a0_0;  1 drivers
v00000193f2e2b040_0 .net "ex1_rd", 3 0, v00000193f2e27160_0;  1 drivers
v00000193f2e2b0e0_0 .net "ex1_reg_write", 0 0, v00000193f2e26800_0;  1 drivers
v00000193f2e2b180_0 .net "ex1_rs1", 3 0, v00000193f2e26940_0;  1 drivers
v00000193f2e2b4a0_0 .net "ex1_rs1_data", 15 0, v00000193f2e28380_0;  1 drivers
v00000193f2e2d0f0_0 .net "ex1_rs1_fwd", 15 0, L_00000193f2e7e360;  1 drivers
v00000193f2e2dc30_0 .net "ex1_rs2", 3 0, v00000193f2e26a80_0;  1 drivers
v00000193f2e2c8d0_0 .net "ex1_rs2_data", 15 0, v00000193f2e27de0_0;  1 drivers
v00000193f2e2cdd0_0 .net "ex1_rs2_fwd", 15 0, L_00000193f2e7c880;  1 drivers
v00000193f2e2d550_0 .net "ex1_zero", 0 0, L_00000193f2e7d460;  1 drivers
v00000193f2e2d190_0 .net "ex2_alu_result", 15 0, v00000193f2e240a0_0;  1 drivers
v00000193f2e2e090_0 .net "ex2_branch", 0 0, v00000193f2e24a00_0;  1 drivers
v00000193f2e2c6f0_0 .net "ex2_branch_ne", 0 0, v00000193f2e23ba0_0;  1 drivers
v00000193f2e2e4f0_0 .net "ex2_branch_target", 15 0, v00000193f2e23740_0;  1 drivers
v00000193f2e2db90_0 .net "ex2_mem_read", 0 0, v00000193f2e23ce0_0;  1 drivers
v00000193f2e2e310_0 .net "ex2_mem_to_reg", 0 0, v00000193f2e25180_0;  1 drivers
v00000193f2e2dcd0_0 .net "ex2_mem_write", 0 0, v00000193f2e239c0_0;  1 drivers
v00000193f2e2c790_0 .net "ex2_rd", 3 0, v00000193f2e23a60_0;  1 drivers
v00000193f2e2d9b0_0 .net "ex2_reg_write", 0 0, v00000193f2e246e0_0;  1 drivers
v00000193f2e2e3b0_0 .net "ex2_rs2_data", 15 0, v00000193f2e250e0_0;  1 drivers
v00000193f2e2dff0_0 .net "ex2_zero", 0 0, v00000193f2e23b00_0;  1 drivers
v00000193f2e2dd70_0 .net "flush_signal", 0 0, v00000193f2e23880_0;  1 drivers
v00000193f2e2ca10_0 .net "forward_a", 1 0, v00000193f2e24be0_0;  1 drivers
v00000193f2e2cfb0_0 .net "forward_b", 1 0, v00000193f2e24dc0_0;  1 drivers
v00000193f2e2e130_0 .var "halted", 0 0;
v00000193f2e2d730_0 .net "id_alu_op", 3 0, v00000193f2dc8190_0;  1 drivers
v00000193f2e2de10_0 .net "id_alu_src", 0 0, v00000193f2dc8230_0;  1 drivers
v00000193f2e2d7d0_0 .net "id_branch", 0 0, v00000193f2dc94f0_0;  1 drivers
v00000193f2e2deb0_0 .net "id_branch_ne", 0 0, v00000193f2dc9950_0;  1 drivers
v00000193f2e2daf0_0 .net "id_halt", 0 0, v00000193f2dc99f0_0;  1 drivers
v00000193f2e2df50_0 .net "id_imm", 15 0, L_00000193f2e7e0e0;  1 drivers
v00000193f2e2c970_0 .net "id_instr", 15 0, v00000193f2e290d0_0;  1 drivers
v00000193f2e2d910_0 .net "id_jump", 0 0, v00000193f2dc8410_0;  1 drivers
v00000193f2e2d870_0 .net "id_mem_read", 0 0, v00000193f2dc9630_0;  1 drivers
v00000193f2e2e1d0_0 .net "id_mem_to_reg", 0 0, v00000193f2dc9b30_0;  1 drivers
v00000193f2e2d230_0 .net "id_mem_write", 0 0, v00000193f2dc8a50_0;  1 drivers
v00000193f2e2d690_0 .net "id_opcode", 3 0, L_00000193f2e334c0;  1 drivers
v00000193f2e2cbf0_0 .net "id_pc", 15 0, v00000193f2e29530_0;  1 drivers
v00000193f2e2cc90_0 .net "id_pc_write", 0 0, v00000193f2e27f20_0;  1 drivers
v00000193f2e2da50_0 .net "id_rd", 3 0, L_00000193f2e32f20;  1 drivers
v00000193f2e2e270_0 .net "id_reg_write", 0 0, v00000193f2dc8910_0;  1 drivers
v00000193f2e2c830_0 .net "id_rs1", 3 0, L_00000193f2e33600;  1 drivers
v00000193f2e2ce70_0 .net "id_rs1_data", 15 0, L_00000193f2e7d820;  1 drivers
v00000193f2e2d5f0_0 .net "id_rs2", 3 0, L_00000193f2e33560;  1 drivers
v00000193f2e2cd30_0 .net "id_rs2_data", 15 0, L_00000193f2e7da00;  1 drivers
v00000193f2e2e450_0 .net "if_flush", 0 0, L_00000193f2dbb950;  1 drivers
v00000193f2e2cab0_0 .net "if_instr", 15 0, L_00000193f2dbb9c0;  1 drivers
v00000193f2e2e590_0 .net "if_pc", 15 0, v00000193f2e2a110_0;  1 drivers
v00000193f2e2cb50_0 .net "ifid_write_en", 0 0, v00000193f2e27700_0;  1 drivers
v00000193f2e2cf10_0 .net "jump_taken", 0 0, L_00000193f2dbaf40;  1 drivers
v00000193f2e2d050_0 .net "jump_target", 15 0, L_00000193f2dbbc60;  1 drivers
v00000193f2e2d2d0_0 .net "mem_alu_result", 15 0, v00000193f2e24640_0;  1 drivers
v00000193f2e2d4b0_0 .net "mem_branch", 0 0, v00000193f2e24320_0;  1 drivers
v00000193f2e2d370_0 .net "mem_branch_ne", 0 0, v00000193f2e25540_0;  1 drivers
v00000193f2e2d410_0 .net "mem_branch_target", 15 0, v00000193f2e245a0_0;  1 drivers
v00000193f2e2f560_0 .net "mem_mem_read", 0 0, v00000193f2e23d80_0;  1 drivers
v00000193f2e2ff60_0 .net "mem_mem_to_reg", 0 0, v00000193f2e24460_0;  1 drivers
v00000193f2e301e0_0 .net "mem_mem_write", 0 0, v00000193f2e23e20_0;  1 drivers
v00000193f2e2e7a0_0 .net "mem_rd", 3 0, v00000193f2e237e0_0;  1 drivers
v00000193f2e30280_0 .net "mem_read_data", 15 0, v00000193f2d90ef0_0;  1 drivers
v00000193f2e2e700_0 .net "mem_reg_write", 0 0, v00000193f2e248c0_0;  1 drivers
v00000193f2e2ea20_0 .net "mem_rs2_data", 15 0, v00000193f2e24fa0_0;  1 drivers
v00000193f2e300a0_0 .net "mem_zero", 0 0, v00000193f2e24960_0;  1 drivers
v00000193f2e2f2e0_0 .net "rst", 0 0, v00000193f2e2f740_0;  1 drivers
v00000193f2e2f920_0 .net "stall_signal", 0 0, L_00000193f2dbb170;  1 drivers
v00000193f2e2f880_0 .net "wb_alu_result", 15 0, v00000193f2e292b0_0;  1 drivers
v00000193f2e2eac0_0 .net "wb_mem_data", 15 0, v00000193f2e2a430_0;  1 drivers
v00000193f2e2fba0_0 .net "wb_mem_to_reg", 0 0, v00000193f2e2a070_0;  1 drivers
v00000193f2e305a0_0 .net "wb_rd", 3 0, v00000193f2e28810_0;  1 drivers
v00000193f2e2f9c0_0 .net "wb_reg_write", 0 0, v00000193f2e29fd0_0;  1 drivers
v00000193f2e2ed40_0 .net "wb_write_data", 15 0, L_00000193f2e7cb00;  1 drivers
L_00000193f2e33e20 .reduce/nor L_00000193f2dbb170;
L_00000193f2e33f60 .reduce/nor v00000193f2e23b00_0;
L_00000193f2e334c0 .part v00000193f2e290d0_0, 12, 4;
L_00000193f2e32f20 .part v00000193f2e290d0_0, 8, 4;
L_00000193f2e33600 .part v00000193f2e290d0_0, 4, 4;
L_00000193f2e33560 .part v00000193f2e290d0_0, 0, 4;
L_00000193f2e7ed60 .part v00000193f2e290d0_0, 3, 1;
LS_00000193f2e7cc40_0_0 .concat [ 1 1 1 1], L_00000193f2e7ed60, L_00000193f2e7ed60, L_00000193f2e7ed60, L_00000193f2e7ed60;
LS_00000193f2e7cc40_0_4 .concat [ 1 1 1 1], L_00000193f2e7ed60, L_00000193f2e7ed60, L_00000193f2e7ed60, L_00000193f2e7ed60;
LS_00000193f2e7cc40_0_8 .concat [ 1 1 1 1], L_00000193f2e7ed60, L_00000193f2e7ed60, L_00000193f2e7ed60, L_00000193f2e7ed60;
L_00000193f2e7cc40 .concat [ 4 4 4 0], LS_00000193f2e7cc40_0_0, LS_00000193f2e7cc40_0_4, LS_00000193f2e7cc40_0_8;
L_00000193f2e7d780 .part v00000193f2e290d0_0, 0, 4;
L_00000193f2e7e0e0 .concat [ 4 12 0 0], L_00000193f2e7d780, L_00000193f2e7cc40;
L_00000193f2e7eae0 .cmp/eq 16, v00000193f2e290d0_0, L_00000193f2e34720;
L_00000193f2e7cec0 .cmp/eq 2, v00000193f2e24be0_0, L_00000193f2e349a8;
L_00000193f2e7e5e0 .cmp/eq 2, v00000193f2e24be0_0, L_00000193f2e349f0;
L_00000193f2e7e540 .functor MUXZ 16, v00000193f2e28380_0, v00000193f2e24640_0, L_00000193f2e7e5e0, C4<>;
L_00000193f2e7e360 .functor MUXZ 16, L_00000193f2e7e540, v00000193f2e240a0_0, L_00000193f2e7cec0, C4<>;
L_00000193f2e7d500 .cmp/eq 2, v00000193f2e24dc0_0, L_00000193f2e34a38;
L_00000193f2e7e040 .cmp/eq 2, v00000193f2e24dc0_0, L_00000193f2e34a80;
L_00000193f2e7e680 .functor MUXZ 16, v00000193f2e27de0_0, v00000193f2e24640_0, L_00000193f2e7e040, C4<>;
L_00000193f2e7c880 .functor MUXZ 16, L_00000193f2e7e680, v00000193f2e240a0_0, L_00000193f2e7d500, C4<>;
L_00000193f2e7d5a0 .functor MUXZ 16, L_00000193f2e7c880, v00000193f2e278e0_0, v00000193f2e269e0_0, C4<>;
L_00000193f2e7d640 .arith/sum 16, v00000193f2e281a0_0, v00000193f2e278e0_0;
L_00000193f2e7cb00 .functor MUXZ 16, v00000193f2e292b0_0, v00000193f2e2a430_0, v00000193f2e2a070_0, C4<>;
S_00000193f2d22d50 .scope module, "u_alu" "alu" 3 215, 4 4 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 16 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000193f2e34ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193f2dc9a90_0 .net/2u *"_ivl_0", 15 0, L_00000193f2e34ac8;  1 drivers
v00000193f2dc7dd0_0 .net "a", 15 0, L_00000193f2e7e360;  alias, 1 drivers
v00000193f2dc87d0_0 .net "alu_op", 3 0, v00000193f2e26b20_0;  alias, 1 drivers
v00000193f2dc8ff0_0 .var "alu_result", 15 0;
v00000193f2dc98b0_0 .net "b", 15 0, L_00000193f2e7d5a0;  alias, 1 drivers
v00000193f2dc9270_0 .net "zero", 0 0, L_00000193f2e7d460;  alias, 1 drivers
E_00000193f2d9a5f0 .event anyedge, v00000193f2dc87d0_0, v00000193f2dc7dd0_0, v00000193f2dc98b0_0;
L_00000193f2e7d460 .cmp/eq 16, v00000193f2dc8ff0_0, L_00000193f2e34ac8;
S_00000193f2d22ee0 .scope module, "u_ctrl" "control" 3 124, 5 1 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "is_nop";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "branch_ne";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "halt";
    .port_info 11 /OUTPUT 4 "alu_op";
v00000193f2dc8190_0 .var "alu_op", 3 0;
v00000193f2dc8230_0 .var "alu_src", 0 0;
v00000193f2dc94f0_0 .var "branch", 0 0;
v00000193f2dc9950_0 .var "branch_ne", 0 0;
v00000193f2dc99f0_0 .var "halt", 0 0;
v00000193f2dc7f10_0 .net "is_nop", 0 0, L_00000193f2e7eae0;  1 drivers
v00000193f2dc8410_0 .var "jump", 0 0;
v00000193f2dc9630_0 .var "mem_read", 0 0;
v00000193f2dc9b30_0 .var "mem_to_reg", 0 0;
v00000193f2dc8a50_0 .var "mem_write", 0 0;
v00000193f2dc8870_0 .net "opcode", 3 0, L_00000193f2e334c0;  alias, 1 drivers
v00000193f2dc8910_0 .var "reg_write", 0 0;
E_00000193f2d998b0 .event anyedge, v00000193f2dc7f10_0, v00000193f2dc8870_0;
S_00000193f2d18400 .scope module, "u_dmem" "dmem" 3 284, 6 3 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /INPUT 16 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 16 "read_data";
v00000193f2dc9bd0_0 .net "addr", 15 0, v00000193f2e24640_0;  alias, 1 drivers
v00000193f2dc7fb0_0 .net "clk", 0 0, v00000193f2e2fa60_0;  alias, 1 drivers
v00000193f2dc8050_0 .var/i "i", 31 0;
v00000193f2dc80f0 .array "mem", 255 0, 15 0;
v00000193f2d91c10_0 .net "mem_read", 0 0, v00000193f2e23d80_0;  alias, 1 drivers
v00000193f2d908b0_0 .net "mem_write", 0 0, v00000193f2e23e20_0;  alias, 1 drivers
v00000193f2d90ef0_0 .var "read_data", 15 0;
v00000193f2d92110_0 .net "write_data", 15 0, v00000193f2e24fa0_0;  alias, 1 drivers
v00000193f2dc80f0_0 .array/port v00000193f2dc80f0, 0;
v00000193f2dc80f0_1 .array/port v00000193f2dc80f0, 1;
E_00000193f2d99b70/0 .event anyedge, v00000193f2d91c10_0, v00000193f2dc9bd0_0, v00000193f2dc80f0_0, v00000193f2dc80f0_1;
v00000193f2dc80f0_2 .array/port v00000193f2dc80f0, 2;
v00000193f2dc80f0_3 .array/port v00000193f2dc80f0, 3;
v00000193f2dc80f0_4 .array/port v00000193f2dc80f0, 4;
v00000193f2dc80f0_5 .array/port v00000193f2dc80f0, 5;
E_00000193f2d99b70/1 .event anyedge, v00000193f2dc80f0_2, v00000193f2dc80f0_3, v00000193f2dc80f0_4, v00000193f2dc80f0_5;
v00000193f2dc80f0_6 .array/port v00000193f2dc80f0, 6;
v00000193f2dc80f0_7 .array/port v00000193f2dc80f0, 7;
v00000193f2dc80f0_8 .array/port v00000193f2dc80f0, 8;
v00000193f2dc80f0_9 .array/port v00000193f2dc80f0, 9;
E_00000193f2d99b70/2 .event anyedge, v00000193f2dc80f0_6, v00000193f2dc80f0_7, v00000193f2dc80f0_8, v00000193f2dc80f0_9;
v00000193f2dc80f0_10 .array/port v00000193f2dc80f0, 10;
v00000193f2dc80f0_11 .array/port v00000193f2dc80f0, 11;
v00000193f2dc80f0_12 .array/port v00000193f2dc80f0, 12;
v00000193f2dc80f0_13 .array/port v00000193f2dc80f0, 13;
E_00000193f2d99b70/3 .event anyedge, v00000193f2dc80f0_10, v00000193f2dc80f0_11, v00000193f2dc80f0_12, v00000193f2dc80f0_13;
v00000193f2dc80f0_14 .array/port v00000193f2dc80f0, 14;
v00000193f2dc80f0_15 .array/port v00000193f2dc80f0, 15;
v00000193f2dc80f0_16 .array/port v00000193f2dc80f0, 16;
v00000193f2dc80f0_17 .array/port v00000193f2dc80f0, 17;
E_00000193f2d99b70/4 .event anyedge, v00000193f2dc80f0_14, v00000193f2dc80f0_15, v00000193f2dc80f0_16, v00000193f2dc80f0_17;
v00000193f2dc80f0_18 .array/port v00000193f2dc80f0, 18;
v00000193f2dc80f0_19 .array/port v00000193f2dc80f0, 19;
v00000193f2dc80f0_20 .array/port v00000193f2dc80f0, 20;
v00000193f2dc80f0_21 .array/port v00000193f2dc80f0, 21;
E_00000193f2d99b70/5 .event anyedge, v00000193f2dc80f0_18, v00000193f2dc80f0_19, v00000193f2dc80f0_20, v00000193f2dc80f0_21;
v00000193f2dc80f0_22 .array/port v00000193f2dc80f0, 22;
v00000193f2dc80f0_23 .array/port v00000193f2dc80f0, 23;
v00000193f2dc80f0_24 .array/port v00000193f2dc80f0, 24;
v00000193f2dc80f0_25 .array/port v00000193f2dc80f0, 25;
E_00000193f2d99b70/6 .event anyedge, v00000193f2dc80f0_22, v00000193f2dc80f0_23, v00000193f2dc80f0_24, v00000193f2dc80f0_25;
v00000193f2dc80f0_26 .array/port v00000193f2dc80f0, 26;
v00000193f2dc80f0_27 .array/port v00000193f2dc80f0, 27;
v00000193f2dc80f0_28 .array/port v00000193f2dc80f0, 28;
v00000193f2dc80f0_29 .array/port v00000193f2dc80f0, 29;
E_00000193f2d99b70/7 .event anyedge, v00000193f2dc80f0_26, v00000193f2dc80f0_27, v00000193f2dc80f0_28, v00000193f2dc80f0_29;
v00000193f2dc80f0_30 .array/port v00000193f2dc80f0, 30;
v00000193f2dc80f0_31 .array/port v00000193f2dc80f0, 31;
v00000193f2dc80f0_32 .array/port v00000193f2dc80f0, 32;
v00000193f2dc80f0_33 .array/port v00000193f2dc80f0, 33;
E_00000193f2d99b70/8 .event anyedge, v00000193f2dc80f0_30, v00000193f2dc80f0_31, v00000193f2dc80f0_32, v00000193f2dc80f0_33;
v00000193f2dc80f0_34 .array/port v00000193f2dc80f0, 34;
v00000193f2dc80f0_35 .array/port v00000193f2dc80f0, 35;
v00000193f2dc80f0_36 .array/port v00000193f2dc80f0, 36;
v00000193f2dc80f0_37 .array/port v00000193f2dc80f0, 37;
E_00000193f2d99b70/9 .event anyedge, v00000193f2dc80f0_34, v00000193f2dc80f0_35, v00000193f2dc80f0_36, v00000193f2dc80f0_37;
v00000193f2dc80f0_38 .array/port v00000193f2dc80f0, 38;
v00000193f2dc80f0_39 .array/port v00000193f2dc80f0, 39;
v00000193f2dc80f0_40 .array/port v00000193f2dc80f0, 40;
v00000193f2dc80f0_41 .array/port v00000193f2dc80f0, 41;
E_00000193f2d99b70/10 .event anyedge, v00000193f2dc80f0_38, v00000193f2dc80f0_39, v00000193f2dc80f0_40, v00000193f2dc80f0_41;
v00000193f2dc80f0_42 .array/port v00000193f2dc80f0, 42;
v00000193f2dc80f0_43 .array/port v00000193f2dc80f0, 43;
v00000193f2dc80f0_44 .array/port v00000193f2dc80f0, 44;
v00000193f2dc80f0_45 .array/port v00000193f2dc80f0, 45;
E_00000193f2d99b70/11 .event anyedge, v00000193f2dc80f0_42, v00000193f2dc80f0_43, v00000193f2dc80f0_44, v00000193f2dc80f0_45;
v00000193f2dc80f0_46 .array/port v00000193f2dc80f0, 46;
v00000193f2dc80f0_47 .array/port v00000193f2dc80f0, 47;
v00000193f2dc80f0_48 .array/port v00000193f2dc80f0, 48;
v00000193f2dc80f0_49 .array/port v00000193f2dc80f0, 49;
E_00000193f2d99b70/12 .event anyedge, v00000193f2dc80f0_46, v00000193f2dc80f0_47, v00000193f2dc80f0_48, v00000193f2dc80f0_49;
v00000193f2dc80f0_50 .array/port v00000193f2dc80f0, 50;
v00000193f2dc80f0_51 .array/port v00000193f2dc80f0, 51;
v00000193f2dc80f0_52 .array/port v00000193f2dc80f0, 52;
v00000193f2dc80f0_53 .array/port v00000193f2dc80f0, 53;
E_00000193f2d99b70/13 .event anyedge, v00000193f2dc80f0_50, v00000193f2dc80f0_51, v00000193f2dc80f0_52, v00000193f2dc80f0_53;
v00000193f2dc80f0_54 .array/port v00000193f2dc80f0, 54;
v00000193f2dc80f0_55 .array/port v00000193f2dc80f0, 55;
v00000193f2dc80f0_56 .array/port v00000193f2dc80f0, 56;
v00000193f2dc80f0_57 .array/port v00000193f2dc80f0, 57;
E_00000193f2d99b70/14 .event anyedge, v00000193f2dc80f0_54, v00000193f2dc80f0_55, v00000193f2dc80f0_56, v00000193f2dc80f0_57;
v00000193f2dc80f0_58 .array/port v00000193f2dc80f0, 58;
v00000193f2dc80f0_59 .array/port v00000193f2dc80f0, 59;
v00000193f2dc80f0_60 .array/port v00000193f2dc80f0, 60;
v00000193f2dc80f0_61 .array/port v00000193f2dc80f0, 61;
E_00000193f2d99b70/15 .event anyedge, v00000193f2dc80f0_58, v00000193f2dc80f0_59, v00000193f2dc80f0_60, v00000193f2dc80f0_61;
v00000193f2dc80f0_62 .array/port v00000193f2dc80f0, 62;
v00000193f2dc80f0_63 .array/port v00000193f2dc80f0, 63;
v00000193f2dc80f0_64 .array/port v00000193f2dc80f0, 64;
v00000193f2dc80f0_65 .array/port v00000193f2dc80f0, 65;
E_00000193f2d99b70/16 .event anyedge, v00000193f2dc80f0_62, v00000193f2dc80f0_63, v00000193f2dc80f0_64, v00000193f2dc80f0_65;
v00000193f2dc80f0_66 .array/port v00000193f2dc80f0, 66;
v00000193f2dc80f0_67 .array/port v00000193f2dc80f0, 67;
v00000193f2dc80f0_68 .array/port v00000193f2dc80f0, 68;
v00000193f2dc80f0_69 .array/port v00000193f2dc80f0, 69;
E_00000193f2d99b70/17 .event anyedge, v00000193f2dc80f0_66, v00000193f2dc80f0_67, v00000193f2dc80f0_68, v00000193f2dc80f0_69;
v00000193f2dc80f0_70 .array/port v00000193f2dc80f0, 70;
v00000193f2dc80f0_71 .array/port v00000193f2dc80f0, 71;
v00000193f2dc80f0_72 .array/port v00000193f2dc80f0, 72;
v00000193f2dc80f0_73 .array/port v00000193f2dc80f0, 73;
E_00000193f2d99b70/18 .event anyedge, v00000193f2dc80f0_70, v00000193f2dc80f0_71, v00000193f2dc80f0_72, v00000193f2dc80f0_73;
v00000193f2dc80f0_74 .array/port v00000193f2dc80f0, 74;
v00000193f2dc80f0_75 .array/port v00000193f2dc80f0, 75;
v00000193f2dc80f0_76 .array/port v00000193f2dc80f0, 76;
v00000193f2dc80f0_77 .array/port v00000193f2dc80f0, 77;
E_00000193f2d99b70/19 .event anyedge, v00000193f2dc80f0_74, v00000193f2dc80f0_75, v00000193f2dc80f0_76, v00000193f2dc80f0_77;
v00000193f2dc80f0_78 .array/port v00000193f2dc80f0, 78;
v00000193f2dc80f0_79 .array/port v00000193f2dc80f0, 79;
v00000193f2dc80f0_80 .array/port v00000193f2dc80f0, 80;
v00000193f2dc80f0_81 .array/port v00000193f2dc80f0, 81;
E_00000193f2d99b70/20 .event anyedge, v00000193f2dc80f0_78, v00000193f2dc80f0_79, v00000193f2dc80f0_80, v00000193f2dc80f0_81;
v00000193f2dc80f0_82 .array/port v00000193f2dc80f0, 82;
v00000193f2dc80f0_83 .array/port v00000193f2dc80f0, 83;
v00000193f2dc80f0_84 .array/port v00000193f2dc80f0, 84;
v00000193f2dc80f0_85 .array/port v00000193f2dc80f0, 85;
E_00000193f2d99b70/21 .event anyedge, v00000193f2dc80f0_82, v00000193f2dc80f0_83, v00000193f2dc80f0_84, v00000193f2dc80f0_85;
v00000193f2dc80f0_86 .array/port v00000193f2dc80f0, 86;
v00000193f2dc80f0_87 .array/port v00000193f2dc80f0, 87;
v00000193f2dc80f0_88 .array/port v00000193f2dc80f0, 88;
v00000193f2dc80f0_89 .array/port v00000193f2dc80f0, 89;
E_00000193f2d99b70/22 .event anyedge, v00000193f2dc80f0_86, v00000193f2dc80f0_87, v00000193f2dc80f0_88, v00000193f2dc80f0_89;
v00000193f2dc80f0_90 .array/port v00000193f2dc80f0, 90;
v00000193f2dc80f0_91 .array/port v00000193f2dc80f0, 91;
v00000193f2dc80f0_92 .array/port v00000193f2dc80f0, 92;
v00000193f2dc80f0_93 .array/port v00000193f2dc80f0, 93;
E_00000193f2d99b70/23 .event anyedge, v00000193f2dc80f0_90, v00000193f2dc80f0_91, v00000193f2dc80f0_92, v00000193f2dc80f0_93;
v00000193f2dc80f0_94 .array/port v00000193f2dc80f0, 94;
v00000193f2dc80f0_95 .array/port v00000193f2dc80f0, 95;
v00000193f2dc80f0_96 .array/port v00000193f2dc80f0, 96;
v00000193f2dc80f0_97 .array/port v00000193f2dc80f0, 97;
E_00000193f2d99b70/24 .event anyedge, v00000193f2dc80f0_94, v00000193f2dc80f0_95, v00000193f2dc80f0_96, v00000193f2dc80f0_97;
v00000193f2dc80f0_98 .array/port v00000193f2dc80f0, 98;
v00000193f2dc80f0_99 .array/port v00000193f2dc80f0, 99;
v00000193f2dc80f0_100 .array/port v00000193f2dc80f0, 100;
v00000193f2dc80f0_101 .array/port v00000193f2dc80f0, 101;
E_00000193f2d99b70/25 .event anyedge, v00000193f2dc80f0_98, v00000193f2dc80f0_99, v00000193f2dc80f0_100, v00000193f2dc80f0_101;
v00000193f2dc80f0_102 .array/port v00000193f2dc80f0, 102;
v00000193f2dc80f0_103 .array/port v00000193f2dc80f0, 103;
v00000193f2dc80f0_104 .array/port v00000193f2dc80f0, 104;
v00000193f2dc80f0_105 .array/port v00000193f2dc80f0, 105;
E_00000193f2d99b70/26 .event anyedge, v00000193f2dc80f0_102, v00000193f2dc80f0_103, v00000193f2dc80f0_104, v00000193f2dc80f0_105;
v00000193f2dc80f0_106 .array/port v00000193f2dc80f0, 106;
v00000193f2dc80f0_107 .array/port v00000193f2dc80f0, 107;
v00000193f2dc80f0_108 .array/port v00000193f2dc80f0, 108;
v00000193f2dc80f0_109 .array/port v00000193f2dc80f0, 109;
E_00000193f2d99b70/27 .event anyedge, v00000193f2dc80f0_106, v00000193f2dc80f0_107, v00000193f2dc80f0_108, v00000193f2dc80f0_109;
v00000193f2dc80f0_110 .array/port v00000193f2dc80f0, 110;
v00000193f2dc80f0_111 .array/port v00000193f2dc80f0, 111;
v00000193f2dc80f0_112 .array/port v00000193f2dc80f0, 112;
v00000193f2dc80f0_113 .array/port v00000193f2dc80f0, 113;
E_00000193f2d99b70/28 .event anyedge, v00000193f2dc80f0_110, v00000193f2dc80f0_111, v00000193f2dc80f0_112, v00000193f2dc80f0_113;
v00000193f2dc80f0_114 .array/port v00000193f2dc80f0, 114;
v00000193f2dc80f0_115 .array/port v00000193f2dc80f0, 115;
v00000193f2dc80f0_116 .array/port v00000193f2dc80f0, 116;
v00000193f2dc80f0_117 .array/port v00000193f2dc80f0, 117;
E_00000193f2d99b70/29 .event anyedge, v00000193f2dc80f0_114, v00000193f2dc80f0_115, v00000193f2dc80f0_116, v00000193f2dc80f0_117;
v00000193f2dc80f0_118 .array/port v00000193f2dc80f0, 118;
v00000193f2dc80f0_119 .array/port v00000193f2dc80f0, 119;
v00000193f2dc80f0_120 .array/port v00000193f2dc80f0, 120;
v00000193f2dc80f0_121 .array/port v00000193f2dc80f0, 121;
E_00000193f2d99b70/30 .event anyedge, v00000193f2dc80f0_118, v00000193f2dc80f0_119, v00000193f2dc80f0_120, v00000193f2dc80f0_121;
v00000193f2dc80f0_122 .array/port v00000193f2dc80f0, 122;
v00000193f2dc80f0_123 .array/port v00000193f2dc80f0, 123;
v00000193f2dc80f0_124 .array/port v00000193f2dc80f0, 124;
v00000193f2dc80f0_125 .array/port v00000193f2dc80f0, 125;
E_00000193f2d99b70/31 .event anyedge, v00000193f2dc80f0_122, v00000193f2dc80f0_123, v00000193f2dc80f0_124, v00000193f2dc80f0_125;
v00000193f2dc80f0_126 .array/port v00000193f2dc80f0, 126;
v00000193f2dc80f0_127 .array/port v00000193f2dc80f0, 127;
v00000193f2dc80f0_128 .array/port v00000193f2dc80f0, 128;
v00000193f2dc80f0_129 .array/port v00000193f2dc80f0, 129;
E_00000193f2d99b70/32 .event anyedge, v00000193f2dc80f0_126, v00000193f2dc80f0_127, v00000193f2dc80f0_128, v00000193f2dc80f0_129;
v00000193f2dc80f0_130 .array/port v00000193f2dc80f0, 130;
v00000193f2dc80f0_131 .array/port v00000193f2dc80f0, 131;
v00000193f2dc80f0_132 .array/port v00000193f2dc80f0, 132;
v00000193f2dc80f0_133 .array/port v00000193f2dc80f0, 133;
E_00000193f2d99b70/33 .event anyedge, v00000193f2dc80f0_130, v00000193f2dc80f0_131, v00000193f2dc80f0_132, v00000193f2dc80f0_133;
v00000193f2dc80f0_134 .array/port v00000193f2dc80f0, 134;
v00000193f2dc80f0_135 .array/port v00000193f2dc80f0, 135;
v00000193f2dc80f0_136 .array/port v00000193f2dc80f0, 136;
v00000193f2dc80f0_137 .array/port v00000193f2dc80f0, 137;
E_00000193f2d99b70/34 .event anyedge, v00000193f2dc80f0_134, v00000193f2dc80f0_135, v00000193f2dc80f0_136, v00000193f2dc80f0_137;
v00000193f2dc80f0_138 .array/port v00000193f2dc80f0, 138;
v00000193f2dc80f0_139 .array/port v00000193f2dc80f0, 139;
v00000193f2dc80f0_140 .array/port v00000193f2dc80f0, 140;
v00000193f2dc80f0_141 .array/port v00000193f2dc80f0, 141;
E_00000193f2d99b70/35 .event anyedge, v00000193f2dc80f0_138, v00000193f2dc80f0_139, v00000193f2dc80f0_140, v00000193f2dc80f0_141;
v00000193f2dc80f0_142 .array/port v00000193f2dc80f0, 142;
v00000193f2dc80f0_143 .array/port v00000193f2dc80f0, 143;
v00000193f2dc80f0_144 .array/port v00000193f2dc80f0, 144;
v00000193f2dc80f0_145 .array/port v00000193f2dc80f0, 145;
E_00000193f2d99b70/36 .event anyedge, v00000193f2dc80f0_142, v00000193f2dc80f0_143, v00000193f2dc80f0_144, v00000193f2dc80f0_145;
v00000193f2dc80f0_146 .array/port v00000193f2dc80f0, 146;
v00000193f2dc80f0_147 .array/port v00000193f2dc80f0, 147;
v00000193f2dc80f0_148 .array/port v00000193f2dc80f0, 148;
v00000193f2dc80f0_149 .array/port v00000193f2dc80f0, 149;
E_00000193f2d99b70/37 .event anyedge, v00000193f2dc80f0_146, v00000193f2dc80f0_147, v00000193f2dc80f0_148, v00000193f2dc80f0_149;
v00000193f2dc80f0_150 .array/port v00000193f2dc80f0, 150;
v00000193f2dc80f0_151 .array/port v00000193f2dc80f0, 151;
v00000193f2dc80f0_152 .array/port v00000193f2dc80f0, 152;
v00000193f2dc80f0_153 .array/port v00000193f2dc80f0, 153;
E_00000193f2d99b70/38 .event anyedge, v00000193f2dc80f0_150, v00000193f2dc80f0_151, v00000193f2dc80f0_152, v00000193f2dc80f0_153;
v00000193f2dc80f0_154 .array/port v00000193f2dc80f0, 154;
v00000193f2dc80f0_155 .array/port v00000193f2dc80f0, 155;
v00000193f2dc80f0_156 .array/port v00000193f2dc80f0, 156;
v00000193f2dc80f0_157 .array/port v00000193f2dc80f0, 157;
E_00000193f2d99b70/39 .event anyedge, v00000193f2dc80f0_154, v00000193f2dc80f0_155, v00000193f2dc80f0_156, v00000193f2dc80f0_157;
v00000193f2dc80f0_158 .array/port v00000193f2dc80f0, 158;
v00000193f2dc80f0_159 .array/port v00000193f2dc80f0, 159;
v00000193f2dc80f0_160 .array/port v00000193f2dc80f0, 160;
v00000193f2dc80f0_161 .array/port v00000193f2dc80f0, 161;
E_00000193f2d99b70/40 .event anyedge, v00000193f2dc80f0_158, v00000193f2dc80f0_159, v00000193f2dc80f0_160, v00000193f2dc80f0_161;
v00000193f2dc80f0_162 .array/port v00000193f2dc80f0, 162;
v00000193f2dc80f0_163 .array/port v00000193f2dc80f0, 163;
v00000193f2dc80f0_164 .array/port v00000193f2dc80f0, 164;
v00000193f2dc80f0_165 .array/port v00000193f2dc80f0, 165;
E_00000193f2d99b70/41 .event anyedge, v00000193f2dc80f0_162, v00000193f2dc80f0_163, v00000193f2dc80f0_164, v00000193f2dc80f0_165;
v00000193f2dc80f0_166 .array/port v00000193f2dc80f0, 166;
v00000193f2dc80f0_167 .array/port v00000193f2dc80f0, 167;
v00000193f2dc80f0_168 .array/port v00000193f2dc80f0, 168;
v00000193f2dc80f0_169 .array/port v00000193f2dc80f0, 169;
E_00000193f2d99b70/42 .event anyedge, v00000193f2dc80f0_166, v00000193f2dc80f0_167, v00000193f2dc80f0_168, v00000193f2dc80f0_169;
v00000193f2dc80f0_170 .array/port v00000193f2dc80f0, 170;
v00000193f2dc80f0_171 .array/port v00000193f2dc80f0, 171;
v00000193f2dc80f0_172 .array/port v00000193f2dc80f0, 172;
v00000193f2dc80f0_173 .array/port v00000193f2dc80f0, 173;
E_00000193f2d99b70/43 .event anyedge, v00000193f2dc80f0_170, v00000193f2dc80f0_171, v00000193f2dc80f0_172, v00000193f2dc80f0_173;
v00000193f2dc80f0_174 .array/port v00000193f2dc80f0, 174;
v00000193f2dc80f0_175 .array/port v00000193f2dc80f0, 175;
v00000193f2dc80f0_176 .array/port v00000193f2dc80f0, 176;
v00000193f2dc80f0_177 .array/port v00000193f2dc80f0, 177;
E_00000193f2d99b70/44 .event anyedge, v00000193f2dc80f0_174, v00000193f2dc80f0_175, v00000193f2dc80f0_176, v00000193f2dc80f0_177;
v00000193f2dc80f0_178 .array/port v00000193f2dc80f0, 178;
v00000193f2dc80f0_179 .array/port v00000193f2dc80f0, 179;
v00000193f2dc80f0_180 .array/port v00000193f2dc80f0, 180;
v00000193f2dc80f0_181 .array/port v00000193f2dc80f0, 181;
E_00000193f2d99b70/45 .event anyedge, v00000193f2dc80f0_178, v00000193f2dc80f0_179, v00000193f2dc80f0_180, v00000193f2dc80f0_181;
v00000193f2dc80f0_182 .array/port v00000193f2dc80f0, 182;
v00000193f2dc80f0_183 .array/port v00000193f2dc80f0, 183;
v00000193f2dc80f0_184 .array/port v00000193f2dc80f0, 184;
v00000193f2dc80f0_185 .array/port v00000193f2dc80f0, 185;
E_00000193f2d99b70/46 .event anyedge, v00000193f2dc80f0_182, v00000193f2dc80f0_183, v00000193f2dc80f0_184, v00000193f2dc80f0_185;
v00000193f2dc80f0_186 .array/port v00000193f2dc80f0, 186;
v00000193f2dc80f0_187 .array/port v00000193f2dc80f0, 187;
v00000193f2dc80f0_188 .array/port v00000193f2dc80f0, 188;
v00000193f2dc80f0_189 .array/port v00000193f2dc80f0, 189;
E_00000193f2d99b70/47 .event anyedge, v00000193f2dc80f0_186, v00000193f2dc80f0_187, v00000193f2dc80f0_188, v00000193f2dc80f0_189;
v00000193f2dc80f0_190 .array/port v00000193f2dc80f0, 190;
v00000193f2dc80f0_191 .array/port v00000193f2dc80f0, 191;
v00000193f2dc80f0_192 .array/port v00000193f2dc80f0, 192;
v00000193f2dc80f0_193 .array/port v00000193f2dc80f0, 193;
E_00000193f2d99b70/48 .event anyedge, v00000193f2dc80f0_190, v00000193f2dc80f0_191, v00000193f2dc80f0_192, v00000193f2dc80f0_193;
v00000193f2dc80f0_194 .array/port v00000193f2dc80f0, 194;
v00000193f2dc80f0_195 .array/port v00000193f2dc80f0, 195;
v00000193f2dc80f0_196 .array/port v00000193f2dc80f0, 196;
v00000193f2dc80f0_197 .array/port v00000193f2dc80f0, 197;
E_00000193f2d99b70/49 .event anyedge, v00000193f2dc80f0_194, v00000193f2dc80f0_195, v00000193f2dc80f0_196, v00000193f2dc80f0_197;
v00000193f2dc80f0_198 .array/port v00000193f2dc80f0, 198;
v00000193f2dc80f0_199 .array/port v00000193f2dc80f0, 199;
v00000193f2dc80f0_200 .array/port v00000193f2dc80f0, 200;
v00000193f2dc80f0_201 .array/port v00000193f2dc80f0, 201;
E_00000193f2d99b70/50 .event anyedge, v00000193f2dc80f0_198, v00000193f2dc80f0_199, v00000193f2dc80f0_200, v00000193f2dc80f0_201;
v00000193f2dc80f0_202 .array/port v00000193f2dc80f0, 202;
v00000193f2dc80f0_203 .array/port v00000193f2dc80f0, 203;
v00000193f2dc80f0_204 .array/port v00000193f2dc80f0, 204;
v00000193f2dc80f0_205 .array/port v00000193f2dc80f0, 205;
E_00000193f2d99b70/51 .event anyedge, v00000193f2dc80f0_202, v00000193f2dc80f0_203, v00000193f2dc80f0_204, v00000193f2dc80f0_205;
v00000193f2dc80f0_206 .array/port v00000193f2dc80f0, 206;
v00000193f2dc80f0_207 .array/port v00000193f2dc80f0, 207;
v00000193f2dc80f0_208 .array/port v00000193f2dc80f0, 208;
v00000193f2dc80f0_209 .array/port v00000193f2dc80f0, 209;
E_00000193f2d99b70/52 .event anyedge, v00000193f2dc80f0_206, v00000193f2dc80f0_207, v00000193f2dc80f0_208, v00000193f2dc80f0_209;
v00000193f2dc80f0_210 .array/port v00000193f2dc80f0, 210;
v00000193f2dc80f0_211 .array/port v00000193f2dc80f0, 211;
v00000193f2dc80f0_212 .array/port v00000193f2dc80f0, 212;
v00000193f2dc80f0_213 .array/port v00000193f2dc80f0, 213;
E_00000193f2d99b70/53 .event anyedge, v00000193f2dc80f0_210, v00000193f2dc80f0_211, v00000193f2dc80f0_212, v00000193f2dc80f0_213;
v00000193f2dc80f0_214 .array/port v00000193f2dc80f0, 214;
v00000193f2dc80f0_215 .array/port v00000193f2dc80f0, 215;
v00000193f2dc80f0_216 .array/port v00000193f2dc80f0, 216;
v00000193f2dc80f0_217 .array/port v00000193f2dc80f0, 217;
E_00000193f2d99b70/54 .event anyedge, v00000193f2dc80f0_214, v00000193f2dc80f0_215, v00000193f2dc80f0_216, v00000193f2dc80f0_217;
v00000193f2dc80f0_218 .array/port v00000193f2dc80f0, 218;
v00000193f2dc80f0_219 .array/port v00000193f2dc80f0, 219;
v00000193f2dc80f0_220 .array/port v00000193f2dc80f0, 220;
v00000193f2dc80f0_221 .array/port v00000193f2dc80f0, 221;
E_00000193f2d99b70/55 .event anyedge, v00000193f2dc80f0_218, v00000193f2dc80f0_219, v00000193f2dc80f0_220, v00000193f2dc80f0_221;
v00000193f2dc80f0_222 .array/port v00000193f2dc80f0, 222;
v00000193f2dc80f0_223 .array/port v00000193f2dc80f0, 223;
v00000193f2dc80f0_224 .array/port v00000193f2dc80f0, 224;
v00000193f2dc80f0_225 .array/port v00000193f2dc80f0, 225;
E_00000193f2d99b70/56 .event anyedge, v00000193f2dc80f0_222, v00000193f2dc80f0_223, v00000193f2dc80f0_224, v00000193f2dc80f0_225;
v00000193f2dc80f0_226 .array/port v00000193f2dc80f0, 226;
v00000193f2dc80f0_227 .array/port v00000193f2dc80f0, 227;
v00000193f2dc80f0_228 .array/port v00000193f2dc80f0, 228;
v00000193f2dc80f0_229 .array/port v00000193f2dc80f0, 229;
E_00000193f2d99b70/57 .event anyedge, v00000193f2dc80f0_226, v00000193f2dc80f0_227, v00000193f2dc80f0_228, v00000193f2dc80f0_229;
v00000193f2dc80f0_230 .array/port v00000193f2dc80f0, 230;
v00000193f2dc80f0_231 .array/port v00000193f2dc80f0, 231;
v00000193f2dc80f0_232 .array/port v00000193f2dc80f0, 232;
v00000193f2dc80f0_233 .array/port v00000193f2dc80f0, 233;
E_00000193f2d99b70/58 .event anyedge, v00000193f2dc80f0_230, v00000193f2dc80f0_231, v00000193f2dc80f0_232, v00000193f2dc80f0_233;
v00000193f2dc80f0_234 .array/port v00000193f2dc80f0, 234;
v00000193f2dc80f0_235 .array/port v00000193f2dc80f0, 235;
v00000193f2dc80f0_236 .array/port v00000193f2dc80f0, 236;
v00000193f2dc80f0_237 .array/port v00000193f2dc80f0, 237;
E_00000193f2d99b70/59 .event anyedge, v00000193f2dc80f0_234, v00000193f2dc80f0_235, v00000193f2dc80f0_236, v00000193f2dc80f0_237;
v00000193f2dc80f0_238 .array/port v00000193f2dc80f0, 238;
v00000193f2dc80f0_239 .array/port v00000193f2dc80f0, 239;
v00000193f2dc80f0_240 .array/port v00000193f2dc80f0, 240;
v00000193f2dc80f0_241 .array/port v00000193f2dc80f0, 241;
E_00000193f2d99b70/60 .event anyedge, v00000193f2dc80f0_238, v00000193f2dc80f0_239, v00000193f2dc80f0_240, v00000193f2dc80f0_241;
v00000193f2dc80f0_242 .array/port v00000193f2dc80f0, 242;
v00000193f2dc80f0_243 .array/port v00000193f2dc80f0, 243;
v00000193f2dc80f0_244 .array/port v00000193f2dc80f0, 244;
v00000193f2dc80f0_245 .array/port v00000193f2dc80f0, 245;
E_00000193f2d99b70/61 .event anyedge, v00000193f2dc80f0_242, v00000193f2dc80f0_243, v00000193f2dc80f0_244, v00000193f2dc80f0_245;
v00000193f2dc80f0_246 .array/port v00000193f2dc80f0, 246;
v00000193f2dc80f0_247 .array/port v00000193f2dc80f0, 247;
v00000193f2dc80f0_248 .array/port v00000193f2dc80f0, 248;
v00000193f2dc80f0_249 .array/port v00000193f2dc80f0, 249;
E_00000193f2d99b70/62 .event anyedge, v00000193f2dc80f0_246, v00000193f2dc80f0_247, v00000193f2dc80f0_248, v00000193f2dc80f0_249;
v00000193f2dc80f0_250 .array/port v00000193f2dc80f0, 250;
v00000193f2dc80f0_251 .array/port v00000193f2dc80f0, 251;
v00000193f2dc80f0_252 .array/port v00000193f2dc80f0, 252;
v00000193f2dc80f0_253 .array/port v00000193f2dc80f0, 253;
E_00000193f2d99b70/63 .event anyedge, v00000193f2dc80f0_250, v00000193f2dc80f0_251, v00000193f2dc80f0_252, v00000193f2dc80f0_253;
v00000193f2dc80f0_254 .array/port v00000193f2dc80f0, 254;
v00000193f2dc80f0_255 .array/port v00000193f2dc80f0, 255;
E_00000193f2d99b70/64 .event anyedge, v00000193f2dc80f0_254, v00000193f2dc80f0_255;
E_00000193f2d99b70 .event/or E_00000193f2d99b70/0, E_00000193f2d99b70/1, E_00000193f2d99b70/2, E_00000193f2d99b70/3, E_00000193f2d99b70/4, E_00000193f2d99b70/5, E_00000193f2d99b70/6, E_00000193f2d99b70/7, E_00000193f2d99b70/8, E_00000193f2d99b70/9, E_00000193f2d99b70/10, E_00000193f2d99b70/11, E_00000193f2d99b70/12, E_00000193f2d99b70/13, E_00000193f2d99b70/14, E_00000193f2d99b70/15, E_00000193f2d99b70/16, E_00000193f2d99b70/17, E_00000193f2d99b70/18, E_00000193f2d99b70/19, E_00000193f2d99b70/20, E_00000193f2d99b70/21, E_00000193f2d99b70/22, E_00000193f2d99b70/23, E_00000193f2d99b70/24, E_00000193f2d99b70/25, E_00000193f2d99b70/26, E_00000193f2d99b70/27, E_00000193f2d99b70/28, E_00000193f2d99b70/29, E_00000193f2d99b70/30, E_00000193f2d99b70/31, E_00000193f2d99b70/32, E_00000193f2d99b70/33, E_00000193f2d99b70/34, E_00000193f2d99b70/35, E_00000193f2d99b70/36, E_00000193f2d99b70/37, E_00000193f2d99b70/38, E_00000193f2d99b70/39, E_00000193f2d99b70/40, E_00000193f2d99b70/41, E_00000193f2d99b70/42, E_00000193f2d99b70/43, E_00000193f2d99b70/44, E_00000193f2d99b70/45, E_00000193f2d99b70/46, E_00000193f2d99b70/47, E_00000193f2d99b70/48, E_00000193f2d99b70/49, E_00000193f2d99b70/50, E_00000193f2d99b70/51, E_00000193f2d99b70/52, E_00000193f2d99b70/53, E_00000193f2d99b70/54, E_00000193f2d99b70/55, E_00000193f2d99b70/56, E_00000193f2d99b70/57, E_00000193f2d99b70/58, E_00000193f2d99b70/59, E_00000193f2d99b70/60, E_00000193f2d99b70/61, E_00000193f2d99b70/62, E_00000193f2d99b70/63, E_00000193f2d99b70/64;
E_00000193f2d99d30 .event posedge, v00000193f2dc7fb0_0;
S_00000193f2db9ba0 .scope module, "u_ex1_ex2" "pipe_ex1_ex2" 3 227, 7 11 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "ex1_alu_result";
    .port_info 3 /INPUT 16 "ex1_rs2_data";
    .port_info 4 /INPUT 16 "ex1_branch_target";
    .port_info 5 /INPUT 4 "ex1_rd";
    .port_info 6 /INPUT 1 "ex1_zero";
    .port_info 7 /INPUT 1 "ex1_reg_write";
    .port_info 8 /INPUT 1 "ex1_mem_read";
    .port_info 9 /INPUT 1 "ex1_mem_write";
    .port_info 10 /INPUT 1 "ex1_mem_to_reg";
    .port_info 11 /INPUT 1 "ex1_branch";
    .port_info 12 /INPUT 1 "ex1_branch_ne";
    .port_info 13 /OUTPUT 16 "ex2_alu_result";
    .port_info 14 /OUTPUT 16 "ex2_rs2_data";
    .port_info 15 /OUTPUT 16 "ex2_branch_target";
    .port_info 16 /OUTPUT 4 "ex2_rd";
    .port_info 17 /OUTPUT 1 "ex2_zero";
    .port_info 18 /OUTPUT 1 "ex2_reg_write";
    .port_info 19 /OUTPUT 1 "ex2_mem_read";
    .port_info 20 /OUTPUT 1 "ex2_mem_write";
    .port_info 21 /OUTPUT 1 "ex2_mem_to_reg";
    .port_info 22 /OUTPUT 1 "ex2_branch";
    .port_info 23 /OUTPUT 1 "ex2_branch_ne";
v00000193f2d91710_0 .net "clk", 0 0, v00000193f2e2fa60_0;  alias, 1 drivers
v00000193f2d909f0_0 .net "ex1_alu_result", 15 0, v00000193f2dc8ff0_0;  alias, 1 drivers
v00000193f2d90a90_0 .net "ex1_branch", 0 0, v00000193f2e27840_0;  alias, 1 drivers
v00000193f2d913f0_0 .net "ex1_branch_ne", 0 0, v00000193f2e27b60_0;  alias, 1 drivers
v00000193f2d917b0_0 .net "ex1_branch_target", 15 0, L_00000193f2e7d640;  alias, 1 drivers
v00000193f2d91850_0 .net "ex1_mem_read", 0 0, v00000193f2e27c00_0;  alias, 1 drivers
v00000193f2d91170_0 .net "ex1_mem_to_reg", 0 0, v00000193f2e27ca0_0;  alias, 1 drivers
v00000193f2d91210_0 .net "ex1_mem_write", 0 0, v00000193f2e27980_0;  alias, 1 drivers
v00000193f2d91e90_0 .net "ex1_rd", 3 0, v00000193f2e27160_0;  alias, 1 drivers
v00000193f2d8b680_0 .net "ex1_reg_write", 0 0, v00000193f2e26800_0;  alias, 1 drivers
v00000193f2e241e0_0 .net "ex1_rs2_data", 15 0, L_00000193f2e7c880;  alias, 1 drivers
v00000193f2e24280_0 .net "ex1_zero", 0 0, L_00000193f2e7d460;  alias, 1 drivers
v00000193f2e240a0_0 .var "ex2_alu_result", 15 0;
v00000193f2e24a00_0 .var "ex2_branch", 0 0;
v00000193f2e23ba0_0 .var "ex2_branch_ne", 0 0;
v00000193f2e23740_0 .var "ex2_branch_target", 15 0;
v00000193f2e23ce0_0 .var "ex2_mem_read", 0 0;
v00000193f2e25180_0 .var "ex2_mem_to_reg", 0 0;
v00000193f2e239c0_0 .var "ex2_mem_write", 0 0;
v00000193f2e23a60_0 .var "ex2_rd", 3 0;
v00000193f2e246e0_0 .var "ex2_reg_write", 0 0;
v00000193f2e250e0_0 .var "ex2_rs2_data", 15 0;
v00000193f2e23b00_0 .var "ex2_zero", 0 0;
v00000193f2e24c80_0 .net "rst", 0 0, v00000193f2e2f740_0;  alias, 1 drivers
E_00000193f2d99a70 .event posedge, v00000193f2e24c80_0, v00000193f2dc7fb0_0;
S_00000193f2d0c5e0 .scope module, "u_ex2_mem" "pipe_ex2_mem" 3 255, 8 14 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush_mem";
    .port_info 3 /INPUT 16 "ex2_alu_result";
    .port_info 4 /INPUT 16 "ex2_rs2_data";
    .port_info 5 /INPUT 4 "ex2_rd";
    .port_info 6 /INPUT 16 "ex2_branch_target";
    .port_info 7 /INPUT 1 "ex2_zero";
    .port_info 8 /INPUT 1 "ex2_reg_write";
    .port_info 9 /INPUT 1 "ex2_mem_read";
    .port_info 10 /INPUT 1 "ex2_mem_write";
    .port_info 11 /INPUT 1 "ex2_mem_to_reg";
    .port_info 12 /INPUT 1 "ex2_branch";
    .port_info 13 /INPUT 1 "ex2_branch_ne";
    .port_info 14 /OUTPUT 16 "mem_alu_result";
    .port_info 15 /OUTPUT 16 "mem_rs2_data";
    .port_info 16 /OUTPUT 4 "mem_rd";
    .port_info 17 /OUTPUT 16 "mem_branch_target";
    .port_info 18 /OUTPUT 1 "mem_zero";
    .port_info 19 /OUTPUT 1 "mem_reg_write";
    .port_info 20 /OUTPUT 1 "mem_mem_read";
    .port_info 21 /OUTPUT 1 "mem_mem_write";
    .port_info 22 /OUTPUT 1 "mem_mem_to_reg";
    .port_info 23 /OUTPUT 1 "mem_branch";
    .port_info 24 /OUTPUT 1 "mem_branch_ne";
v00000193f2e24780_0 .net "clk", 0 0, v00000193f2e2fa60_0;  alias, 1 drivers
v00000193f2e23920_0 .net "ex2_alu_result", 15 0, v00000193f2e240a0_0;  alias, 1 drivers
v00000193f2e243c0_0 .net "ex2_branch", 0 0, v00000193f2e24a00_0;  alias, 1 drivers
v00000193f2e23f60_0 .net "ex2_branch_ne", 0 0, v00000193f2e23ba0_0;  alias, 1 drivers
v00000193f2e236a0_0 .net "ex2_branch_target", 15 0, v00000193f2e23740_0;  alias, 1 drivers
v00000193f2e24b40_0 .net "ex2_mem_read", 0 0, v00000193f2e23ce0_0;  alias, 1 drivers
v00000193f2e24500_0 .net "ex2_mem_to_reg", 0 0, v00000193f2e25180_0;  alias, 1 drivers
v00000193f2e25360_0 .net "ex2_mem_write", 0 0, v00000193f2e239c0_0;  alias, 1 drivers
v00000193f2e254a0_0 .net "ex2_rd", 3 0, v00000193f2e23a60_0;  alias, 1 drivers
v00000193f2e24d20_0 .net "ex2_reg_write", 0 0, v00000193f2e246e0_0;  alias, 1 drivers
v00000193f2e23c40_0 .net "ex2_rs2_data", 15 0, v00000193f2e250e0_0;  alias, 1 drivers
v00000193f2e24000_0 .net "ex2_zero", 0 0, v00000193f2e23b00_0;  alias, 1 drivers
L_00000193f2e34b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000193f2e24140_0 .net "flush_mem", 0 0, L_00000193f2e34b10;  1 drivers
v00000193f2e24640_0 .var "mem_alu_result", 15 0;
v00000193f2e24320_0 .var "mem_branch", 0 0;
v00000193f2e25540_0 .var "mem_branch_ne", 0 0;
v00000193f2e245a0_0 .var "mem_branch_target", 15 0;
v00000193f2e23d80_0 .var "mem_mem_read", 0 0;
v00000193f2e24460_0 .var "mem_mem_to_reg", 0 0;
v00000193f2e23e20_0 .var "mem_mem_write", 0 0;
v00000193f2e237e0_0 .var "mem_rd", 3 0;
v00000193f2e248c0_0 .var "mem_reg_write", 0 0;
v00000193f2e24fa0_0 .var "mem_rs2_data", 15 0;
v00000193f2e24960_0 .var "mem_zero", 0 0;
v00000193f2e24820_0 .net "rst", 0 0, v00000193f2e2f740_0;  alias, 1 drivers
S_00000193f2d03910 .scope module, "u_fwd" "forwarding_unit" 3 189, 9 14 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "idex_rs1";
    .port_info 1 /INPUT 4 "idex_rs2";
    .port_info 2 /INPUT 1 "exmem_reg_write";
    .port_info 3 /INPUT 1 "exmem_mem_to_reg";
    .port_info 4 /INPUT 4 "exmem_rd";
    .port_info 5 /INPUT 1 "memwb_reg_write";
    .port_info 6 /INPUT 4 "memwb_rd";
    .port_info 7 /OUTPUT 2 "forward_a";
    .port_info 8 /OUTPUT 2 "forward_b";
v00000193f2e24aa0_0 .net "exmem_mem_to_reg", 0 0, v00000193f2e25180_0;  alias, 1 drivers
v00000193f2e25040_0 .net "exmem_rd", 3 0, v00000193f2e23a60_0;  alias, 1 drivers
v00000193f2e23ec0_0 .net "exmem_reg_write", 0 0, v00000193f2e246e0_0;  alias, 1 drivers
v00000193f2e24be0_0 .var "forward_a", 1 0;
v00000193f2e24dc0_0 .var "forward_b", 1 0;
v00000193f2e24e60_0 .net "idex_rs1", 3 0, v00000193f2e26940_0;  alias, 1 drivers
v00000193f2e24f00_0 .net "idex_rs2", 3 0, v00000193f2e26a80_0;  alias, 1 drivers
v00000193f2e25400_0 .net "memwb_rd", 3 0, v00000193f2e237e0_0;  alias, 1 drivers
v00000193f2e252c0_0 .net "memwb_reg_write", 0 0, v00000193f2e248c0_0;  alias, 1 drivers
E_00000193f2d99e70/0 .event anyedge, v00000193f2e246e0_0, v00000193f2e25180_0, v00000193f2e23a60_0, v00000193f2e24e60_0;
E_00000193f2d99e70/1 .event anyedge, v00000193f2e248c0_0, v00000193f2e237e0_0, v00000193f2e24f00_0;
E_00000193f2d99e70 .event/or E_00000193f2d99e70/0, E_00000193f2d99e70/1;
S_00000193f2e25b60 .scope module, "u_hazard" "hazard_unit" 3 67, 10 17 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "ifid_rs1";
    .port_info 1 /INPUT 4 "ifid_rs2";
    .port_info 2 /INPUT 4 "idex_rd";
    .port_info 3 /INPUT 1 "idex_mem_read";
    .port_info 4 /OUTPUT 1 "pc_write";
    .port_info 5 /OUTPUT 1 "ifid_write";
    .port_info 6 /OUTPUT 1 "idex_flush";
v00000193f2e23880_0 .var "idex_flush", 0 0;
v00000193f2e26760_0 .net "idex_mem_read", 0 0, v00000193f2e27c00_0;  alias, 1 drivers
v00000193f2e27ac0_0 .net "idex_rd", 3 0, v00000193f2e27160_0;  alias, 1 drivers
v00000193f2e277a0_0 .net "ifid_rs1", 3 0, L_00000193f2e33600;  alias, 1 drivers
v00000193f2e27200_0 .net "ifid_rs2", 3 0, L_00000193f2e33560;  alias, 1 drivers
v00000193f2e27700_0 .var "ifid_write", 0 0;
v00000193f2e27f20_0 .var "pc_write", 0 0;
E_00000193f2d9b3f0 .event anyedge, v00000193f2d91850_0, v00000193f2d91e90_0, v00000193f2e277a0_0, v00000193f2e27200_0;
S_00000193f2e256b0 .scope module, "u_id_ex" "pipe_id_ex" 3 152, 11 13 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 16 "id_pc";
    .port_info 4 /INPUT 16 "id_rs1_data";
    .port_info 5 /INPUT 16 "id_rs2_data";
    .port_info 6 /INPUT 16 "id_imm";
    .port_info 7 /INPUT 4 "id_rs1";
    .port_info 8 /INPUT 4 "id_rs2";
    .port_info 9 /INPUT 4 "id_rd";
    .port_info 10 /INPUT 4 "id_alu_op";
    .port_info 11 /INPUT 1 "id_reg_write";
    .port_info 12 /INPUT 1 "id_alu_src";
    .port_info 13 /INPUT 1 "id_mem_read";
    .port_info 14 /INPUT 1 "id_mem_write";
    .port_info 15 /INPUT 1 "id_mem_to_reg";
    .port_info 16 /INPUT 1 "id_branch";
    .port_info 17 /INPUT 1 "id_branch_ne";
    .port_info 18 /OUTPUT 16 "ex_pc";
    .port_info 19 /OUTPUT 16 "ex_rs1_data";
    .port_info 20 /OUTPUT 16 "ex_rs2_data";
    .port_info 21 /OUTPUT 16 "ex_imm";
    .port_info 22 /OUTPUT 4 "ex_rs1";
    .port_info 23 /OUTPUT 4 "ex_rs2";
    .port_info 24 /OUTPUT 4 "ex_rd";
    .port_info 25 /OUTPUT 4 "ex_alu_op";
    .port_info 26 /OUTPUT 1 "ex_reg_write";
    .port_info 27 /OUTPUT 1 "ex_alu_src";
    .port_info 28 /OUTPUT 1 "ex_mem_read";
    .port_info 29 /OUTPUT 1 "ex_mem_write";
    .port_info 30 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 31 /OUTPUT 1 "ex_branch";
    .port_info 32 /OUTPUT 1 "ex_branch_ne";
v00000193f2e266c0_0 .net "clk", 0 0, v00000193f2e2fa60_0;  alias, 1 drivers
v00000193f2e26b20_0 .var "ex_alu_op", 3 0;
v00000193f2e269e0_0 .var "ex_alu_src", 0 0;
v00000193f2e27840_0 .var "ex_branch", 0 0;
v00000193f2e27b60_0 .var "ex_branch_ne", 0 0;
v00000193f2e278e0_0 .var "ex_imm", 15 0;
v00000193f2e27c00_0 .var "ex_mem_read", 0 0;
v00000193f2e27ca0_0 .var "ex_mem_to_reg", 0 0;
v00000193f2e27980_0 .var "ex_mem_write", 0 0;
v00000193f2e281a0_0 .var "ex_pc", 15 0;
v00000193f2e27160_0 .var "ex_rd", 3 0;
v00000193f2e26800_0 .var "ex_reg_write", 0 0;
v00000193f2e26940_0 .var "ex_rs1", 3 0;
v00000193f2e28380_0 .var "ex_rs1_data", 15 0;
v00000193f2e26a80_0 .var "ex_rs2", 3 0;
v00000193f2e27de0_0 .var "ex_rs2_data", 15 0;
v00000193f2e27480_0 .net "flush", 0 0, L_00000193f2dbb330;  1 drivers
v00000193f2e27a20_0 .net "id_alu_op", 3 0, v00000193f2dc8190_0;  alias, 1 drivers
v00000193f2e28560_0 .net "id_alu_src", 0 0, v00000193f2dc8230_0;  alias, 1 drivers
v00000193f2e268a0_0 .net "id_branch", 0 0, v00000193f2dc94f0_0;  alias, 1 drivers
v00000193f2e27520_0 .net "id_branch_ne", 0 0, v00000193f2dc9950_0;  alias, 1 drivers
v00000193f2e27e80_0 .net "id_imm", 15 0, L_00000193f2e7e0e0;  alias, 1 drivers
v00000193f2e270c0_0 .net "id_mem_read", 0 0, v00000193f2dc9630_0;  alias, 1 drivers
v00000193f2e26bc0_0 .net "id_mem_to_reg", 0 0, v00000193f2dc9b30_0;  alias, 1 drivers
v00000193f2e272a0_0 .net "id_mem_write", 0 0, v00000193f2dc8a50_0;  alias, 1 drivers
v00000193f2e27340_0 .net "id_pc", 15 0, v00000193f2e29530_0;  alias, 1 drivers
v00000193f2e273e0_0 .net "id_rd", 3 0, L_00000193f2e32f20;  alias, 1 drivers
v00000193f2e26c60_0 .net "id_reg_write", 0 0, v00000193f2dc8910_0;  alias, 1 drivers
v00000193f2e26ee0_0 .net "id_rs1", 3 0, L_00000193f2e33600;  alias, 1 drivers
v00000193f2e275c0_0 .net "id_rs1_data", 15 0, L_00000193f2e7d820;  alias, 1 drivers
v00000193f2e28060_0 .net "id_rs2", 3 0, L_00000193f2e33560;  alias, 1 drivers
v00000193f2e27660_0 .net "id_rs2_data", 15 0, L_00000193f2e7da00;  alias, 1 drivers
v00000193f2e27d40_0 .net "rst", 0 0, v00000193f2e2f740_0;  alias, 1 drivers
S_00000193f2e264c0 .scope module, "u_if" "if_stage" 3 91, 12 13 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall_if";
    .port_info 3 /INPUT 1 "flush_if";
    .port_info 4 /INPUT 1 "halt";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 16 "branch_target";
    .port_info 7 /INPUT 1 "jump_taken";
    .port_info 8 /INPUT 16 "jump_target";
    .port_info 9 /OUTPUT 16 "if_pc";
    .port_info 10 /OUTPUT 16 "if_instr";
v00000193f2e26da0_0 .net "branch_taken", 0 0, L_00000193f2dbae60;  alias, 1 drivers
v00000193f2e26e40_0 .net "branch_target", 15 0, v00000193f2e23740_0;  alias, 1 drivers
v00000193f2e26f80_0 .net "clk", 0 0, v00000193f2e2fa60_0;  alias, 1 drivers
v00000193f2e27020_0 .net "flush_if", 0 0, L_00000193f2dbb950;  alias, 1 drivers
v00000193f2e2a390_0 .net "halt", 0 0, v00000193f2e2e130_0;  1 drivers
v00000193f2e29850_0 .net "if_instr", 15 0, L_00000193f2dbb9c0;  alias, 1 drivers
v00000193f2e2a110_0 .var "if_pc", 15 0;
v00000193f2e29710_0 .net "jump_taken", 0 0, L_00000193f2dbaf40;  alias, 1 drivers
v00000193f2e29f30_0 .net "jump_target", 15 0, L_00000193f2dbbc60;  alias, 1 drivers
v00000193f2e28950_0 .net "rst", 0 0, v00000193f2e2f740_0;  alias, 1 drivers
v00000193f2e293f0_0 .net "stall_if", 0 0, L_00000193f2dbbbf0;  1 drivers
S_00000193f2e25840 .scope module, "u_imem" "imem" 12 36, 13 11 0, S_00000193f2e264c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 16 "instr";
L_00000193f2dbb9c0 .functor BUFZ 16, L_00000193f2e340a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000193f2e28240_0 .net *"_ivl_0", 15 0, L_00000193f2e340a0;  1 drivers
v00000193f2e28100_0 .net *"_ivl_3", 7 0, L_00000193f2e332e0;  1 drivers
v00000193f2e26d00_0 .net *"_ivl_4", 9 0, L_00000193f2e34280;  1 drivers
L_00000193f2e346d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000193f2e27fc0_0 .net *"_ivl_7", 1 0, L_00000193f2e346d8;  1 drivers
v00000193f2e282e0_0 .net "addr", 15 0, v00000193f2e2a110_0;  alias, 1 drivers
v00000193f2e28420_0 .net "instr", 15 0, L_00000193f2dbb9c0;  alias, 1 drivers
v00000193f2e284c0 .array "mem", 255 0, 15 0;
L_00000193f2e340a0 .array/port v00000193f2e284c0, L_00000193f2e34280;
L_00000193f2e332e0 .part v00000193f2e2a110_0, 0, 8;
L_00000193f2e34280 .concat [ 8 2 0 0], L_00000193f2e332e0, L_00000193f2e346d8;
S_00000193f2e259d0 .scope module, "u_if_id" "pipe_if_id" 3 106, 14 14 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 16 "if_pc";
    .port_info 5 /INPUT 16 "if_instr";
    .port_info 6 /OUTPUT 16 "id_pc";
    .port_info 7 /OUTPUT 16 "id_instr";
v00000193f2e29210_0 .net "clk", 0 0, v00000193f2e2fa60_0;  alias, 1 drivers
v00000193f2e28b30_0 .net "flush", 0 0, L_00000193f2dbb950;  alias, 1 drivers
v00000193f2e290d0_0 .var "id_instr", 15 0;
v00000193f2e29530_0 .var "id_pc", 15 0;
v00000193f2e28770_0 .net "if_instr", 15 0, L_00000193f2dbb9c0;  alias, 1 drivers
v00000193f2e29670_0 .net "if_pc", 15 0, v00000193f2e2a110_0;  alias, 1 drivers
v00000193f2e289f0_0 .net "rst", 0 0, v00000193f2e2f740_0;  alias, 1 drivers
v00000193f2e295d0_0 .net "stall", 0 0, L_00000193f2dbb170;  alias, 1 drivers
S_00000193f2e26010 .scope module, "u_mem_wb" "pipe_mem_wb" 3 294, 15 3 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 16 "alu_result_in";
    .port_info 6 /INPUT 16 "mem_data_in";
    .port_info 7 /INPUT 4 "rd_in";
    .port_info 8 /OUTPUT 1 "mem_to_reg";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 16 "alu_result";
    .port_info 11 /OUTPUT 16 "mem_data";
    .port_info 12 /OUTPUT 4 "rd";
v00000193f2e292b0_0 .var "alu_result", 15 0;
v00000193f2e286d0_0 .net "alu_result_in", 15 0, v00000193f2e24640_0;  alias, 1 drivers
v00000193f2e2a2f0_0 .net "clk", 0 0, v00000193f2e2fa60_0;  alias, 1 drivers
o00000193f2dd4908 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e288b0_0 .net "flush", 0 0, o00000193f2dd4908;  0 drivers
v00000193f2e2a430_0 .var "mem_data", 15 0;
v00000193f2e28a90_0 .net "mem_data_in", 15 0, v00000193f2d90ef0_0;  alias, 1 drivers
v00000193f2e2a070_0 .var "mem_to_reg", 0 0;
v00000193f2e29350_0 .net "mem_to_reg_in", 0 0, v00000193f2e24460_0;  alias, 1 drivers
v00000193f2e28810_0 .var "rd", 3 0;
v00000193f2e28e50_0 .net "rd_in", 3 0, v00000193f2e237e0_0;  alias, 1 drivers
v00000193f2e29fd0_0 .var "reg_write", 0 0;
v00000193f2e28bd0_0 .net "reg_write_in", 0 0, v00000193f2e248c0_0;  alias, 1 drivers
v00000193f2e297b0_0 .net "rst", 0 0, v00000193f2e2f740_0;  alias, 1 drivers
S_00000193f2e25cf0 .scope module, "u_rf" "regfile" 3 139, 16 12 0, S_00000193f2d25770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 16 "rd_data";
    .port_info 7 /OUTPUT 16 "rs1_data";
    .port_info 8 /OUTPUT 16 "rs2_data";
L_00000193f2dbafb0 .functor AND 1, v00000193f2e29fd0_0, L_00000193f2e7ee00, C4<1>, C4<1>;
L_00000193f2dbb020 .functor AND 1, L_00000193f2dbafb0, L_00000193f2e7e720, C4<1>, C4<1>;
L_00000193f2dbb250 .functor AND 1, v00000193f2e29fd0_0, L_00000193f2e7ea40, C4<1>, C4<1>;
L_00000193f2dbb1e0 .functor AND 1, L_00000193f2dbb250, L_00000193f2e7ca60, C4<1>, C4<1>;
L_00000193f2e34768 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000193f2e29b70_0 .net/2u *"_ivl_0", 3 0, L_00000193f2e34768;  1 drivers
L_00000193f2e347f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000193f2e29990_0 .net *"_ivl_11", 1 0, L_00000193f2e347f8;  1 drivers
L_00000193f2e34840 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000193f2e28c70_0 .net/2u *"_ivl_14", 3 0, L_00000193f2e34840;  1 drivers
v00000193f2e29490_0 .net *"_ivl_16", 0 0, L_00000193f2e7c7e0;  1 drivers
L_00000193f2e34888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193f2e29c10_0 .net/2u *"_ivl_18", 15 0, L_00000193f2e34888;  1 drivers
v00000193f2e28db0_0 .net *"_ivl_2", 0 0, L_00000193f2e7c9c0;  1 drivers
v00000193f2e29ad0_0 .net *"_ivl_20", 15 0, L_00000193f2e7e4a0;  1 drivers
v00000193f2e29cb0_0 .net *"_ivl_22", 5 0, L_00000193f2e7d960;  1 drivers
L_00000193f2e348d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000193f2e2a4d0_0 .net *"_ivl_25", 1 0, L_00000193f2e348d0;  1 drivers
v00000193f2e29a30_0 .net *"_ivl_28", 0 0, L_00000193f2e7ee00;  1 drivers
v00000193f2e2a1b0_0 .net *"_ivl_31", 0 0, L_00000193f2dbafb0;  1 drivers
L_00000193f2e34918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000193f2e29d50_0 .net/2u *"_ivl_32", 3 0, L_00000193f2e34918;  1 drivers
v00000193f2e28ef0_0 .net *"_ivl_34", 0 0, L_00000193f2e7e720;  1 drivers
v00000193f2e29df0_0 .net *"_ivl_37", 0 0, L_00000193f2dbb020;  1 drivers
L_00000193f2e347b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193f2e29e90_0 .net/2u *"_ivl_4", 15 0, L_00000193f2e347b0;  1 drivers
v00000193f2e2a250_0 .net *"_ivl_40", 0 0, L_00000193f2e7ea40;  1 drivers
v00000193f2e2a570_0 .net *"_ivl_43", 0 0, L_00000193f2dbb250;  1 drivers
L_00000193f2e34960 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000193f2e29170_0 .net/2u *"_ivl_44", 3 0, L_00000193f2e34960;  1 drivers
v00000193f2e28d10_0 .net *"_ivl_46", 0 0, L_00000193f2e7ca60;  1 drivers
v00000193f2e28f90_0 .net *"_ivl_49", 0 0, L_00000193f2dbb1e0;  1 drivers
v00000193f2e29030_0 .net *"_ivl_6", 15 0, L_00000193f2e7d320;  1 drivers
v00000193f2e2afa0_0 .net *"_ivl_8", 5 0, L_00000193f2e7ddc0;  1 drivers
v00000193f2e2a8c0_0 .net "clk", 0 0, v00000193f2e2fa60_0;  alias, 1 drivers
v00000193f2e2a780_0 .var/i "i", 31 0;
v00000193f2e2b860_0 .net "rd", 3 0, v00000193f2e28810_0;  alias, 1 drivers
v00000193f2e2b900_0 .net "rd_data", 15 0, L_00000193f2e7cb00;  alias, 1 drivers
v00000193f2e2bd60_0 .net "reg_write", 0 0, v00000193f2e29fd0_0;  alias, 1 drivers
v00000193f2e2a960 .array "regs", 15 0, 15 0;
v00000193f2e2b540_0 .net "rs1", 3 0, L_00000193f2e33600;  alias, 1 drivers
v00000193f2e2adc0_0 .net "rs1_data", 15 0, L_00000193f2e7d820;  alias, 1 drivers
v00000193f2e2c120_0 .net "rs1_raw", 15 0, L_00000193f2e7de60;  1 drivers
v00000193f2e2ba40_0 .net "rs2", 3 0, L_00000193f2e33560;  alias, 1 drivers
v00000193f2e2ac80_0 .net "rs2_data", 15 0, L_00000193f2e7da00;  alias, 1 drivers
v00000193f2e2b2c0_0 .net "rs2_raw", 15 0, L_00000193f2e7e2c0;  1 drivers
v00000193f2e2bea0_0 .net "rst", 0 0, v00000193f2e2f740_0;  alias, 1 drivers
L_00000193f2e7c9c0 .cmp/eq 4, L_00000193f2e33600, L_00000193f2e34768;
L_00000193f2e7d320 .array/port v00000193f2e2a960, L_00000193f2e7ddc0;
L_00000193f2e7ddc0 .concat [ 4 2 0 0], L_00000193f2e33600, L_00000193f2e347f8;
L_00000193f2e7de60 .functor MUXZ 16, L_00000193f2e7d320, L_00000193f2e347b0, L_00000193f2e7c9c0, C4<>;
L_00000193f2e7c7e0 .cmp/eq 4, L_00000193f2e33560, L_00000193f2e34840;
L_00000193f2e7e4a0 .array/port v00000193f2e2a960, L_00000193f2e7d960;
L_00000193f2e7d960 .concat [ 4 2 0 0], L_00000193f2e33560, L_00000193f2e348d0;
L_00000193f2e7e2c0 .functor MUXZ 16, L_00000193f2e7e4a0, L_00000193f2e34888, L_00000193f2e7c7e0, C4<>;
L_00000193f2e7ee00 .cmp/eq 4, v00000193f2e28810_0, L_00000193f2e33600;
L_00000193f2e7e720 .cmp/ne 4, v00000193f2e28810_0, L_00000193f2e34918;
L_00000193f2e7d820 .functor MUXZ 16, L_00000193f2e7de60, L_00000193f2e7cb00, L_00000193f2dbb020, C4<>;
L_00000193f2e7ea40 .cmp/eq 4, v00000193f2e28810_0, L_00000193f2e33560;
L_00000193f2e7ca60 .cmp/ne 4, v00000193f2e28810_0, L_00000193f2e34960;
L_00000193f2e7da00 .functor MUXZ 16, L_00000193f2e7e2c0, L_00000193f2e7cb00, L_00000193f2dbb1e0, C4<>;
S_00000193f2daebd0 .scope module, "ex1_stage" "ex1_stage" 17 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "pc_in";
    .port_info 1 /INPUT 4 "alu_op";
    .port_info 2 /INPUT 4 "rd";
    .port_info 3 /INPUT 16 "rs1_data";
    .port_info 4 /INPUT 16 "rs2_data";
    .port_info 5 /INPUT 16 "imm";
    .port_info 6 /INPUT 1 "alu_src";
    .port_info 7 /INPUT 2 "forward_a";
    .port_info 8 /INPUT 2 "forward_b";
    .port_info 9 /INPUT 16 "ex2_alu_result";
    .port_info 10 /INPUT 16 "mem_wb_data";
    .port_info 11 /OUTPUT 16 "alu_result";
    .port_info 12 /OUTPUT 1 "zero";
    .port_info 13 /OUTPUT 16 "branch_target";
    .port_info 14 /OUTPUT 4 "rd_out";
o00000193f2dd5ad8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_00000193f2d81270 .functor BUFZ 4, o00000193f2dd5ad8, C4<0000>, C4<0000>, C4<0000>;
v00000193f2e2e8e0_0 .net "alu_b", 15 0, L_00000193f2e7d8c0;  1 drivers
o00000193f2dd5778 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000193f2e2eca0_0 .net "alu_op", 3 0, o00000193f2dd5778;  0 drivers
v00000193f2e2f240_0 .net "alu_result", 15 0, v00000193f2e2ec00_0;  1 drivers
o00000193f2dd5928 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e2f420_0 .net "alu_src", 0 0, o00000193f2dd5928;  0 drivers
v00000193f2e2f7e0_0 .net "branch_target", 15 0, L_00000193f2e7d6e0;  1 drivers
o00000193f2dd5988 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e2fb00_0 .net "ex2_alu_result", 15 0, o00000193f2dd5988;  0 drivers
o00000193f2dd59b8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000193f2e2ee80_0 .net "forward_a", 1 0, o00000193f2dd59b8;  0 drivers
o00000193f2dd59e8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000193f2e2fc40_0 .net "forward_b", 1 0, o00000193f2dd59e8;  0 drivers
o00000193f2dd5a18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e2f1a0_0 .net "imm", 15 0, o00000193f2dd5a18;  0 drivers
o00000193f2dd5a48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e2ede0_0 .net "mem_wb_data", 15 0, o00000193f2dd5a48;  0 drivers
v00000193f2e2fce0_0 .var "op_a", 15 0;
v00000193f2e303c0_0 .var "op_b", 15 0;
o00000193f2dd5aa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e30460_0 .net "pc_in", 15 0, o00000193f2dd5aa8;  0 drivers
v00000193f2e2ef20_0 .net "rd", 3 0, o00000193f2dd5ad8;  0 drivers
v00000193f2e2efc0_0 .net "rd_out", 3 0, L_00000193f2d81270;  1 drivers
o00000193f2dd5b38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e2f4c0_0 .net "rs1_data", 15 0, o00000193f2dd5b38;  0 drivers
o00000193f2dd5b68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e2f600_0 .net "rs2_data", 15 0, o00000193f2dd5b68;  0 drivers
v00000193f2e2f060_0 .net "zero", 0 0, L_00000193f2e7cba0;  1 drivers
E_00000193f2d9b4b0 .event anyedge, v00000193f2e2fc40_0, v00000193f2e2fb00_0, v00000193f2e2ede0_0, v00000193f2e2f600_0;
E_00000193f2d9b270 .event anyedge, v00000193f2e2ee80_0, v00000193f2e2fb00_0, v00000193f2e2ede0_0, v00000193f2e2f4c0_0;
L_00000193f2e7d8c0 .functor MUXZ 16, v00000193f2e303c0_0, o00000193f2dd5a18, o00000193f2dd5928, C4<>;
L_00000193f2e7d6e0 .arith/sum 16, o00000193f2dd5aa8, o00000193f2dd5a18;
S_00000193f2e25e80 .scope module, "u_alu" "alu" 17 61, 4 4 0, S_00000193f2daebd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 16 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000193f2e34b58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193f2e2e840_0 .net/2u *"_ivl_0", 15 0, L_00000193f2e34b58;  1 drivers
v00000193f2e2f6a0_0 .net "a", 15 0, v00000193f2e2fce0_0;  1 drivers
v00000193f2e2e980_0 .net "alu_op", 3 0, o00000193f2dd5778;  alias, 0 drivers
v00000193f2e2ec00_0 .var "alu_result", 15 0;
v00000193f2e2f380_0 .net "b", 15 0, L_00000193f2e7d8c0;  alias, 1 drivers
v00000193f2e30000_0 .net "zero", 0 0, L_00000193f2e7cba0;  alias, 1 drivers
E_00000193f2d9acb0 .event anyedge, v00000193f2e2e980_0, v00000193f2e2f6a0_0, v00000193f2e2f380_0;
L_00000193f2e7cba0 .cmp/eq 16, v00000193f2e2ec00_0, L_00000193f2e34b58;
S_00000193f2dad690 .scope module, "ex2_stage" "ex2_stage" 18 7;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "alu_result_in";
    .port_info 3 /INPUT 16 "rs2_data_in";
    .port_info 4 /INPUT 4 "rd_in";
    .port_info 5 /INPUT 1 "reg_write_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /INPUT 1 "mem_to_reg_in";
    .port_info 9 /OUTPUT 16 "alu_result_out";
    .port_info 10 /OUTPUT 16 "rs2_data_out";
    .port_info 11 /OUTPUT 4 "rd_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "mem_to_reg_out";
o00000193f2dd5e68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e30500_0 .net "alu_result_in", 15 0, o00000193f2dd5e68;  0 drivers
v00000193f2e2f100_0 .var "alu_result_out", 15 0;
o00000193f2dd5ec8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e2fd80_0 .net "clk", 0 0, o00000193f2dd5ec8;  0 drivers
o00000193f2dd5ef8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e2fe20_0 .net "mem_read_in", 0 0, o00000193f2dd5ef8;  0 drivers
v00000193f2e2fec0_0 .var "mem_read_out", 0 0;
o00000193f2dd5f58 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e30140_0 .net "mem_to_reg_in", 0 0, o00000193f2dd5f58;  0 drivers
v00000193f2e322a0_0 .var "mem_to_reg_out", 0 0;
o00000193f2dd5fb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e32de0_0 .net "mem_write_in", 0 0, o00000193f2dd5fb8;  0 drivers
v00000193f2e30c20_0 .var "mem_write_out", 0 0;
o00000193f2dd6018 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000193f2e31580_0 .net "rd_in", 3 0, o00000193f2dd6018;  0 drivers
v00000193f2e31800_0 .var "rd_out", 3 0;
o00000193f2dd6078 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e30b80_0 .net "reg_write_in", 0 0, o00000193f2dd6078;  0 drivers
v00000193f2e30ea0_0 .var "reg_write_out", 0 0;
o00000193f2dd60d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e32200_0 .net "rs2_data_in", 15 0, o00000193f2dd60d8;  0 drivers
v00000193f2e311c0_0 .var "rs2_data_out", 15 0;
o00000193f2dd6138 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e318a0_0 .net "rst", 0 0, o00000193f2dd6138;  0 drivers
E_00000193f2d9a870 .event posedge, v00000193f2e318a0_0, v00000193f2e2fd80_0;
S_00000193f2dad820 .scope module, "id_stage" "id_stage" 19 13;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "id_instr";
    .port_info 3 /INPUT 16 "id_pc";
    .port_info 4 /INPUT 16 "wb_rd_data";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 4 "wb_rd";
    .port_info 7 /OUTPUT 4 "opcode";
    .port_info 8 /OUTPUT 4 "rd";
    .port_info 9 /OUTPUT 4 "rs1";
    .port_info 10 /OUTPUT 4 "rs2";
    .port_info 11 /OUTPUT 16 "rs1_data";
    .port_info 12 /OUTPUT 16 "rs2_data";
    .port_info 13 /OUTPUT 16 "imm_i";
    .port_info 14 /OUTPUT 16 "imm_b";
    .port_info 15 /OUTPUT 16 "pc_out";
    .port_info 16 /OUTPUT 1 "is_nop";
o00000193f2dd6df8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_00000193f2d80b70 .functor BUFZ 16, o00000193f2dd6df8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000193f2e34ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193f2e31b20_0 .net/2u *"_ivl_0", 15 0, L_00000193f2e34ba0;  1 drivers
v00000193f2e31080_0 .net *"_ivl_13", 0 0, L_00000193f2e7dbe0;  1 drivers
v00000193f2e31760_0 .net *"_ivl_14", 11 0, L_00000193f2e7cce0;  1 drivers
v00000193f2e31bc0_0 .net *"_ivl_17", 3 0, L_00000193f2e7e7c0;  1 drivers
v00000193f2e31120_0 .net *"_ivl_21", 0 0, L_00000193f2e7dc80;  1 drivers
v00000193f2e31f80_0 .net *"_ivl_22", 11 0, L_00000193f2e7d140;  1 drivers
v00000193f2e325c0_0 .net *"_ivl_25", 3 0, L_00000193f2e7cf60;  1 drivers
o00000193f2dd6888 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e31260_0 .net "clk", 0 0, o00000193f2dd6888;  0 drivers
o00000193f2dd6dc8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e31300_0 .net "id_instr", 15 0, o00000193f2dd6dc8;  0 drivers
v00000193f2e31440_0 .net "id_pc", 15 0, o00000193f2dd6df8;  0 drivers
v00000193f2e32a20_0 .net "imm_b", 15 0, L_00000193f2e7e180;  1 drivers
v00000193f2e314e0_0 .net "imm_i", 15 0, L_00000193f2e7eea0;  1 drivers
v00000193f2e320c0_0 .net "is_nop", 0 0, L_00000193f2e7daa0;  1 drivers
v00000193f2e32160_0 .net "opcode", 3 0, L_00000193f2e7db40;  1 drivers
v00000193f2e32660_0 .net "pc_out", 15 0, L_00000193f2d80b70;  1 drivers
v00000193f2e328e0_0 .net "rd", 3 0, L_00000193f2e7ecc0;  1 drivers
v00000193f2e32ac0_0 .net "rs1", 3 0, L_00000193f2e7c920;  1 drivers
v00000193f2e32b60_0 .net "rs1_data", 15 0, L_00000193f2e7e900;  1 drivers
v00000193f2e33ba0_0 .net "rs2", 3 0, L_00000193f2e7dfa0;  1 drivers
v00000193f2e33740_0 .net "rs2_data", 15 0, L_00000193f2e7d000;  1 drivers
o00000193f2dd6a98 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e34500_0 .net "rst", 0 0, o00000193f2dd6a98;  0 drivers
o00000193f2dd68e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000193f2e33a60_0 .net "wb_rd", 3 0, o00000193f2dd68e8;  0 drivers
o00000193f2dd6918 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e33b00_0 .net "wb_rd_data", 15 0, o00000193f2dd6918;  0 drivers
o00000193f2dd6948 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e33880_0 .net "wb_reg_write", 0 0, o00000193f2dd6948;  0 drivers
L_00000193f2e7daa0 .cmp/eq 16, o00000193f2dd6dc8, L_00000193f2e34ba0;
L_00000193f2e7db40 .part o00000193f2dd6dc8, 12, 4;
L_00000193f2e7ecc0 .part o00000193f2dd6dc8, 8, 4;
L_00000193f2e7c920 .part o00000193f2dd6dc8, 4, 4;
L_00000193f2e7dfa0 .part o00000193f2dd6dc8, 0, 4;
L_00000193f2e7dbe0 .part o00000193f2dd6dc8, 3, 1;
LS_00000193f2e7cce0_0_0 .concat [ 1 1 1 1], L_00000193f2e7dbe0, L_00000193f2e7dbe0, L_00000193f2e7dbe0, L_00000193f2e7dbe0;
LS_00000193f2e7cce0_0_4 .concat [ 1 1 1 1], L_00000193f2e7dbe0, L_00000193f2e7dbe0, L_00000193f2e7dbe0, L_00000193f2e7dbe0;
LS_00000193f2e7cce0_0_8 .concat [ 1 1 1 1], L_00000193f2e7dbe0, L_00000193f2e7dbe0, L_00000193f2e7dbe0, L_00000193f2e7dbe0;
L_00000193f2e7cce0 .concat [ 4 4 4 0], LS_00000193f2e7cce0_0_0, LS_00000193f2e7cce0_0_4, LS_00000193f2e7cce0_0_8;
L_00000193f2e7e7c0 .part o00000193f2dd6dc8, 0, 4;
L_00000193f2e7eea0 .concat [ 4 12 0 0], L_00000193f2e7e7c0, L_00000193f2e7cce0;
L_00000193f2e7dc80 .part o00000193f2dd6dc8, 11, 1;
LS_00000193f2e7d140_0_0 .concat [ 1 1 1 1], L_00000193f2e7dc80, L_00000193f2e7dc80, L_00000193f2e7dc80, L_00000193f2e7dc80;
LS_00000193f2e7d140_0_4 .concat [ 1 1 1 1], L_00000193f2e7dc80, L_00000193f2e7dc80, L_00000193f2e7dc80, L_00000193f2e7dc80;
LS_00000193f2e7d140_0_8 .concat [ 1 1 1 1], L_00000193f2e7dc80, L_00000193f2e7dc80, L_00000193f2e7dc80, L_00000193f2e7dc80;
L_00000193f2e7d140 .concat [ 4 4 4 0], LS_00000193f2e7d140_0_0, LS_00000193f2e7d140_0_4, LS_00000193f2e7d140_0_8;
L_00000193f2e7cf60 .part o00000193f2dd6dc8, 8, 4;
L_00000193f2e7e180 .concat [ 4 12 0 0], L_00000193f2e7cf60, L_00000193f2e7d140;
S_00000193f2e261a0 .scope module, "u_regfile" "regfile" 19 58, 16 12 0, S_00000193f2dad820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 16 "rd_data";
    .port_info 7 /OUTPUT 16 "rs1_data";
    .port_info 8 /OUTPUT 16 "rs2_data";
L_00000193f2d81350 .functor AND 1, o00000193f2dd6948, L_00000193f2e7d3c0, C4<1>, C4<1>;
L_00000193f2d81430 .functor AND 1, L_00000193f2d81350, L_00000193f2e7e860, C4<1>, C4<1>;
L_00000193f2d81820 .functor AND 1, o00000193f2dd6948, L_00000193f2e7e9a0, C4<1>, C4<1>;
L_00000193f2d43760 .functor AND 1, L_00000193f2d81820, L_00000193f2e7c740, C4<1>, C4<1>;
L_00000193f2e34be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000193f2e30ae0_0 .net/2u *"_ivl_0", 3 0, L_00000193f2e34be8;  1 drivers
L_00000193f2e34c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000193f2e30cc0_0 .net *"_ivl_11", 1 0, L_00000193f2e34c78;  1 drivers
L_00000193f2e34cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000193f2e32020_0 .net/2u *"_ivl_14", 3 0, L_00000193f2e34cc0;  1 drivers
v00000193f2e32480_0 .net *"_ivl_16", 0 0, L_00000193f2e7dd20;  1 drivers
L_00000193f2e34d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193f2e316c0_0 .net/2u *"_ivl_18", 15 0, L_00000193f2e34d08;  1 drivers
v00000193f2e307c0_0 .net *"_ivl_2", 0 0, L_00000193f2e7cd80;  1 drivers
v00000193f2e31940_0 .net *"_ivl_20", 15 0, L_00000193f2e7df00;  1 drivers
v00000193f2e32ca0_0 .net *"_ivl_22", 5 0, L_00000193f2e7e220;  1 drivers
L_00000193f2e34d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000193f2e309a0_0 .net *"_ivl_25", 1 0, L_00000193f2e34d50;  1 drivers
v00000193f2e30720_0 .net *"_ivl_28", 0 0, L_00000193f2e7d3c0;  1 drivers
v00000193f2e31da0_0 .net *"_ivl_31", 0 0, L_00000193f2d81350;  1 drivers
L_00000193f2e34d98 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000193f2e32d40_0 .net/2u *"_ivl_32", 3 0, L_00000193f2e34d98;  1 drivers
v00000193f2e30d60_0 .net *"_ivl_34", 0 0, L_00000193f2e7e860;  1 drivers
v00000193f2e32c00_0 .net *"_ivl_37", 0 0, L_00000193f2d81430;  1 drivers
L_00000193f2e34c30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193f2e32e80_0 .net/2u *"_ivl_4", 15 0, L_00000193f2e34c30;  1 drivers
v00000193f2e32340_0 .net *"_ivl_40", 0 0, L_00000193f2e7e9a0;  1 drivers
v00000193f2e32700_0 .net *"_ivl_43", 0 0, L_00000193f2d81820;  1 drivers
L_00000193f2e34de0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000193f2e31e40_0 .net/2u *"_ivl_44", 3 0, L_00000193f2e34de0;  1 drivers
v00000193f2e30860_0 .net *"_ivl_46", 0 0, L_00000193f2e7c740;  1 drivers
v00000193f2e319e0_0 .net *"_ivl_49", 0 0, L_00000193f2d43760;  1 drivers
v00000193f2e31ee0_0 .net *"_ivl_6", 15 0, L_00000193f2e7eb80;  1 drivers
v00000193f2e323e0_0 .net *"_ivl_8", 5 0, L_00000193f2e7ce20;  1 drivers
v00000193f2e30900_0 .net "clk", 0 0, o00000193f2dd6888;  alias, 0 drivers
v00000193f2e30a40_0 .var/i "i", 31 0;
v00000193f2e31c60_0 .net "rd", 3 0, o00000193f2dd68e8;  alias, 0 drivers
v00000193f2e30e00_0 .net "rd_data", 15 0, o00000193f2dd6918;  alias, 0 drivers
v00000193f2e31a80_0 .net "reg_write", 0 0, o00000193f2dd6948;  alias, 0 drivers
v00000193f2e32840 .array "regs", 15 0, 15 0;
v00000193f2e31620_0 .net "rs1", 3 0, L_00000193f2e7c920;  alias, 1 drivers
v00000193f2e31d00_0 .net "rs1_data", 15 0, L_00000193f2e7e900;  alias, 1 drivers
v00000193f2e32520_0 .net "rs1_raw", 15 0, L_00000193f2e7ec20;  1 drivers
v00000193f2e30f40_0 .net "rs2", 3 0, L_00000193f2e7dfa0;  alias, 1 drivers
v00000193f2e327a0_0 .net "rs2_data", 15 0, L_00000193f2e7d000;  alias, 1 drivers
v00000193f2e313a0_0 .net "rs2_raw", 15 0, L_00000193f2e7e400;  1 drivers
v00000193f2e30fe0_0 .net "rst", 0 0, o00000193f2dd6a98;  alias, 0 drivers
E_00000193f2d9a8f0 .event posedge, v00000193f2e30fe0_0, v00000193f2e30900_0;
L_00000193f2e7cd80 .cmp/eq 4, L_00000193f2e7c920, L_00000193f2e34be8;
L_00000193f2e7eb80 .array/port v00000193f2e32840, L_00000193f2e7ce20;
L_00000193f2e7ce20 .concat [ 4 2 0 0], L_00000193f2e7c920, L_00000193f2e34c78;
L_00000193f2e7ec20 .functor MUXZ 16, L_00000193f2e7eb80, L_00000193f2e34c30, L_00000193f2e7cd80, C4<>;
L_00000193f2e7dd20 .cmp/eq 4, L_00000193f2e7dfa0, L_00000193f2e34cc0;
L_00000193f2e7df00 .array/port v00000193f2e32840, L_00000193f2e7e220;
L_00000193f2e7e220 .concat [ 4 2 0 0], L_00000193f2e7dfa0, L_00000193f2e34d50;
L_00000193f2e7e400 .functor MUXZ 16, L_00000193f2e7df00, L_00000193f2e34d08, L_00000193f2e7dd20, C4<>;
L_00000193f2e7d3c0 .cmp/eq 4, o00000193f2dd68e8, L_00000193f2e7c920;
L_00000193f2e7e860 .cmp/ne 4, o00000193f2dd68e8, L_00000193f2e34d98;
L_00000193f2e7e900 .functor MUXZ 16, L_00000193f2e7ec20, o00000193f2dd6918, L_00000193f2d81430, C4<>;
L_00000193f2e7e9a0 .cmp/eq 4, o00000193f2dd68e8, L_00000193f2e7dfa0;
L_00000193f2e7c740 .cmp/ne 4, o00000193f2dd68e8, L_00000193f2e34de0;
L_00000193f2e7d000 .functor MUXZ 16, L_00000193f2e7e400, o00000193f2dd6918, L_00000193f2d43760, C4<>;
S_00000193f2d32f80 .scope module, "mem_stage" "mem_stage" 20 6;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_read_in";
    .port_info 3 /INPUT 1 "mem_write_in";
    .port_info 4 /INPUT 1 "mem_to_reg_in";
    .port_info 5 /INPUT 1 "reg_write_in";
    .port_info 6 /INPUT 16 "alu_result_in";
    .port_info 7 /INPUT 16 "rs2_data_in";
    .port_info 8 /INPUT 4 "rd_in";
    .port_info 9 /OUTPUT 1 "mem_to_reg_out";
    .port_info 10 /OUTPUT 1 "reg_write_out";
    .port_info 11 /OUTPUT 16 "alu_result_out";
    .port_info 12 /OUTPUT 16 "mem_data_out";
    .port_info 13 /OUTPUT 4 "rd_out";
o00000193f2dd7278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e34320_0 .net "alu_result_in", 15 0, o00000193f2dd7278;  0 drivers
v00000193f2e33ec0_0 .var "alu_result_out", 15 0;
o00000193f2dd72d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e32fc0_0 .net "clk", 0 0, o00000193f2dd72d8;  0 drivers
v00000193f2e33380 .array "dmem", 255 0, 15 0;
v00000193f2e33c40_0 .var/i "i", 31 0;
v00000193f2e33060_0 .net "mem_addr", 7 0, L_00000193f2e7d0a0;  1 drivers
v00000193f2e343c0_0 .var "mem_data_out", 15 0;
o00000193f2dd7398 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e33100_0 .net "mem_read_in", 0 0, o00000193f2dd7398;  0 drivers
o00000193f2dd73c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e34000_0 .net "mem_to_reg_in", 0 0, o00000193f2dd73c8;  0 drivers
v00000193f2e331a0_0 .var "mem_to_reg_out", 0 0;
o00000193f2dd7428 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e336a0_0 .net "mem_write_in", 0 0, o00000193f2dd7428;  0 drivers
o00000193f2dd7458 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000193f2e33ce0_0 .net "rd_in", 3 0, o00000193f2dd7458;  0 drivers
v00000193f2e34460_0 .var "rd_out", 3 0;
o00000193f2dd74b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e33420_0 .net "reg_write_in", 0 0, o00000193f2dd74b8;  0 drivers
v00000193f2e337e0_0 .var "reg_write_out", 0 0;
o00000193f2dd7518 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e345a0_0 .net "rs2_data_in", 15 0, o00000193f2dd7518;  0 drivers
o00000193f2dd7548 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e33920_0 .net "rst", 0 0, o00000193f2dd7548;  0 drivers
E_00000193f2d9b670 .event posedge, v00000193f2e33920_0, v00000193f2e32fc0_0;
L_00000193f2e7d0a0 .part o00000193f2dd7278, 0, 8;
S_00000193f2d33110 .scope module, "pc" "pc" 21 15;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 16 "next_pc";
    .port_info 4 /OUTPUT 16 "pc_cur";
o00000193f2dd7818 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e339c0_0 .net "clk", 0 0, o00000193f2dd7818;  0 drivers
o00000193f2dd7848 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000193f2e33240_0 .net "next_pc", 15 0, o00000193f2dd7848;  0 drivers
v00000193f2e341e0_0 .var "pc_cur", 15 0;
o00000193f2dd78a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e34140_0 .net "pc_en", 0 0, o00000193f2dd78a8;  0 drivers
o00000193f2dd78d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000193f2e33d80_0 .net "rst", 0 0, o00000193f2dd78d8;  0 drivers
E_00000193f2d9a830 .event posedge, v00000193f2e33d80_0, v00000193f2e339c0_0;
    .scope S_00000193f2e25b60;
T_1 ;
    %wait E_00000193f2d9b3f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2e27f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2e27700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2e23880_0, 0, 1;
    %load/vec4 v00000193f2e26760_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %load/vec4 v00000193f2e27ac0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v00000193f2e27ac0_0;
    %load/vec4 v00000193f2e277a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_1.4, 4;
    %load/vec4 v00000193f2e27ac0_0;
    %load/vec4 v00000193f2e27200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_1.4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2e27f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2e27700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2e23880_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000193f2e25840;
T_2 ;
    %vpi_call 13 21 "$readmemh", "program.hex", v00000193f2e284c0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000193f2e264c0;
T_3 ;
    %wait E_00000193f2d99a70;
    %load/vec4 v00000193f2e28950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e2a110_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000193f2e293f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v00000193f2e2a390_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000193f2e29710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v00000193f2e29f30_0;
    %assign/vec4 v00000193f2e2a110_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v00000193f2e26da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v00000193f2e26e40_0;
    %assign/vec4 v00000193f2e2a110_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v00000193f2e2a110_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000193f2e2a110_0, 0;
T_3.8 ;
T_3.6 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000193f2e259d0;
T_4 ;
    %wait E_00000193f2d99a70;
    %load/vec4 v00000193f2e289f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v00000193f2e28b30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e29530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e290d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000193f2e295d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v00000193f2e29670_0;
    %assign/vec4 v00000193f2e29530_0, 0;
    %load/vec4 v00000193f2e28770_0;
    %assign/vec4 v00000193f2e290d0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000193f2d22ee0;
T_5 ;
    %wait E_00000193f2d998b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2dc8230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2dc9630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2dc8a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2dc9b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2dc94f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2dc9950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2dc8410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2dc99f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %load/vec4 v00000193f2dc7f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000193f2dc8870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8230_0, 0, 1;
    %jmp T_5.18;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8230_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8230_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8230_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc9630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc9b30_0, 0, 1;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8a50_0, 0, 1;
    %jmp T_5.18;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc94f0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc9950_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000193f2dc8190_0, 0, 4;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc8410_0, 0, 1;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2dc99f0_0, 0, 1;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000193f2e25cf0;
T_6 ;
    %wait E_00000193f2d99a70;
    %load/vec4 v00000193f2e2bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193f2e2a780_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000193f2e2a780_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000193f2e2a780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193f2e2a960, 0, 4;
    %load/vec4 v00000193f2e2a780_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193f2e2a780_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000193f2e2bd60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v00000193f2e2b860_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000193f2e2b900_0;
    %load/vec4 v00000193f2e2b860_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193f2e2a960, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000193f2e256b0;
T_7 ;
    %wait E_00000193f2d99a70;
    %load/vec4 v00000193f2e27d40_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v00000193f2e27480_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e281a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e28380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e27de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e278e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e26940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e26a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e27160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e26b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e26800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e269e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e27c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e27980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e27ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e27840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e27b60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000193f2e27340_0;
    %assign/vec4 v00000193f2e281a0_0, 0;
    %load/vec4 v00000193f2e275c0_0;
    %assign/vec4 v00000193f2e28380_0, 0;
    %load/vec4 v00000193f2e27660_0;
    %assign/vec4 v00000193f2e27de0_0, 0;
    %load/vec4 v00000193f2e27e80_0;
    %assign/vec4 v00000193f2e278e0_0, 0;
    %load/vec4 v00000193f2e26ee0_0;
    %assign/vec4 v00000193f2e26940_0, 0;
    %load/vec4 v00000193f2e28060_0;
    %assign/vec4 v00000193f2e26a80_0, 0;
    %load/vec4 v00000193f2e273e0_0;
    %assign/vec4 v00000193f2e27160_0, 0;
    %load/vec4 v00000193f2e27a20_0;
    %assign/vec4 v00000193f2e26b20_0, 0;
    %load/vec4 v00000193f2e26c60_0;
    %assign/vec4 v00000193f2e26800_0, 0;
    %load/vec4 v00000193f2e28560_0;
    %assign/vec4 v00000193f2e269e0_0, 0;
    %load/vec4 v00000193f2e270c0_0;
    %assign/vec4 v00000193f2e27c00_0, 0;
    %load/vec4 v00000193f2e272a0_0;
    %assign/vec4 v00000193f2e27980_0, 0;
    %load/vec4 v00000193f2e26bc0_0;
    %assign/vec4 v00000193f2e27ca0_0, 0;
    %load/vec4 v00000193f2e268a0_0;
    %assign/vec4 v00000193f2e27840_0, 0;
    %load/vec4 v00000193f2e27520_0;
    %assign/vec4 v00000193f2e27b60_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000193f2d03910;
T_8 ;
    %wait E_00000193f2d99e70;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000193f2e24be0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000193f2e24dc0_0, 0, 2;
    %load/vec4 v00000193f2e23ec0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.4, 11;
    %load/vec4 v00000193f2e24aa0_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.3, 10;
    %load/vec4 v00000193f2e25040_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v00000193f2e25040_0;
    %load/vec4 v00000193f2e24e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000193f2e24be0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000193f2e252c0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.9, 11;
    %load/vec4 v00000193f2e25400_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.8, 10;
    %load/vec4 v00000193f2e23ec0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.11, 11;
    %load/vec4 v00000193f2e24aa0_0;
    %nor/r;
    %and;
T_8.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.10, 10;
    %load/vec4 v00000193f2e25040_0;
    %load/vec4 v00000193f2e24e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.10;
    %nor/r;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v00000193f2e25400_0;
    %load/vec4 v00000193f2e24e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000193f2e24be0_0, 0, 2;
T_8.5 ;
T_8.1 ;
    %load/vec4 v00000193f2e23ec0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.16, 11;
    %load/vec4 v00000193f2e24aa0_0;
    %nor/r;
    %and;
T_8.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.15, 10;
    %load/vec4 v00000193f2e25040_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v00000193f2e25040_0;
    %load/vec4 v00000193f2e24f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000193f2e24dc0_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v00000193f2e252c0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.21, 11;
    %load/vec4 v00000193f2e25400_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.20, 10;
    %load/vec4 v00000193f2e23ec0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.23, 11;
    %load/vec4 v00000193f2e24aa0_0;
    %nor/r;
    %and;
T_8.23;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.22, 10;
    %load/vec4 v00000193f2e25040_0;
    %load/vec4 v00000193f2e24f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.22;
    %nor/r;
    %and;
T_8.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.19, 9;
    %load/vec4 v00000193f2e25400_0;
    %load/vec4 v00000193f2e24f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000193f2e24dc0_0, 0, 2;
T_8.17 ;
T_8.13 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000193f2d22d50;
T_9 ;
    %wait E_00000193f2d9a5f0;
    %load/vec4 v00000193f2dc87d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000193f2dc8ff0_0, 0, 16;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v00000193f2dc7dd0_0;
    %load/vec4 v00000193f2dc98b0_0;
    %add;
    %store/vec4 v00000193f2dc8ff0_0, 0, 16;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v00000193f2dc7dd0_0;
    %load/vec4 v00000193f2dc98b0_0;
    %sub;
    %store/vec4 v00000193f2dc8ff0_0, 0, 16;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v00000193f2dc7dd0_0;
    %load/vec4 v00000193f2dc98b0_0;
    %and;
    %store/vec4 v00000193f2dc8ff0_0, 0, 16;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v00000193f2dc7dd0_0;
    %load/vec4 v00000193f2dc98b0_0;
    %or;
    %store/vec4 v00000193f2dc8ff0_0, 0, 16;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v00000193f2dc7dd0_0;
    %load/vec4 v00000193f2dc98b0_0;
    %xor;
    %store/vec4 v00000193f2dc8ff0_0, 0, 16;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v00000193f2dc7dd0_0;
    %load/vec4 v00000193f2dc98b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v00000193f2dc8ff0_0, 0, 16;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000193f2db9ba0;
T_10 ;
    %wait E_00000193f2d99a70;
    %load/vec4 v00000193f2e24c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e240a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e250e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e23740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e23a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e23b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e246e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e23ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e239c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e25180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e24a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e23ba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000193f2d909f0_0;
    %assign/vec4 v00000193f2e240a0_0, 0;
    %load/vec4 v00000193f2e241e0_0;
    %assign/vec4 v00000193f2e250e0_0, 0;
    %load/vec4 v00000193f2d917b0_0;
    %assign/vec4 v00000193f2e23740_0, 0;
    %load/vec4 v00000193f2d91e90_0;
    %assign/vec4 v00000193f2e23a60_0, 0;
    %load/vec4 v00000193f2e24280_0;
    %assign/vec4 v00000193f2e23b00_0, 0;
    %load/vec4 v00000193f2d8b680_0;
    %assign/vec4 v00000193f2e246e0_0, 0;
    %load/vec4 v00000193f2d91850_0;
    %assign/vec4 v00000193f2e23ce0_0, 0;
    %load/vec4 v00000193f2d91210_0;
    %assign/vec4 v00000193f2e239c0_0, 0;
    %load/vec4 v00000193f2d91170_0;
    %assign/vec4 v00000193f2e25180_0, 0;
    %load/vec4 v00000193f2d90a90_0;
    %assign/vec4 v00000193f2e24a00_0, 0;
    %load/vec4 v00000193f2d913f0_0;
    %assign/vec4 v00000193f2e23ba0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000193f2d0c5e0;
T_11 ;
    %wait E_00000193f2d99a70;
    %load/vec4 v00000193f2e24820_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v00000193f2e24140_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e24640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e24fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e237e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e245a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e24960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e248c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e23d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e23e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e24460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e24320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e25540_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000193f2e23920_0;
    %assign/vec4 v00000193f2e24640_0, 0;
    %load/vec4 v00000193f2e23c40_0;
    %assign/vec4 v00000193f2e24fa0_0, 0;
    %load/vec4 v00000193f2e254a0_0;
    %assign/vec4 v00000193f2e237e0_0, 0;
    %load/vec4 v00000193f2e236a0_0;
    %assign/vec4 v00000193f2e245a0_0, 0;
    %load/vec4 v00000193f2e24000_0;
    %assign/vec4 v00000193f2e24960_0, 0;
    %load/vec4 v00000193f2e24d20_0;
    %assign/vec4 v00000193f2e248c0_0, 0;
    %load/vec4 v00000193f2e24b40_0;
    %assign/vec4 v00000193f2e23d80_0, 0;
    %load/vec4 v00000193f2e25360_0;
    %assign/vec4 v00000193f2e23e20_0, 0;
    %load/vec4 v00000193f2e24500_0;
    %assign/vec4 v00000193f2e24460_0, 0;
    %load/vec4 v00000193f2e243c0_0;
    %assign/vec4 v00000193f2e24320_0, 0;
    %load/vec4 v00000193f2e23f60_0;
    %assign/vec4 v00000193f2e25540_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000193f2d18400;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193f2dc8050_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000193f2dc8050_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000193f2dc8050_0;
    %store/vec4a v00000193f2dc80f0, 4, 0;
    %load/vec4 v00000193f2dc8050_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193f2dc8050_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_00000193f2d18400;
T_13 ;
    %wait E_00000193f2d99d30;
    %load/vec4 v00000193f2d908b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000193f2d92110_0;
    %load/vec4 v00000193f2dc9bd0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193f2dc80f0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000193f2d18400;
T_14 ;
    %wait E_00000193f2d99b70;
    %load/vec4 v00000193f2d91c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000193f2dc9bd0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000193f2dc80f0, 4;
    %store/vec4 v00000193f2d90ef0_0, 0, 16;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000193f2d90ef0_0, 0, 16;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000193f2e26010;
T_15 ;
    %wait E_00000193f2d99a70;
    %load/vec4 v00000193f2e297b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e2a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e29fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e292b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e2a430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e28810_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000193f2e288b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e2a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e29fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e292b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e2a430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e28810_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000193f2e29350_0;
    %assign/vec4 v00000193f2e2a070_0, 0;
    %load/vec4 v00000193f2e28bd0_0;
    %assign/vec4 v00000193f2e29fd0_0, 0;
    %load/vec4 v00000193f2e286d0_0;
    %assign/vec4 v00000193f2e292b0_0, 0;
    %load/vec4 v00000193f2e28a90_0;
    %assign/vec4 v00000193f2e2a430_0, 0;
    %load/vec4 v00000193f2e28e50_0;
    %assign/vec4 v00000193f2e28810_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000193f2d25770;
T_16 ;
    %wait E_00000193f2d99a70;
    %load/vec4 v00000193f2e2f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e2e130_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000193f2e2daf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193f2e2e130_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000193f2dae2a0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2e2fa60_0, 0, 1;
T_17.0 ;
    %delay 5, 0;
    %load/vec4 v00000193f2e2fa60_0;
    %inv;
    %store/vec4 v00000193f2e2fa60_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_00000193f2dae2a0;
T_18 ;
    %vpi_call 2 24 "$dumpfile", "cpu_pipeline.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000193f2dae2a0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_00000193f2dae2a0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000193f2e2f740_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000193f2e2f740_0, 0, 1;
    %vpi_call 2 33 "$display", "=== Reset released at T=%0t ===\012", $time {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000193f2dae2a0;
T_20 ;
    %vpi_call 2 38 "$display", "\012=== AK-16 6-STAGE PIPELINE CPU SIMULATION START ===" {0 0 0};
    %vpi_call 2 39 "$display", "=== Stages: IF -> ID -> EX1 -> EX2 -> MEM -> WB ===\012" {0 0 0};
    %vpi_call 2 40 "$display", "Time    | IF_PC | IF_INSTR | ID_INSTR | EX1_RD | EX2_RD | MEM_RD | WB_RD | WB_W" {0 0 0};
    %vpi_call 2 41 "$display", "--------|-------|----------|----------|--------|--------|--------|-------|-----" {0 0 0};
    %end;
    .thread T_20;
    .scope S_00000193f2dae2a0;
T_21 ;
    %wait E_00000193f2d99d30;
    %load/vec4 v00000193f2e2f740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 2 47 "$display", "%7t | %04h  |   %04h   |   %04h   |   %1h    |   %1h    |   %1h    |  %1h    |  %b", $time, v00000193f2e2e590_0, v00000193f2e2cab0_0, v00000193f2e2c970_0, v00000193f2e2b040_0, v00000193f2e2c790_0, v00000193f2e2e7a0_0, v00000193f2e305a0_0, v00000193f2e2f9c0_0 {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000193f2dae2a0;
T_22 ;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "\012=== TIMEOUT: Maximum cycles reached ===" {0 0 0};
    %fork TD_cpu_tb_pipeline.dump_state, S_00000193f2d255e0;
    %join;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_00000193f2dae2a0;
T_23 ;
    %wait E_00000193f2d99d30;
    %load/vec4 v00000193f2e2e130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v00000193f2e2f740_0;
    %nor/r;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000193f2e2eb60_0, 0, 32;
T_23.3 ;
    %load/vec4 v00000193f2e2eb60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.4, 5;
    %wait E_00000193f2d99d30;
    %load/vec4 v00000193f2e2eb60_0;
    %subi 1, 0, 32;
    %store/vec4 v00000193f2e2eb60_0, 0, 32;
    %jmp T_23.3;
T_23.4 ;
    %vpi_call 2 77 "$display", "\012=== HALT DETECTED at T=%0t ===", $time {0 0 0};
    %fork TD_cpu_tb_pipeline.dump_state, S_00000193f2d255e0;
    %join;
    %vpi_call 2 79 "$display", "\012=== SIMULATION COMPLETE ===\012" {0 0 0};
    %vpi_call 2 80 "$finish" {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000193f2e25e80;
T_24 ;
    %wait E_00000193f2d9acb0;
    %load/vec4 v00000193f2e2e980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000193f2e2ec00_0, 0, 16;
    %jmp T_24.7;
T_24.0 ;
    %load/vec4 v00000193f2e2f6a0_0;
    %load/vec4 v00000193f2e2f380_0;
    %add;
    %store/vec4 v00000193f2e2ec00_0, 0, 16;
    %jmp T_24.7;
T_24.1 ;
    %load/vec4 v00000193f2e2f6a0_0;
    %load/vec4 v00000193f2e2f380_0;
    %sub;
    %store/vec4 v00000193f2e2ec00_0, 0, 16;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v00000193f2e2f6a0_0;
    %load/vec4 v00000193f2e2f380_0;
    %and;
    %store/vec4 v00000193f2e2ec00_0, 0, 16;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v00000193f2e2f6a0_0;
    %load/vec4 v00000193f2e2f380_0;
    %or;
    %store/vec4 v00000193f2e2ec00_0, 0, 16;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v00000193f2e2f6a0_0;
    %load/vec4 v00000193f2e2f380_0;
    %xor;
    %store/vec4 v00000193f2e2ec00_0, 0, 16;
    %jmp T_24.7;
T_24.5 ;
    %load/vec4 v00000193f2e2f6a0_0;
    %load/vec4 v00000193f2e2f380_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %store/vec4 v00000193f2e2ec00_0, 0, 16;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000193f2daebd0;
T_25 ;
    %wait E_00000193f2d9b270;
    %load/vec4 v00000193f2e2ee80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %load/vec4 v00000193f2e2f4c0_0;
    %store/vec4 v00000193f2e2fce0_0, 0, 16;
    %jmp T_25.3;
T_25.0 ;
    %load/vec4 v00000193f2e2fb00_0;
    %store/vec4 v00000193f2e2fce0_0, 0, 16;
    %jmp T_25.3;
T_25.1 ;
    %load/vec4 v00000193f2e2ede0_0;
    %store/vec4 v00000193f2e2fce0_0, 0, 16;
    %jmp T_25.3;
T_25.3 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000193f2daebd0;
T_26 ;
    %wait E_00000193f2d9b4b0;
    %load/vec4 v00000193f2e2fc40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %load/vec4 v00000193f2e2f600_0;
    %store/vec4 v00000193f2e303c0_0, 0, 16;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v00000193f2e2fb00_0;
    %store/vec4 v00000193f2e303c0_0, 0, 16;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v00000193f2e2ede0_0;
    %store/vec4 v00000193f2e303c0_0, 0, 16;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000193f2dad690;
T_27 ;
    %wait E_00000193f2d9a870;
    %load/vec4 v00000193f2e318a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e2f100_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e311c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e31800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e30ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e2fec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e30c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e322a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000193f2e30500_0;
    %assign/vec4 v00000193f2e2f100_0, 0;
    %load/vec4 v00000193f2e32200_0;
    %assign/vec4 v00000193f2e311c0_0, 0;
    %load/vec4 v00000193f2e31580_0;
    %assign/vec4 v00000193f2e31800_0, 0;
    %load/vec4 v00000193f2e30b80_0;
    %assign/vec4 v00000193f2e30ea0_0, 0;
    %load/vec4 v00000193f2e2fe20_0;
    %assign/vec4 v00000193f2e2fec0_0, 0;
    %load/vec4 v00000193f2e32de0_0;
    %assign/vec4 v00000193f2e30c20_0, 0;
    %load/vec4 v00000193f2e30140_0;
    %assign/vec4 v00000193f2e322a0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000193f2e261a0;
T_28 ;
    %wait E_00000193f2d9a8f0;
    %load/vec4 v00000193f2e30fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193f2e30a40_0, 0, 32;
T_28.2 ;
    %load/vec4 v00000193f2e30a40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000193f2e30a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193f2e32840, 0, 4;
    %load/vec4 v00000193f2e30a40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193f2e30a40_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000193f2e31a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.6, 9;
    %load/vec4 v00000193f2e31c60_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_28.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v00000193f2e30e00_0;
    %load/vec4 v00000193f2e31c60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193f2e32840, 0, 4;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000193f2d32f80;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193f2e33c40_0, 0, 32;
T_29.0 ;
    %load/vec4 v00000193f2e33c40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000193f2e33c40_0;
    %store/vec4a v00000193f2e33380, 4, 0;
    %load/vec4 v00000193f2e33c40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193f2e33c40_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .thread T_29;
    .scope S_00000193f2d32f80;
T_30 ;
    %wait E_00000193f2d9b670;
    %load/vec4 v00000193f2e33920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e343c0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000193f2e336a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v00000193f2e345a0_0;
    %load/vec4 v00000193f2e33060_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193f2e33380, 0, 4;
T_30.2 ;
    %load/vec4 v00000193f2e33100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v00000193f2e33060_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000193f2e33380, 4;
    %assign/vec4 v00000193f2e343c0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e343c0_0, 0;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000193f2d32f80;
T_31 ;
    %wait E_00000193f2d9b670;
    %load/vec4 v00000193f2e33920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e331a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193f2e337e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e33ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193f2e34460_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000193f2e34000_0;
    %assign/vec4 v00000193f2e331a0_0, 0;
    %load/vec4 v00000193f2e33420_0;
    %assign/vec4 v00000193f2e337e0_0, 0;
    %load/vec4 v00000193f2e34320_0;
    %assign/vec4 v00000193f2e33ec0_0, 0;
    %load/vec4 v00000193f2e33ce0_0;
    %assign/vec4 v00000193f2e34460_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000193f2d33110;
T_32 ;
    %wait E_00000193f2d9a830;
    %load/vec4 v00000193f2e33d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000193f2e341e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000193f2e34140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v00000193f2e33240_0;
    %assign/vec4 v00000193f2e341e0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "cpu_tb_pipeline.v";
    "cpu_top_pipeline.v";
    "alu.v";
    "control.v";
    "dmem.v";
    "pipe_ex1_ex2.v";
    "pipe_ex2_mem.v";
    "forwarding_unit.v";
    "hazard_unit.v";
    "pipe_id_ex.v";
    "if_stage.v";
    "imem.v";
    "pipe_if_id.v";
    "pipe_mem_wb.v";
    "regfile.v";
    "ex1_stage.v";
    "ex2_stage.v";
    "id_stage.v";
    "mem_stage.v";
    "pc.v";
