Microchip MPLAB XC8 Compiler V2.31

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.31\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\Proyecto2.X.production.sym \
  --cmf=dist/default/production\Proyecto2.X.production.cmf -z -Q16F887 \
  -oC:\Users\Ricardo\AppData\Local\Temp\ssbs.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/Proyecto2.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\Ricardo\AppData\Local\Temp\ssbs.o \
  dist/default/production\Proyecto2.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\Ricardo\AppData\Local\Temp\ssbs.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\Proyecto2.X.production.o
                cinit                                11       11       14        8       0
                intentry                              4        4        A        8       0
                config                             2007     2007        2        0       4
                text15                              2B1      2B1       5D        8       0
                text14                               25       25      132        8       0
                text13                              30E      30E       56        8       0
                text12                              477      477        D        8       0
                text11                              425      425       31        8       0
                text10                              496      496        9        8       0
                text9                               48D      48D        9        8       0
                text8                               484      484        9        8       0
                text7                               46A      46A        D        8       0
                text6                               364      364       4C        8       0
                text5                               1EB      1EB       68        8       0
                text4                               3EB      3EB       3A        8       0
                text3                               253      253       5E        8       0
                text2                               456      456       14        8       0
                text1                               3B0      3B0       3B        8       0
                maintext                            157      157       94        8       0
                cstackBANK0                          20       20       17       20       1
                cstackCOMMON                         70       70        A       70       1
                bssBANK0                             37       37        A       20       1
                bssCOMMON                            7A       7A        4       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11       14         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text15                              2B1      2B1       5D         0
                text14                               25       25      132         0
                text13                              30E      30E       56         0
                text12                              477      477        D         0
                text11                              425      425       31         0
                text10                              496      496        9         0
                text9                               48D      48D        9         0
                text8                               484      484        9         0
                text7                               46A      46A        D         0
                text6                               364      364       4C         0
                text5                               1EB      1EB       68         0
                text4                               3EB      3EB       3A         0
                text3                               253      253       5E         0
                text2                               456      456       14         0
                text1                               3B0      3B0       3B         0
                maintext                            157      157       94         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        A         1
                bssCOMMON                            7A       7A        4         1

        CLASS   BANK0          
                cstackBANK0                          20       20       17         1
                bssBANK0                             37       37        A         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  00049B  00049F         8       0  CODE        2
                cstackBANK0                    000020  000021  000041        20       1  BANK0       1
                cstackCOMMON                   000070  00000E  00007E        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0041-006F             2F           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         049F-1FFF            800
        CONST            0003-0003              1           2
                         049F-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         049F-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0041-006F             2F           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         049F-1FFF           1B61
        STRING           0003-0003              1           2
                         049F-1FFF            100

                                  Symbol Table

?___lldiv                          cstackBANK0  0020
ASCII@valor                        cstackCOMMON 0072
I2C_Master_Init@c                  cstackBANK0  002E
I2C_Master_Read@a                  cstackBANK0  0024
I2C_Master_Read@temp               cstackBANK0  0022
I2C_Master_Write@d                 cstackBANK0  0020
_ANSEL                             (abs)        0188
_ANSELH                            (abs)        0189
_ASCII                             text15       02B1
_BAUDCTLbits                       (abs)        0187
_CONTADOR                          bssBANK0     0040
_DATE                              bssBANK0     003B
_DAY                               bssBANK0     003C
_Envio                             text14       0025
_FLAGRX                            bssCOMMON    007C
_FLAGTX                            bssCOMMON    007D
_HOUR                              bssBANK0     003D
_I2C_Master_Init                   text4        03EB
_I2C_Master_Read                   text11       0425
_I2C_Master_RepeatedStart          text10       0496
_I2C_Master_Start                  text9        048D
_I2C_Master_Stop                   text8        0484
_I2C_Master_Wait                   text12       0477
_I2C_Master_Write                  text7        046A
_I2C_RTC_Init                      text6        0364
_INTCONbits                        (abs)        000B
_MINUTES                           bssBANK0     003E
_MONTH                             bssBANK0     003A
_OPTION_REG                        (abs)        0081
_OSCCONbits                        (abs)        008F
_PIE1bits                          (abs)        008C
_PIR1bits                          (abs)        000C
_PORTA                             (abs)        0005
_PORTB                             (abs)        0006
_PORTC                             (abs)        0007
_PORTD                             (abs)        0008
_PORTE                             (abs)        0009
_RCREG                             (abs)        001A
_RCSTAbits                         (abs)        0018
_RECEPCION_ENTER                   bssBANK0     0037
_SECONDS                           bssBANK0     003F
_SPBRG                             (abs)        0099
_SPBRGH                            (abs)        009A
_SSPADD                            (abs)        0093
_SSPBUF                            (abs)        0013
_SSPCON                            (abs)        0014
_SSPCON2                           (abs)        0091
_SSPCON2bits                       (abs)        0091
_SSPSTAT                           (abs)        0094
_Setup                             text1        03B0
_TMR0                              (abs)        0001
_TRISA                             (abs)        0085
_TRISB                             (abs)        0086
_TRISC                             (abs)        0087
_TRISCbits                         (abs)        0087
_TRISD                             (abs)        0088
_TRISE                             (abs)        0089
_TXREG                             (abs)        0019
_TXSTAbits                         (abs)        0098
_WDTCON                            (abs)        0105
_YEAR                              bssBANK0     0039
__Habs1                            abs1         0000
__Hbank0                           bank0        0000
__Hbank1                           bank1        0000
__Hbank2                           bank2        0000
__Hbank3                           bank3        0000
__HbssBANK0                        bssBANK0     0000
__HbssCOMMON                       bssCOMMON    0000
__Hcinit                           cinit        0025
__Hclrtext                         clrtext      0000
__Hcode                            code         0000
__Hcommon                          common       0000
__Hconfig                          config       2009
__HcstackBANK0                     cstackBANK0  0000
__HcstackCOMMON                    cstackCOMMON 0000
__Heeprom_data                     eeprom_data  0000
__Hend_init                        end_init     0011
__Hfunctab                         functab      0000
__Hinit                            init         000E
__Hintentry                        intentry     000E
__Hmaintext                        maintext     0000
__Hpowerup                         powerup      0000
__Hram                             ram          0000
__Hreset_vec                       reset_vec    0003
__Hsfr0                            sfr0         0000
__Hsfr1                            sfr1         0000
__Hsfr2                            sfr2         0000
__Hsfr3                            sfr3         0000
__Hspace_0                         (abs)        049F
__Hspace_1                         (abs)        007E
__Hspace_2                         (abs)        0000
__Hspace_3                         (abs)        0000
__Hspace_4                         (abs)        4010
__Hstack                           stack        0000
__Hstrings                         strings      0000
__Htext                            text         0000
__Labs1                            abs1         0000
__Lbank0                           bank0        0000
__Lbank1                           bank1        0000
__Lbank2                           bank2        0000
__Lbank3                           bank3        0000
__LbssBANK0                        bssBANK0     0000
__LbssCOMMON                       bssCOMMON    0000
__Lcinit                           cinit        0011
__Lclrtext                         clrtext      0000
__Lcode                            code         0000
__Lcommon                          common       0000
__Lconfig                          config       0000
__LcstackBANK0                     cstackBANK0  0000
__LcstackCOMMON                    cstackCOMMON 0000
__Leeprom_data                     eeprom_data  0000
__Lend_init                        end_init     000E
__Lfunctab                         functab      0000
__Linit                            init         000E
__Lintentry                        intentry     0004
__Lmaintext                        maintext     0000
__Lpowerup                         powerup      0000
__Lram                             ram          0000
__Lreset_vec                       reset_vec    0000
__Lsfr0                            sfr0         0000
__Lsfr1                            sfr1         0000
__Lsfr2                            sfr2         0000
__Lsfr3                            sfr3         0000
__Lspace_0                         (abs)        0000
__Lspace_1                         (abs)        0000
__Lspace_2                         (abs)        0000
__Lspace_3                         (abs)        0000
__Lspace_4                         (abs)        0000
__Lstack                           stack        0000
__Lstrings                         strings      0000
__Ltext                            text         0000
__S0                               (abs)        049F
__S1                               (abs)        007E
__S2                               (abs)        0000
__S3                               (abs)        0000
___int_sp                          stack        0000
___latbits                         (abs)        0002
___lldiv                           text5        01EB
___lldiv@counter                   cstackBANK0  002D
___lldiv@dividend                  cstackBANK0  0024
___lldiv@divisor                   cstackBANK0  0020
___lldiv@quotient                  cstackBANK0  0029
___sp                              stack        0000
___stackhi                         (abs)        0000
___stacklo                         (abs)        0000
__end_of_ASCII                     text15       030E
__end_of_Envio                     text14       0157
__end_of_I2C_Master_Init           text4        0425
__end_of_I2C_Master_Read           text11       0456
__end_of_I2C_Master_RepeatedStart  text10       049F
__end_of_I2C_Master_Start          text9        0496
__end_of_I2C_Master_Stop           text8        048D
__end_of_I2C_Master_Wait           text12       0484
__end_of_I2C_Master_Write          text7        0477
__end_of_I2C_RTC_Init              text6        03B0
__end_of_Setup                     text1        03EB
__end_of___lldiv                   text5        0253
__end_of__initialization           cinit        0021
__end_of_initOsc                   text3        02B1
__end_of_initUART                  text2        046A
__end_of_isr                       text13       0364
__end_of_main                      maintext     01EB
__initialization                   cinit        0011
__pbssBANK0                        bssBANK0     0037
__pbssCOMMON                       bssCOMMON    007A
__pcstackBANK0                     cstackBANK0  0020
__pcstackCOMMON                    cstackCOMMON 0070
__pintentry                        intentry     0004
__pmaintext                        maintext     0157
__ptext1                           text1        03B0
__ptext10                          text10       0496
__ptext11                          text11       0425
__ptext12                          text12       0477
__ptext13                          text13       030E
__ptext14                          text14       0025
__ptext15                          text15       02B1
__ptext2                           text2        0456
__ptext3                           text3        0253
__ptext4                           text4        03EB
__ptext5                           text5        01EB
__ptext6                           text6        0364
__ptext7                           text7        046A
__ptext8                           text8        0484
__ptext9                           text9        048D
__size_of_ASCII                    (abs)        0000
__size_of_Envio                    (abs)        0000
__size_of_I2C_Master_Init          (abs)        0000
__size_of_I2C_Master_Read          (abs)        0000
__size_of_I2C_Master_RepeatedStart (abs)        0000
__size_of_I2C_Master_Start         (abs)        0000
__size_of_I2C_Master_Stop          (abs)        0000
__size_of_I2C_Master_Wait          (abs)        0000
__size_of_I2C_Master_Write         (abs)        0000
__size_of_I2C_RTC_Init             (abs)        0000
__size_of_Setup                    (abs)        0000
__size_of___lldiv                  (abs)        0000
__size_of_initOsc                  (abs)        0000
__size_of_initUART                 (abs)        0000
__size_of_isr                      (abs)        0000
__size_of_main                     (abs)        0000
_initOsc                           text3        0253
_initUART                          text2        0456
_isr                               text13       030E
_main                              maintext     0157
btemp                              (abs)        007E
end_of_initialization              cinit        0021
initOsc@IRCF                       cstackBANK0  0022
interrupt_function                 intentry     0004
intlevel0                          functab      0000
intlevel1                          functab      0000
intlevel2                          functab      0000
intlevel3                          functab      0000
intlevel4                          functab      0000
intlevel5                          functab      0000
reset_vec                          reset_vec    0000
saved_w                            (abs)        007E
start                              init         000E
start_initialization               cinit        0011
wtemp0                             (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 109 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels required when called:    6
 This function calls:
		_I2C_Master_Read
		_I2C_Master_RepeatedStart
		_I2C_Master_Start
		_I2C_Master_Stop
		_I2C_Master_Write
		_I2C_RTC_Init
		_Setup
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _Setup *****************
 Defined at:
		line 149 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    5
 This function calls:
		_I2C_Master_Init
		_initOsc
		_initUART
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _initUART *****************
 Defined at:
		line 6 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		Nothing
 This function is called by:
		_Setup
 This function uses a non-reentrant model


 *************** function _initOsc *****************
 Defined at:
		line 6 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c"
 Parameters:    Size  Location     Type
  IRCF            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  IRCF            1    2[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       2       0       0       0
      Totals:         0       3       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		Nothing
 This function is called by:
		_Setup
 This function uses a non-reentrant model


 *************** function _I2C_Master_Init *****************
 Defined at:
		line 15 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
 Parameters:    Size  Location     Type
  c               4   14[BANK0 ] const unsigned long 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       4       0       0       0
      Totals:         0       8       0       0       0
Total ram usage:        8 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    4
 This function calls:
		___lldiv
 This function is called by:
		_Setup
 This function uses a non-reentrant model


 *************** function ___lldiv *****************
 Defined at:
		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\__lldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[BANK0 ] unsigned long 
  dividend        4    4[BANK0 ] unsigned long 
 Auto vars:     Size  Location     Type
  quotient        4    9[BANK0 ] unsigned long 
  counter         1   13[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[BANK0 ] unsigned long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       8       0       0       0
      Locals:         0       5       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0      14       0       0       0
Total ram usage:       14 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		Nothing
 This function is called by:
		_I2C_Master_Init
 This function uses a non-reentrant model


 *************** function _I2C_RTC_Init *****************
 Defined at:
		line 269 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       2       0       0       0
      Totals:         0       2       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    5
 This function calls:
		_I2C_Master_Start
		_I2C_Master_Stop
		_I2C_Master_Write
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _I2C_Master_Write *****************
 Defined at:
		line 50 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
 Parameters:    Size  Location     Type
  d               1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  d               1    0[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    4
 This function calls:
		_I2C_Master_Wait
 This function is called by:
		_main
		_I2C_RTC_Init
 This function uses a non-reentrant model


 *************** function _I2C_Master_Stop *****************
 Defined at:
		line 45 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    4
 This function calls:
		_I2C_Master_Wait
 This function is called by:
		_main
		_I2C_RTC_Init
 This function uses a non-reentrant model


 *************** function _I2C_Master_Start *****************
 Defined at:
		line 35 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    4
 This function calls:
		_I2C_Master_Wait
 This function is called by:
		_main
		_I2C_RTC_Init
 This function uses a non-reentrant model


 *************** function _I2C_Master_RepeatedStart *****************
 Defined at:
		line 40 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    4
 This function calls:
		_I2C_Master_Wait
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _I2C_Master_Read *****************
 Defined at:
		line 55 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
 Parameters:    Size  Location     Type
  a               1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  a               1    4[BANK0 ] unsigned char 
  temp            2    2[BANK0 ] unsigned short 
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       3       0       0       0
      Temps:          0       2       0       0       0
      Totals:         0       5       0       0       0
Total ram usage:        5 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    4
 This function calls:
		_I2C_Master_Wait
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _I2C_Master_Wait *****************
 Defined at:
		line 25 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		Nothing
 This function is called by:
		_I2C_Master_Start
		_I2C_Master_RepeatedStart
		_I2C_Master_Stop
		_I2C_Master_Write
		_I2C_Master_Read
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 72 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          5       0       0       0       0
      Totals:         5       0       0       0       0
Total ram usage:        5 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_Envio
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model


 *************** function _Envio *****************
 Defined at:
		line 190 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          2       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_ASCII
 This function is called by:
		_isr
 This function uses a non-reentrant model


 *************** function _ASCII *****************
 Defined at:
		line 22 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c"
 Parameters:    Size  Location     Type
  valor           1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  valor           1    2[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          2       0       0       0       0
      Totals:         3       0       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_Envio
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\__lldiv.c
		___lldiv       		CODE           	01EB	0000	104

C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\__lldiv.c estimated size: 104

E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c
		_I2C_RTC_Init  		CODE           	0364	0000	76
		_main          		CODE           	0157	0000	148
		_Envio         		CODE           	0025	0000	306
		_Setup         		CODE           	03B0	0000	59
		_isr           		CODE           	030E	0000	86

E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c estimated size: 675

E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c
		_ASCII         		CODE           	02B1	0000	93
		_initUART      		CODE           	0456	0000	20

E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c estimated size: 113

shared
		__initialization		CODE           	0011	0000	16

shared estimated size: 16

E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c
		_initOsc       		CODE           	0253	0000	94

E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c estimated size: 94

E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c
		_I2C_Master_Read		CODE           	0425	0000	49
		_I2C_Master_Wait		CODE           	0477	0000	13
		_I2C_Master_Init		CODE           	03EB	0000	58
		_I2C_Master_Stop		CODE           	0484	0000	9
		_I2C_Master_RepeatedStart		CODE           	0496	0000	9
		_I2C_Master_Write		CODE           	046A	0000	13
		_I2C_Master_Start		CODE           	048D	0000	9

E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c estimated size: 160

