
CANBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d68  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08008ef8  08008ef8  00018ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fa8  08008fa8  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08008fa8  08008fa8  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008fa8  08008fa8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fa8  08008fa8  00018fa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fac  08008fac  00018fac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08008fb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c0c  20000010  08008fc0  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c1c  08008fc0  00021c1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d137  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dcf  00000000  00000000  0003d177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018e8  00000000  00000000  00040f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001730  00000000  00000000  00042830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003bb5  00000000  00000000  00043f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d8b8  00000000  00000000  00047b15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b504b  00000000  00000000  000653cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011a418  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006aa8  00000000  00000000  0011a468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ee0 	.word	0x08008ee0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08008ee0 	.word	0x08008ee0

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2uiz>:
 800096c:	004a      	lsls	r2, r1, #1
 800096e:	d211      	bcs.n	8000994 <__aeabi_d2uiz+0x28>
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000974:	d211      	bcs.n	800099a <__aeabi_d2uiz+0x2e>
 8000976:	d50d      	bpl.n	8000994 <__aeabi_d2uiz+0x28>
 8000978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d40e      	bmi.n	80009a0 <__aeabi_d2uiz+0x34>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	fa23 f002 	lsr.w	r0, r3, r2
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d102      	bne.n	80009a6 <__aeabi_d2uiz+0x3a>
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295
 80009a4:	4770      	bx	lr
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	4770      	bx	lr

080009ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b0:	f001 faec 	bl	8001f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b4:	f000 f842 	bl	8000a3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b8:	f000 faaa 	bl	8000f10 <MX_GPIO_Init>
  MX_DMA_Init();
 80009bc:	f000 fa82 	bl	8000ec4 <MX_DMA_Init>
  MX_ADC1_Init();
 80009c0:	f000 f89a 	bl	8000af8 <MX_ADC1_Init>
  MX_CAN_Init();
 80009c4:	f000 f99e 	bl	8000d04 <MX_CAN_Init>
  MX_CRC_Init();
 80009c8:	f000 fa1a 	bl	8000e00 <MX_CRC_Init>
  MX_ADC2_Init();
 80009cc:	f000 f93c 	bl	8000c48 <MX_ADC2_Init>
  MX_I2C1_Init();
 80009d0:	f000 fa38 	bl	8000e44 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) anInAdc1, ADC_1_COUNT);
 80009d4:	2205      	movs	r2, #5
 80009d6:	490f      	ldr	r1, [pc, #60]	; (8000a14 <main+0x68>)
 80009d8:	480f      	ldr	r0, [pc, #60]	; (8000a18 <main+0x6c>)
 80009da:	f001 fcbd 	bl	8002358 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*) anInAdc2, ADC_2_COUNT);
 80009de:	2201      	movs	r2, #1
 80009e0:	490e      	ldr	r1, [pc, #56]	; (8000a1c <main+0x70>)
 80009e2:	480f      	ldr	r0, [pc, #60]	; (8000a20 <main+0x74>)
 80009e4:	f001 fcb8 	bl	8002358 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80009e8:	f005 fcf6 	bl	80063d8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80009ec:	4a0d      	ldr	r2, [pc, #52]	; (8000a24 <main+0x78>)
 80009ee:	2100      	movs	r1, #0
 80009f0:	480d      	ldr	r0, [pc, #52]	; (8000a28 <main+0x7c>)
 80009f2:	f005 fd59 	bl	80064a8 <osThreadNew>
 80009f6:	4603      	mov	r3, r0
 80009f8:	4a0c      	ldr	r2, [pc, #48]	; (8000a2c <main+0x80>)
 80009fa:	6013      	str	r3, [r2, #0]

  /* creation of CanTxTask */
  CanTxTaskHandle = osThreadNew(StartCanTxTask, NULL, &CanTxTask_attributes);
 80009fc:	4a0c      	ldr	r2, [pc, #48]	; (8000a30 <main+0x84>)
 80009fe:	2100      	movs	r1, #0
 8000a00:	480c      	ldr	r0, [pc, #48]	; (8000a34 <main+0x88>)
 8000a02:	f005 fd51 	bl	80064a8 <osThreadNew>
 8000a06:	4603      	mov	r3, r0
 8000a08:	4a0b      	ldr	r2, [pc, #44]	; (8000a38 <main+0x8c>)
 8000a0a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000a0c:	f005 fd18 	bl	8006440 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a10:	e7fe      	b.n	8000a10 <main+0x64>
 8000a12:	bf00      	nop
 8000a14:	200001f4 	.word	0x200001f4
 8000a18:	2000002c 	.word	0x2000002c
 8000a1c:	20000200 	.word	0x20000200
 8000a20:	2000007c 	.word	0x2000007c
 8000a24:	08008f28 	.word	0x08008f28
 8000a28:	0800178d 	.word	0x0800178d
 8000a2c:	200001ec 	.word	0x200001ec
 8000a30:	08008f4c 	.word	0x08008f4c
 8000a34:	08001861 	.word	0x08001861
 8000a38:	200001f0 	.word	0x200001f0

08000a3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b096      	sub	sp, #88	; 0x58
 8000a40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a46:	2228      	movs	r2, #40	; 0x28
 8000a48:	2100      	movs	r1, #0
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f008 fa40 	bl	8008ed0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a50:	f107 031c 	add.w	r3, r7, #28
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
 8000a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a60:	1d3b      	adds	r3, r7, #4
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	609a      	str	r2, [r3, #8]
 8000a6a:	60da      	str	r2, [r3, #12]
 8000a6c:	611a      	str	r2, [r3, #16]
 8000a6e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000a70:	2303      	movs	r3, #3
 8000a72:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a78:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a82:	2310      	movs	r3, #16
 8000a84:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a86:	2302      	movs	r3, #2
 8000a88:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a8e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a90:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000a94:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f003 fe56 	bl	800474c <HAL_RCC_OscConfig>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000aa6:	f000 ffe9 	bl	8001a7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aaa:	230f      	movs	r3, #15
 8000aac:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ab6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000abc:	2300      	movs	r3, #0
 8000abe:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ac0:	f107 031c 	add.w	r3, r7, #28
 8000ac4:	2102      	movs	r1, #2
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f004 fe7e 	bl	80057c8 <HAL_RCC_ClockConfig>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ad2:	f000 ffd3 	bl	8001a7c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ad6:	2320      	movs	r3, #32
 8000ad8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000ada:	2300      	movs	r3, #0
 8000adc:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f005 f8b7 	bl	8005c54 <HAL_RCCEx_PeriphCLKConfig>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000aec:	f000 ffc6 	bl	8001a7c <Error_Handler>
  }
}
 8000af0:	bf00      	nop
 8000af2:	3758      	adds	r7, #88	; 0x58
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	; 0x28
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000afe:	f107 031c 	add.w	r3, r7, #28
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]
 8000b16:	611a      	str	r2, [r3, #16]
 8000b18:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b1a:	4b4a      	ldr	r3, [pc, #296]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b1c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000b20:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b22:	4b48      	ldr	r3, [pc, #288]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b24:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000b28:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b2a:	4b46      	ldr	r3, [pc, #280]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b30:	4b44      	ldr	r3, [pc, #272]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b36:	4b43      	ldr	r3, [pc, #268]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b3c:	4b41      	ldr	r3, [pc, #260]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b44:	4b3f      	ldr	r3, [pc, #252]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b4a:	4b3e      	ldr	r3, [pc, #248]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b50:	4b3c      	ldr	r3, [pc, #240]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000b56:	4b3b      	ldr	r3, [pc, #236]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b58:	2205      	movs	r2, #5
 8000b5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b5c:	4b39      	ldr	r3, [pc, #228]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b5e:	2201      	movs	r2, #1
 8000b60:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b64:	4b37      	ldr	r3, [pc, #220]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b66:	2204      	movs	r2, #4
 8000b68:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b6a:	4b36      	ldr	r3, [pc, #216]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000b70:	4b34      	ldr	r3, [pc, #208]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b76:	4833      	ldr	r0, [pc, #204]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b78:	f001 fa5c 	bl	8002034 <HAL_ADC_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000b82:	f000 ff7b 	bl	8001a7c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b86:	2300      	movs	r3, #0
 8000b88:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b8a:	f107 031c 	add.w	r3, r7, #28
 8000b8e:	4619      	mov	r1, r3
 8000b90:	482c      	ldr	r0, [pc, #176]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000b92:	f001 ff7b 	bl	8002a8c <HAL_ADCEx_MultiModeConfigChannel>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000b9c:	f000 ff6e 	bl	8001a7c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8000bac:	2307      	movs	r3, #7
 8000bae:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4821      	ldr	r0, [pc, #132]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000bbe:	f001 fca5 	bl	800250c <HAL_ADC_ConfigChannel>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000bc8:	f000 ff58 	bl	8001a7c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	481a      	ldr	r0, [pc, #104]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000bda:	f001 fc97 	bl	800250c <HAL_ADC_ConfigChannel>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000be4:	f000 ff4a 	bl	8001a7c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000be8:	2303      	movs	r3, #3
 8000bea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000bec:	2303      	movs	r3, #3
 8000bee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf0:	1d3b      	adds	r3, r7, #4
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4813      	ldr	r0, [pc, #76]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000bf6:	f001 fc89 	bl	800250c <HAL_ADC_ConfigChannel>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8000c00:	f000 ff3c 	bl	8001a7c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c04:	2304      	movs	r3, #4
 8000c06:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	4619      	mov	r1, r3
 8000c10:	480c      	ldr	r0, [pc, #48]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000c12:	f001 fc7b 	bl	800250c <HAL_ADC_ConfigChannel>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 8000c1c:	f000 ff2e 	bl	8001a7c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000c20:	2310      	movs	r3, #16
 8000c22:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c24:	2305      	movs	r3, #5
 8000c26:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c28:	1d3b      	adds	r3, r7, #4
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4805      	ldr	r0, [pc, #20]	; (8000c44 <MX_ADC1_Init+0x14c>)
 8000c2e:	f001 fc6d 	bl	800250c <HAL_ADC_ConfigChannel>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_ADC1_Init+0x144>
  {
    Error_Handler();
 8000c38:	f000 ff20 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c3c:	bf00      	nop
 8000c3e:	3728      	adds	r7, #40	; 0x28
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	2000002c 	.word	0x2000002c

08000c48 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c4e:	463b      	mov	r3, r7
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	609a      	str	r2, [r3, #8]
 8000c58:	60da      	str	r2, [r3, #12]
 8000c5a:	611a      	str	r2, [r3, #16]
 8000c5c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000c5e:	4b27      	ldr	r3, [pc, #156]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c60:	4a27      	ldr	r2, [pc, #156]	; (8000d00 <MX_ADC2_Init+0xb8>)
 8000c62:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c64:	4b25      	ldr	r3, [pc, #148]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c66:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000c6a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000c6c:	4b23      	ldr	r3, [pc, #140]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c72:	4b22      	ldr	r3, [pc, #136]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000c78:	4b20      	ldr	r3, [pc, #128]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c7e:	4b1f      	ldr	r3, [pc, #124]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c86:	4b1d      	ldr	r3, [pc, #116]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c8c:	4b1b      	ldr	r3, [pc, #108]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c8e:	2201      	movs	r2, #1
 8000c90:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c92:	4b1a      	ldr	r3, [pc, #104]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000c98:	4b18      	ldr	r3, [pc, #96]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000c9e:	4b17      	ldr	r3, [pc, #92]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ca6:	4b15      	ldr	r3, [pc, #84]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000ca8:	2204      	movs	r2, #4
 8000caa:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000cac:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cb2:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000cb8:	4810      	ldr	r0, [pc, #64]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000cba:	f001 f9bb 	bl	8002034 <HAL_ADC_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000cc4:	f000 feda 	bl	8001a7c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8000cd4:	2307      	movs	r3, #7
 8000cd6:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ce0:	463b      	mov	r3, r7
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4805      	ldr	r0, [pc, #20]	; (8000cfc <MX_ADC2_Init+0xb4>)
 8000ce6:	f001 fc11 	bl	800250c <HAL_ADC_ConfigChannel>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8000cf0:	f000 fec4 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000cf4:	bf00      	nop
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	2000007c 	.word	0x2000007c
 8000d00:	50000100 	.word	0x50000100

08000d04 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08a      	sub	sp, #40	; 0x28
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000d0a:	4b3a      	ldr	r3, [pc, #232]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d0c:	4a3a      	ldr	r2, [pc, #232]	; (8000df8 <MX_CAN_Init+0xf4>)
 8000d0e:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000d10:	4b38      	ldr	r3, [pc, #224]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d12:	2204      	movs	r2, #4
 8000d14:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000d16:	4b37      	ldr	r3, [pc, #220]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d1c:	4b35      	ldr	r3, [pc, #212]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000d22:	4b34      	ldr	r3, [pc, #208]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d24:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d28:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000d2a:	4b32      	ldr	r3, [pc, #200]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d2c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000d30:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000d32:	4b30      	ldr	r3, [pc, #192]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000d38:	4b2e      	ldr	r3, [pc, #184]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000d3e:	4b2d      	ldr	r3, [pc, #180]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000d44:	4b2b      	ldr	r3, [pc, #172]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000d4a:	4b2a      	ldr	r3, [pc, #168]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000d50:	4b28      	ldr	r3, [pc, #160]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000d56:	4827      	ldr	r0, [pc, #156]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d58:	f002 f881 	bl	8002e5e <HAL_CAN_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000d62:	f000 fe8b 	bl	8001a7c <Error_Handler>
  //---------------------------------------------------------------
  //Set CAN RX filter
  //---------------------------------------------------------------
  CAN_FilterTypeDef  sFilterConfig;

  sFilterConfig.FilterBank = 0;
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000d72:	2300      	movs	r3, #0
 8000d74:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8000d86:	2301      	movs	r3, #1
 8000d88:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 8000d8a:	230e      	movs	r3, #14
 8000d8c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000d8e:	463b      	mov	r3, r7
 8000d90:	4619      	mov	r1, r3
 8000d92:	4818      	ldr	r0, [pc, #96]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000d94:	f002 f95e 	bl	8003054 <HAL_CAN_ConfigFilter>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_CAN_Init+0x9e>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000d9e:	f000 fe6d 	bl	8001a7c <Error_Handler>
  }

  CanTxHeader.StdId = CAN_BASE_ID;
 8000da2:	4b16      	ldr	r3, [pc, #88]	; (8000dfc <MX_CAN_Init+0xf8>)
 8000da4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8000da8:	601a      	str	r2, [r3, #0]
  CanTxHeader.ExtId = 0;
 8000daa:	4b14      	ldr	r3, [pc, #80]	; (8000dfc <MX_CAN_Init+0xf8>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	605a      	str	r2, [r3, #4]
  CanTxHeader.RTR = CAN_RTR_DATA;
 8000db0:	4b12      	ldr	r3, [pc, #72]	; (8000dfc <MX_CAN_Init+0xf8>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  CanTxHeader.IDE = CAN_ID_STD;
 8000db6:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <MX_CAN_Init+0xf8>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	609a      	str	r2, [r3, #8]
  CanTxHeader.DLC = 8;
 8000dbc:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <MX_CAN_Init+0xf8>)
 8000dbe:	2208      	movs	r2, #8
 8000dc0:	611a      	str	r2, [r3, #16]
  CanTxHeader.TransmitGlobalTime = DISABLE;
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	; (8000dfc <MX_CAN_Init+0xf8>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	751a      	strb	r2, [r3, #20]

  if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000dc8:	480a      	ldr	r0, [pc, #40]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000dca:	f002 fa0d 	bl	80031e8 <HAL_CAN_Start>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_CAN_Init+0xd4>
  {
    /* Start Error */
    Error_Handler();
 8000dd4:	f000 fe52 	bl	8001a7c <Error_Handler>
  }

  //---------------------------------------------------------------
  //Set CAN RX interrupt
  //---------------------------------------------------------------
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000dd8:	2102      	movs	r1, #2
 8000dda:	4806      	ldr	r0, [pc, #24]	; (8000df4 <MX_CAN_Init+0xf0>)
 8000ddc:	f002 fc35 	bl	800364a <HAL_CAN_ActivateNotification>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_CAN_Init+0xe6>
  {
    /* Notification Error */
    Error_Handler();
 8000de6:	f000 fe49 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE END CAN_Init 2 */

}
 8000dea:	bf00      	nop
 8000dec:	3728      	adds	r7, #40	; 0x28
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	20000154 	.word	0x20000154
 8000df8:	40006400 	.word	0x40006400
 8000dfc:	20000218 	.word	0x20000218

08000e00 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000e04:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <MX_CRC_Init+0x3c>)
 8000e06:	4a0e      	ldr	r2, [pc, #56]	; (8000e40 <MX_CRC_Init+0x40>)
 8000e08:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000e0a:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <MX_CRC_Init+0x3c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000e10:	4b0a      	ldr	r3, [pc, #40]	; (8000e3c <MX_CRC_Init+0x3c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_BYTE;
 8000e16:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <MX_CRC_Init+0x3c>)
 8000e18:	2220      	movs	r2, #32
 8000e1a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 8000e1c:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <MX_CRC_Init+0x3c>)
 8000e1e:	2280      	movs	r2, #128	; 0x80
 8000e20:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <MX_CRC_Init+0x3c>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000e28:	4804      	ldr	r0, [pc, #16]	; (8000e3c <MX_CRC_Init+0x3c>)
 8000e2a:	f002 ff45 	bl	8003cb8 <HAL_CRC_Init>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000e34:	f000 fe22 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	2000017c 	.word	0x2000017c
 8000e40:	40023000 	.word	0x40023000

08000e44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e48:	4b1b      	ldr	r3, [pc, #108]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e4a:	4a1c      	ldr	r2, [pc, #112]	; (8000ebc <MX_I2C1_Init+0x78>)
 8000e4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000e4e:	4b1a      	ldr	r3, [pc, #104]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e50:	4a1b      	ldr	r2, [pc, #108]	; (8000ec0 <MX_I2C1_Init+0x7c>)
 8000e52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e54:	4b18      	ldr	r3, [pc, #96]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e5a:	4b17      	ldr	r3, [pc, #92]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e60:	4b15      	ldr	r3, [pc, #84]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e66:	4b14      	ldr	r3, [pc, #80]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e6c:	4b12      	ldr	r3, [pc, #72]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e72:	4b11      	ldr	r3, [pc, #68]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e78:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e7e:	480e      	ldr	r0, [pc, #56]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e80:	f003 fb3e 	bl	8004500 <HAL_I2C_Init>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e8a:	f000 fdf7 	bl	8001a7c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e8e:	2100      	movs	r1, #0
 8000e90:	4809      	ldr	r0, [pc, #36]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000e92:	f003 fbc4 	bl	800461e <HAL_I2CEx_ConfigAnalogFilter>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e9c:	f000 fdee 	bl	8001a7c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <MX_I2C1_Init+0x74>)
 8000ea4:	f003 fc06 	bl	80046b4 <HAL_I2CEx_ConfigDigitalFilter>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000eae:	f000 fde5 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	200001a0 	.word	0x200001a0
 8000ebc:	40005400 	.word	0x40005400
 8000ec0:	2000090e 	.word	0x2000090e

08000ec4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eca:	4b10      	ldr	r3, [pc, #64]	; (8000f0c <MX_DMA_Init+0x48>)
 8000ecc:	695b      	ldr	r3, [r3, #20]
 8000ece:	4a0f      	ldr	r2, [pc, #60]	; (8000f0c <MX_DMA_Init+0x48>)
 8000ed0:	f043 0301 	orr.w	r3, r3, #1
 8000ed4:	6153      	str	r3, [r2, #20]
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	; (8000f0c <MX_DMA_Init+0x48>)
 8000ed8:	695b      	ldr	r3, [r3, #20]
 8000eda:	f003 0301 	and.w	r3, r3, #1
 8000ede:	607b      	str	r3, [r7, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	200b      	movs	r0, #11
 8000ee8:	f002 febc 	bl	8003c64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000eec:	200b      	movs	r0, #11
 8000eee:	f002 fed5 	bl	8003c9c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	200c      	movs	r0, #12
 8000ef8:	f002 feb4 	bl	8003c64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000efc:	200c      	movs	r0, #12
 8000efe:	f002 fecd 	bl	8003c9c <HAL_NVIC_EnableIRQ>

}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40021000 	.word	0x40021000

08000f10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f16:	f107 030c 	add.w	r3, r7, #12
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	605a      	str	r2, [r3, #4]
 8000f20:	609a      	str	r2, [r3, #8]
 8000f22:	60da      	str	r2, [r3, #12]
 8000f24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f26:	4b36      	ldr	r3, [pc, #216]	; (8001000 <MX_GPIO_Init+0xf0>)
 8000f28:	695b      	ldr	r3, [r3, #20]
 8000f2a:	4a35      	ldr	r2, [pc, #212]	; (8001000 <MX_GPIO_Init+0xf0>)
 8000f2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f30:	6153      	str	r3, [r2, #20]
 8000f32:	4b33      	ldr	r3, [pc, #204]	; (8001000 <MX_GPIO_Init+0xf0>)
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f3a:	60bb      	str	r3, [r7, #8]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	4b30      	ldr	r3, [pc, #192]	; (8001000 <MX_GPIO_Init+0xf0>)
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	4a2f      	ldr	r2, [pc, #188]	; (8001000 <MX_GPIO_Init+0xf0>)
 8000f44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f48:	6153      	str	r3, [r2, #20]
 8000f4a:	4b2d      	ldr	r3, [pc, #180]	; (8001000 <MX_GPIO_Init+0xf0>)
 8000f4c:	695b      	ldr	r3, [r3, #20]
 8000f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f56:	4b2a      	ldr	r3, [pc, #168]	; (8001000 <MX_GPIO_Init+0xf0>)
 8000f58:	695b      	ldr	r3, [r3, #20]
 8000f5a:	4a29      	ldr	r2, [pc, #164]	; (8001000 <MX_GPIO_Init+0xf0>)
 8000f5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f60:	6153      	str	r3, [r2, #20]
 8000f62:	4b27      	ldr	r3, [pc, #156]	; (8001000 <MX_GPIO_Init+0xf0>)
 8000f64:	695b      	ldr	r3, [r3, #20]
 8000f66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f6a:	603b      	str	r3, [r7, #0]
 8000f6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DO1_GPIO_Port, DO1_Pin, GPIO_PIN_RESET);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f78:	f003 faaa 	bl	80044d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DO2_Pin|DO3_Pin|DO4_Pin, GPIO_PIN_RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2138      	movs	r1, #56	; 0x38
 8000f80:	4820      	ldr	r0, [pc, #128]	; (8001004 <MX_GPIO_Init+0xf4>)
 8000f82:	f003 faa5 	bl	80044d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DI1_Pin DI2_Pin DI3_Pin DI6_Pin
                           DI7_Pin DI8_Pin */
  GPIO_InitStruct.Pin = DI1_Pin|DI2_Pin|DI3_Pin|DI6_Pin
 8000f86:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000f8a:	60fb      	str	r3, [r7, #12]
                          |DI7_Pin|DI8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f90:	2301      	movs	r3, #1
 8000f92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f94:	f107 030c 	add.w	r3, r7, #12
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9e:	f003 f90d 	bl	80041bc <HAL_GPIO_Init>

  /*Configure GPIO pins : DI4_Pin DI5_Pin */
  GPIO_InitStruct.Pin = DI4_Pin|DI5_Pin;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000faa:	2301      	movs	r3, #1
 8000fac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fae:	f107 030c 	add.w	r3, r7, #12
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4813      	ldr	r0, [pc, #76]	; (8001004 <MX_GPIO_Init+0xf4>)
 8000fb6:	f003 f901 	bl	80041bc <HAL_GPIO_Init>

  /*Configure GPIO pin : DO1_Pin */
  GPIO_InitStruct.Pin = DO1_Pin;
 8000fba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000fbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DO1_GPIO_Port, &GPIO_InitStruct);
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fd6:	f003 f8f1 	bl	80041bc <HAL_GPIO_Init>

  /*Configure GPIO pins : DO2_Pin DO3_Pin DO4_Pin */
  GPIO_InitStruct.Pin = DO2_Pin|DO3_Pin|DO4_Pin;
 8000fda:	2338      	movs	r3, #56	; 0x38
 8000fdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fea:	f107 030c 	add.w	r3, r7, #12
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4804      	ldr	r0, [pc, #16]	; (8001004 <MX_GPIO_Init+0xf4>)
 8000ff2:	f003 f8e3 	bl	80041bc <HAL_GPIO_Init>

}
 8000ff6:	bf00      	nop
 8000ff8:	3720      	adds	r7, #32
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40021000 	.word	0x40021000
 8001004:	48000400 	.word	0x48000400

08001008 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

  if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CanRxHeader, CanRxData) != HAL_OK)
 8001010:	4b1c      	ldr	r3, [pc, #112]	; (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8001012:	4a1d      	ldr	r2, [pc, #116]	; (8001088 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8001014:	2100      	movs	r1, #0
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f002 fa05 	bl	8003426 <HAL_CAN_GetRxMessage>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
  {
    Error_Handler();
 8001022:	f000 fd2b 	bl	8001a7c <Error_Handler>
  }

  if((CanRxHeader.StdId == CAN_BASE_ID + 3) && (CanRxHeader.IDE == CAN_ID_STD) && (CanRxHeader.DLC >= 4))
 8001026:	4b18      	ldr	r3, [pc, #96]	; (8001088 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f240 6243 	movw	r2, #1603	; 0x643
 800102e:	4293      	cmp	r3, r2
 8001030:	d123      	bne.n	800107a <HAL_CAN_RxFifo0MsgPendingCallback+0x72>
 8001032:	4b15      	ldr	r3, [pc, #84]	; (8001088 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d11f      	bne.n	800107a <HAL_CAN_RxFifo0MsgPendingCallback+0x72>
 800103a:	4b13      	ldr	r3, [pc, #76]	; (8001088 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	2b03      	cmp	r3, #3
 8001040:	d91b      	bls.n	800107a <HAL_CAN_RxFifo0MsgPendingCallback+0x72>
  {
    nCanDigOut[0] = CanRxData[0] & 0x01;
 8001042:	4b10      	ldr	r3, [pc, #64]	; (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	b2da      	uxtb	r2, r3
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 800104e:	701a      	strb	r2, [r3, #0]
    nCanDigOut[1] = CanRxData[1] & 0x01;
 8001050:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8001052:	785b      	ldrb	r3, [r3, #1]
 8001054:	f003 0301 	and.w	r3, r3, #1
 8001058:	b2da      	uxtb	r2, r3
 800105a:	4b0c      	ldr	r3, [pc, #48]	; (800108c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 800105c:	705a      	strb	r2, [r3, #1]
    nCanDigOut[2] = CanRxData[2] & 0x01;
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8001060:	789b      	ldrb	r3, [r3, #2]
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	b2da      	uxtb	r2, r3
 8001068:	4b08      	ldr	r3, [pc, #32]	; (800108c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 800106a:	709a      	strb	r2, [r3, #2]
    nCanDigOut[3] = CanRxData[3] & 0x01;
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 800106e:	78db      	ldrb	r3, [r3, #3]
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	b2da      	uxtb	r2, r3
 8001076:	4b05      	ldr	r3, [pc, #20]	; (800108c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8001078:	70da      	strb	r2, [r3, #3]
  }
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000254 	.word	0x20000254
 8001088:	20000230 	.word	0x20000230
 800108c:	20000264 	.word	0x20000264

08001090 <TxCanMsgs>:

void TxCanMsgs()
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
  //=======================================================
  //Build Msg 0 (Analog inputs 1-4 millivolts)
  //=======================================================
  CanTxHeader.StdId = CAN_BASE_ID + 0;
 8001096:	4b9b      	ldr	r3, [pc, #620]	; (8001304 <TxCanMsgs+0x274>)
 8001098:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800109c:	601a      	str	r2, [r3, #0]
  CanTxHeader.DLC = 8; //Bytes to send
 800109e:	4b99      	ldr	r3, [pc, #612]	; (8001304 <TxCanMsgs+0x274>)
 80010a0:	2208      	movs	r2, #8
 80010a2:	611a      	str	r2, [r3, #16]
  CanTxData[0] = ((float)anIn[0] / 4096) * 4850; //Scaled to 4.85v - voltage divider on input, 3.3V = 4.85V on input
 80010a4:	4b98      	ldr	r3, [pc, #608]	; (8001308 <TxCanMsgs+0x278>)
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	ee07 3a90 	vmov	s15, r3
 80010ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010b2:	eddf 6a96 	vldr	s13, [pc, #600]	; 800130c <TxCanMsgs+0x27c>
 80010b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ba:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8001310 <TxCanMsgs+0x280>
 80010be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010c6:	edc7 7a01 	vstr	s15, [r7, #4]
 80010ca:	793b      	ldrb	r3, [r7, #4]
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	4b91      	ldr	r3, [pc, #580]	; (8001314 <TxCanMsgs+0x284>)
 80010d0:	701a      	strb	r2, [r3, #0]
  CanTxData[1] = ((float)(anIn[0] >> 8) / 4096) * 4850;
 80010d2:	4b8d      	ldr	r3, [pc, #564]	; (8001308 <TxCanMsgs+0x278>)
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	0a1b      	lsrs	r3, r3, #8
 80010da:	b29b      	uxth	r3, r3
 80010dc:	ee07 3a90 	vmov	s15, r3
 80010e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010e4:	eddf 6a89 	vldr	s13, [pc, #548]	; 800130c <TxCanMsgs+0x27c>
 80010e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ec:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001310 <TxCanMsgs+0x280>
 80010f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80010fc:	793b      	ldrb	r3, [r7, #4]
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	4b84      	ldr	r3, [pc, #528]	; (8001314 <TxCanMsgs+0x284>)
 8001102:	705a      	strb	r2, [r3, #1]
  CanTxData[2] = ((float)anIn[1] / 4096) * 4850;
 8001104:	4b80      	ldr	r3, [pc, #512]	; (8001308 <TxCanMsgs+0x278>)
 8001106:	885b      	ldrh	r3, [r3, #2]
 8001108:	b29b      	uxth	r3, r3
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001112:	eddf 6a7e 	vldr	s13, [pc, #504]	; 800130c <TxCanMsgs+0x27c>
 8001116:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800111a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8001310 <TxCanMsgs+0x280>
 800111e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001126:	edc7 7a01 	vstr	s15, [r7, #4]
 800112a:	793b      	ldrb	r3, [r7, #4]
 800112c:	b2da      	uxtb	r2, r3
 800112e:	4b79      	ldr	r3, [pc, #484]	; (8001314 <TxCanMsgs+0x284>)
 8001130:	709a      	strb	r2, [r3, #2]
  CanTxData[3] = ((float)(anIn[1] >> 8) / 4096) * 4850;
 8001132:	4b75      	ldr	r3, [pc, #468]	; (8001308 <TxCanMsgs+0x278>)
 8001134:	885b      	ldrh	r3, [r3, #2]
 8001136:	b29b      	uxth	r3, r3
 8001138:	0a1b      	lsrs	r3, r3, #8
 800113a:	b29b      	uxth	r3, r3
 800113c:	ee07 3a90 	vmov	s15, r3
 8001140:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001144:	eddf 6a71 	vldr	s13, [pc, #452]	; 800130c <TxCanMsgs+0x27c>
 8001148:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800114c:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8001310 <TxCanMsgs+0x280>
 8001150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001154:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001158:	edc7 7a01 	vstr	s15, [r7, #4]
 800115c:	793b      	ldrb	r3, [r7, #4]
 800115e:	b2da      	uxtb	r2, r3
 8001160:	4b6c      	ldr	r3, [pc, #432]	; (8001314 <TxCanMsgs+0x284>)
 8001162:	70da      	strb	r2, [r3, #3]
  CanTxData[4] = ((float)anIn[2] / 4096) * 4850;
 8001164:	4b68      	ldr	r3, [pc, #416]	; (8001308 <TxCanMsgs+0x278>)
 8001166:	889b      	ldrh	r3, [r3, #4]
 8001168:	b29b      	uxth	r3, r3
 800116a:	ee07 3a90 	vmov	s15, r3
 800116e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001172:	eddf 6a66 	vldr	s13, [pc, #408]	; 800130c <TxCanMsgs+0x27c>
 8001176:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800117a:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8001310 <TxCanMsgs+0x280>
 800117e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001182:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001186:	edc7 7a01 	vstr	s15, [r7, #4]
 800118a:	793b      	ldrb	r3, [r7, #4]
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4b61      	ldr	r3, [pc, #388]	; (8001314 <TxCanMsgs+0x284>)
 8001190:	711a      	strb	r2, [r3, #4]
  CanTxData[5] = ((float)(anIn[2] >> 8) / 4096) * 4850;
 8001192:	4b5d      	ldr	r3, [pc, #372]	; (8001308 <TxCanMsgs+0x278>)
 8001194:	889b      	ldrh	r3, [r3, #4]
 8001196:	b29b      	uxth	r3, r3
 8001198:	0a1b      	lsrs	r3, r3, #8
 800119a:	b29b      	uxth	r3, r3
 800119c:	ee07 3a90 	vmov	s15, r3
 80011a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011a4:	eddf 6a59 	vldr	s13, [pc, #356]	; 800130c <TxCanMsgs+0x27c>
 80011a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ac:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8001310 <TxCanMsgs+0x280>
 80011b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80011bc:	793b      	ldrb	r3, [r7, #4]
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	4b54      	ldr	r3, [pc, #336]	; (8001314 <TxCanMsgs+0x284>)
 80011c2:	715a      	strb	r2, [r3, #5]
  CanTxData[6] = ((float)anIn[3] / 4096) * 4850;
 80011c4:	4b50      	ldr	r3, [pc, #320]	; (8001308 <TxCanMsgs+0x278>)
 80011c6:	88db      	ldrh	r3, [r3, #6]
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	ee07 3a90 	vmov	s15, r3
 80011ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011d2:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800130c <TxCanMsgs+0x27c>
 80011d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011da:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8001310 <TxCanMsgs+0x280>
 80011de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011e6:	edc7 7a01 	vstr	s15, [r7, #4]
 80011ea:	793b      	ldrb	r3, [r7, #4]
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4b49      	ldr	r3, [pc, #292]	; (8001314 <TxCanMsgs+0x284>)
 80011f0:	719a      	strb	r2, [r3, #6]
  CanTxData[7] = ((float)(anIn[3] >> 8) / 4096) * 4850;
 80011f2:	4b45      	ldr	r3, [pc, #276]	; (8001308 <TxCanMsgs+0x278>)
 80011f4:	88db      	ldrh	r3, [r3, #6]
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	0a1b      	lsrs	r3, r3, #8
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	ee07 3a90 	vmov	s15, r3
 8001200:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001204:	eddf 6a41 	vldr	s13, [pc, #260]	; 800130c <TxCanMsgs+0x27c>
 8001208:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800120c:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001310 <TxCanMsgs+0x280>
 8001210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001214:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001218:	edc7 7a01 	vstr	s15, [r7, #4]
 800121c:	793b      	ldrb	r3, [r7, #4]
 800121e:	b2da      	uxtb	r2, r3
 8001220:	4b3c      	ldr	r3, [pc, #240]	; (8001314 <TxCanMsgs+0x284>)
 8001222:	71da      	strb	r2, [r3, #7]

  //=======================================================
  //Send CAN msg
  //=======================================================
  if(HAL_CAN_AddTxMessage(&hcan, &CanTxHeader, CanTxData, &CanTxMailbox) != HAL_OK){
 8001224:	4b3c      	ldr	r3, [pc, #240]	; (8001318 <TxCanMsgs+0x288>)
 8001226:	4a3b      	ldr	r2, [pc, #236]	; (8001314 <TxCanMsgs+0x284>)
 8001228:	4936      	ldr	r1, [pc, #216]	; (8001304 <TxCanMsgs+0x274>)
 800122a:	483c      	ldr	r0, [pc, #240]	; (800131c <TxCanMsgs+0x28c>)
 800122c:	f002 f820 	bl	8003270 <HAL_CAN_AddTxMessage>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <TxCanMsgs+0x1aa>
    Error_Handler();
 8001236:	f000 fc21 	bl	8001a7c <Error_Handler>
  }

  osDelay(CAN_TX_MSG_SPLIT);
 800123a:	2005      	movs	r0, #5
 800123c:	f005 f9de 	bl	80065fc <osDelay>

  //=======================================================
  //Build Msg 1 (Analog input 5 millivolts and temperature)
  //=======================================================
  CanTxHeader.StdId = CAN_BASE_ID + 1;
 8001240:	4b30      	ldr	r3, [pc, #192]	; (8001304 <TxCanMsgs+0x274>)
 8001242:	f240 6241 	movw	r2, #1601	; 0x641
 8001246:	601a      	str	r2, [r3, #0]
  CanTxHeader.DLC = 8; //Bytes to send
 8001248:	4b2e      	ldr	r3, [pc, #184]	; (8001304 <TxCanMsgs+0x274>)
 800124a:	2208      	movs	r2, #8
 800124c:	611a      	str	r2, [r3, #16]
  CanTxData[0] = ((float)anIn[4] / 4096) * 4850; //Scaled to 4.85v - voltage divider on input, 3.3V = 4.85V on input
 800124e:	4b2e      	ldr	r3, [pc, #184]	; (8001308 <TxCanMsgs+0x278>)
 8001250:	891b      	ldrh	r3, [r3, #8]
 8001252:	b29b      	uxth	r3, r3
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800125c:	eddf 6a2b 	vldr	s13, [pc, #172]	; 800130c <TxCanMsgs+0x27c>
 8001260:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001264:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001310 <TxCanMsgs+0x280>
 8001268:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001270:	edc7 7a01 	vstr	s15, [r7, #4]
 8001274:	793b      	ldrb	r3, [r7, #4]
 8001276:	b2da      	uxtb	r2, r3
 8001278:	4b26      	ldr	r3, [pc, #152]	; (8001314 <TxCanMsgs+0x284>)
 800127a:	701a      	strb	r2, [r3, #0]
  CanTxData[1] = ((float)(anIn[4] >> 8) / 4096) * 4850;
 800127c:	4b22      	ldr	r3, [pc, #136]	; (8001308 <TxCanMsgs+0x278>)
 800127e:	891b      	ldrh	r3, [r3, #8]
 8001280:	b29b      	uxth	r3, r3
 8001282:	0a1b      	lsrs	r3, r3, #8
 8001284:	b29b      	uxth	r3, r3
 8001286:	ee07 3a90 	vmov	s15, r3
 800128a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800128e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800130c <TxCanMsgs+0x27c>
 8001292:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001296:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001310 <TxCanMsgs+0x280>
 800129a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800129e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012a2:	edc7 7a01 	vstr	s15, [r7, #4]
 80012a6:	793b      	ldrb	r3, [r7, #4]
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <TxCanMsgs+0x284>)
 80012ac:	705a      	strb	r2, [r3, #1]
  CanTxData[2] = 0;
 80012ae:	4b19      	ldr	r3, [pc, #100]	; (8001314 <TxCanMsgs+0x284>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	709a      	strb	r2, [r3, #2]
  CanTxData[3] = 0;
 80012b4:	4b17      	ldr	r3, [pc, #92]	; (8001314 <TxCanMsgs+0x284>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	70da      	strb	r2, [r3, #3]
  CanTxData[4] = 0;
 80012ba:	4b16      	ldr	r3, [pc, #88]	; (8001314 <TxCanMsgs+0x284>)
 80012bc:	2200      	movs	r2, #0
 80012be:	711a      	strb	r2, [r3, #4]
  CanTxData[5] = 0;
 80012c0:	4b14      	ldr	r3, [pc, #80]	; (8001314 <TxCanMsgs+0x284>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	715a      	strb	r2, [r3, #5]
  CanTxData[6] = temperature;
 80012c6:	4b16      	ldr	r3, [pc, #88]	; (8001320 <TxCanMsgs+0x290>)
 80012c8:	881b      	ldrh	r3, [r3, #0]
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	4b11      	ldr	r3, [pc, #68]	; (8001314 <TxCanMsgs+0x284>)
 80012d0:	719a      	strb	r2, [r3, #6]
  CanTxData[7] = (temperature >> 8);
 80012d2:	4b13      	ldr	r3, [pc, #76]	; (8001320 <TxCanMsgs+0x290>)
 80012d4:	881b      	ldrh	r3, [r3, #0]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	0a1b      	lsrs	r3, r3, #8
 80012da:	b29b      	uxth	r3, r3
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	4b0d      	ldr	r3, [pc, #52]	; (8001314 <TxCanMsgs+0x284>)
 80012e0:	71da      	strb	r2, [r3, #7]

  //=======================================================
  //Send CAN msg
  //=======================================================
  if(HAL_CAN_AddTxMessage(&hcan, &CanTxHeader, CanTxData, &CanTxMailbox) != HAL_OK){
 80012e2:	4b0d      	ldr	r3, [pc, #52]	; (8001318 <TxCanMsgs+0x288>)
 80012e4:	4a0b      	ldr	r2, [pc, #44]	; (8001314 <TxCanMsgs+0x284>)
 80012e6:	4907      	ldr	r1, [pc, #28]	; (8001304 <TxCanMsgs+0x274>)
 80012e8:	480c      	ldr	r0, [pc, #48]	; (800131c <TxCanMsgs+0x28c>)
 80012ea:	f001 ffc1 	bl	8003270 <HAL_CAN_AddTxMessage>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <TxCanMsgs+0x268>
    Error_Handler();
 80012f4:	f000 fbc2 	bl	8001a7c <Error_Handler>
  }

  osDelay(CAN_TX_MSG_SPLIT);
 80012f8:	2005      	movs	r0, #5
 80012fa:	f005 f97f 	bl	80065fc <osDelay>

  for(int i=0; i<5; i++)
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	e16f      	b.n	80015e4 <TxCanMsgs+0x554>
 8001304:	20000218 	.word	0x20000218
 8001308:	2000020c 	.word	0x2000020c
 800130c:	45800000 	.word	0x45800000
 8001310:	45979000 	.word	0x45979000
 8001314:	2000024c 	.word	0x2000024c
 8001318:	2000025c 	.word	0x2000025c
 800131c:	20000154 	.word	0x20000154
 8001320:	20000216 	.word	0x20000216
  {
    if(nCanRotaryInvert[i]){
 8001324:	4a53      	ldr	r2, [pc, #332]	; (8001474 <TxCanMsgs+0x3e4>)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	4413      	add	r3, r2
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 80a6 	beq.w	8001480 <TxCanMsgs+0x3f0>
      //Analog as rotary switch
      if(anIn[i] > 3300)
 8001334:	4a50      	ldr	r2, [pc, #320]	; (8001478 <TxCanMsgs+0x3e8>)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800133c:	b29b      	uxth	r3, r3
 800133e:	f640 42e4 	movw	r2, #3300	; 0xce4
 8001342:	4293      	cmp	r3, r2
 8001344:	d904      	bls.n	8001350 <TxCanMsgs+0x2c0>
        nCanRotarySwitch[i] = 0;
 8001346:	4a4d      	ldr	r2, [pc, #308]	; (800147c <TxCanMsgs+0x3ec>)
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4413      	add	r3, r2
 800134c:	2200      	movs	r2, #0
 800134e:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 3300) && (anIn[i] > 2700))
 8001350:	4a49      	ldr	r2, [pc, #292]	; (8001478 <TxCanMsgs+0x3e8>)
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001358:	b29b      	uxth	r3, r3
 800135a:	f640 42e4 	movw	r2, #3300	; 0xce4
 800135e:	4293      	cmp	r3, r2
 8001360:	d80d      	bhi.n	800137e <TxCanMsgs+0x2ee>
 8001362:	4a45      	ldr	r2, [pc, #276]	; (8001478 <TxCanMsgs+0x3e8>)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800136a:	b29b      	uxth	r3, r3
 800136c:	f640 228c 	movw	r2, #2700	; 0xa8c
 8001370:	4293      	cmp	r3, r2
 8001372:	d904      	bls.n	800137e <TxCanMsgs+0x2ee>
        nCanRotarySwitch[i] = 1;
 8001374:	4a41      	ldr	r2, [pc, #260]	; (800147c <TxCanMsgs+0x3ec>)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	4413      	add	r3, r2
 800137a:	2201      	movs	r2, #1
 800137c:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 2700) && (anIn[i] > 2200))
 800137e:	4a3e      	ldr	r2, [pc, #248]	; (8001478 <TxCanMsgs+0x3e8>)
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001386:	b29b      	uxth	r3, r3
 8001388:	f640 228c 	movw	r2, #2700	; 0xa8c
 800138c:	4293      	cmp	r3, r2
 800138e:	d80d      	bhi.n	80013ac <TxCanMsgs+0x31c>
 8001390:	4a39      	ldr	r2, [pc, #228]	; (8001478 <TxCanMsgs+0x3e8>)
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001398:	b29b      	uxth	r3, r3
 800139a:	f640 0298 	movw	r2, #2200	; 0x898
 800139e:	4293      	cmp	r3, r2
 80013a0:	d904      	bls.n	80013ac <TxCanMsgs+0x31c>
        nCanRotarySwitch[i] = 2;
 80013a2:	4a36      	ldr	r2, [pc, #216]	; (800147c <TxCanMsgs+0x3ec>)
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	4413      	add	r3, r2
 80013a8:	2202      	movs	r2, #2
 80013aa:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 2200) && (anIn[i] > 1800))
 80013ac:	4a32      	ldr	r2, [pc, #200]	; (8001478 <TxCanMsgs+0x3e8>)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	f640 0298 	movw	r2, #2200	; 0x898
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d80c      	bhi.n	80013d8 <TxCanMsgs+0x348>
 80013be:	4a2e      	ldr	r2, [pc, #184]	; (8001478 <TxCanMsgs+0x3e8>)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 80013cc:	d904      	bls.n	80013d8 <TxCanMsgs+0x348>
        nCanRotarySwitch[i] = 3;
 80013ce:	4a2b      	ldr	r2, [pc, #172]	; (800147c <TxCanMsgs+0x3ec>)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	4413      	add	r3, r2
 80013d4:	2203      	movs	r2, #3
 80013d6:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 1800) && (anIn[i] > 1400))
 80013d8:	4a27      	ldr	r2, [pc, #156]	; (8001478 <TxCanMsgs+0x3e8>)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 80013e6:	d80c      	bhi.n	8001402 <TxCanMsgs+0x372>
 80013e8:	4a23      	ldr	r2, [pc, #140]	; (8001478 <TxCanMsgs+0x3e8>)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80013f6:	d904      	bls.n	8001402 <TxCanMsgs+0x372>
        nCanRotarySwitch[i] = 4;
 80013f8:	4a20      	ldr	r2, [pc, #128]	; (800147c <TxCanMsgs+0x3ec>)
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	4413      	add	r3, r2
 80013fe:	2204      	movs	r2, #4
 8001400:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 1400) && (anIn[i] > 1000))
 8001402:	4a1d      	ldr	r2, [pc, #116]	; (8001478 <TxCanMsgs+0x3e8>)
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800140a:	b29b      	uxth	r3, r3
 800140c:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8001410:	d80c      	bhi.n	800142c <TxCanMsgs+0x39c>
 8001412:	4a19      	ldr	r2, [pc, #100]	; (8001478 <TxCanMsgs+0x3e8>)
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800141a:	b29b      	uxth	r3, r3
 800141c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001420:	d904      	bls.n	800142c <TxCanMsgs+0x39c>
        nCanRotarySwitch[i] = 5;
 8001422:	4a16      	ldr	r2, [pc, #88]	; (800147c <TxCanMsgs+0x3ec>)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	4413      	add	r3, r2
 8001428:	2205      	movs	r2, #5
 800142a:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 1000) && (anIn[i] > 600))
 800142c:	4a12      	ldr	r2, [pc, #72]	; (8001478 <TxCanMsgs+0x3e8>)
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001434:	b29b      	uxth	r3, r3
 8001436:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800143a:	d80c      	bhi.n	8001456 <TxCanMsgs+0x3c6>
 800143c:	4a0e      	ldr	r2, [pc, #56]	; (8001478 <TxCanMsgs+0x3e8>)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001444:	b29b      	uxth	r3, r3
 8001446:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800144a:	d904      	bls.n	8001456 <TxCanMsgs+0x3c6>
        nCanRotarySwitch[i] = 6;
 800144c:	4a0b      	ldr	r2, [pc, #44]	; (800147c <TxCanMsgs+0x3ec>)
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	4413      	add	r3, r2
 8001452:	2206      	movs	r2, #6
 8001454:	701a      	strb	r2, [r3, #0]
      if(anIn[i] <= 600)
 8001456:	4a08      	ldr	r2, [pc, #32]	; (8001478 <TxCanMsgs+0x3e8>)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800145e:	b29b      	uxth	r3, r3
 8001460:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001464:	f200 80aa 	bhi.w	80015bc <TxCanMsgs+0x52c>
        nCanRotarySwitch[i] = 7;
 8001468:	4a04      	ldr	r2, [pc, #16]	; (800147c <TxCanMsgs+0x3ec>)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	4413      	add	r3, r2
 800146e:	2207      	movs	r2, #7
 8001470:	701a      	strb	r2, [r3, #0]
 8001472:	e0a3      	b.n	80015bc <TxCanMsgs+0x52c>
 8001474:	20000278 	.word	0x20000278
 8001478:	2000020c 	.word	0x2000020c
 800147c:	20000268 	.word	0x20000268
    }
    else
    {
      //Analog as rotary switch
      if(anIn[i] > 3300)
 8001480:	4aa3      	ldr	r2, [pc, #652]	; (8001710 <TxCanMsgs+0x680>)
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001488:	b29b      	uxth	r3, r3
 800148a:	f640 42e4 	movw	r2, #3300	; 0xce4
 800148e:	4293      	cmp	r3, r2
 8001490:	d904      	bls.n	800149c <TxCanMsgs+0x40c>
        nCanRotarySwitch[i] = 7;
 8001492:	4aa0      	ldr	r2, [pc, #640]	; (8001714 <TxCanMsgs+0x684>)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	4413      	add	r3, r2
 8001498:	2207      	movs	r2, #7
 800149a:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 3300) && (anIn[i] > 2700))
 800149c:	4a9c      	ldr	r2, [pc, #624]	; (8001710 <TxCanMsgs+0x680>)
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	f640 42e4 	movw	r2, #3300	; 0xce4
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d80d      	bhi.n	80014ca <TxCanMsgs+0x43a>
 80014ae:	4a98      	ldr	r2, [pc, #608]	; (8001710 <TxCanMsgs+0x680>)
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	f640 228c 	movw	r2, #2700	; 0xa8c
 80014bc:	4293      	cmp	r3, r2
 80014be:	d904      	bls.n	80014ca <TxCanMsgs+0x43a>
        nCanRotarySwitch[i] = 6;
 80014c0:	4a94      	ldr	r2, [pc, #592]	; (8001714 <TxCanMsgs+0x684>)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	4413      	add	r3, r2
 80014c6:	2206      	movs	r2, #6
 80014c8:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 2700) && (anIn[i] > 2200))
 80014ca:	4a91      	ldr	r2, [pc, #580]	; (8001710 <TxCanMsgs+0x680>)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	f640 228c 	movw	r2, #2700	; 0xa8c
 80014d8:	4293      	cmp	r3, r2
 80014da:	d80d      	bhi.n	80014f8 <TxCanMsgs+0x468>
 80014dc:	4a8c      	ldr	r2, [pc, #560]	; (8001710 <TxCanMsgs+0x680>)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	f640 0298 	movw	r2, #2200	; 0x898
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d904      	bls.n	80014f8 <TxCanMsgs+0x468>
        nCanRotarySwitch[i] = 5;
 80014ee:	4a89      	ldr	r2, [pc, #548]	; (8001714 <TxCanMsgs+0x684>)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4413      	add	r3, r2
 80014f4:	2205      	movs	r2, #5
 80014f6:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 2200) && (anIn[i] > 1800))
 80014f8:	4a85      	ldr	r2, [pc, #532]	; (8001710 <TxCanMsgs+0x680>)
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001500:	b29b      	uxth	r3, r3
 8001502:	f640 0298 	movw	r2, #2200	; 0x898
 8001506:	4293      	cmp	r3, r2
 8001508:	d80c      	bhi.n	8001524 <TxCanMsgs+0x494>
 800150a:	4a81      	ldr	r2, [pc, #516]	; (8001710 <TxCanMsgs+0x680>)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001512:	b29b      	uxth	r3, r3
 8001514:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001518:	d904      	bls.n	8001524 <TxCanMsgs+0x494>
        nCanRotarySwitch[i] = 4;
 800151a:	4a7e      	ldr	r2, [pc, #504]	; (8001714 <TxCanMsgs+0x684>)
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4413      	add	r3, r2
 8001520:	2204      	movs	r2, #4
 8001522:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 1800) && (anIn[i] > 1400))
 8001524:	4a7a      	ldr	r2, [pc, #488]	; (8001710 <TxCanMsgs+0x680>)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800152c:	b29b      	uxth	r3, r3
 800152e:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001532:	d80c      	bhi.n	800154e <TxCanMsgs+0x4be>
 8001534:	4a76      	ldr	r2, [pc, #472]	; (8001710 <TxCanMsgs+0x680>)
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800153c:	b29b      	uxth	r3, r3
 800153e:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8001542:	d904      	bls.n	800154e <TxCanMsgs+0x4be>
        nCanRotarySwitch[i] = 3;
 8001544:	4a73      	ldr	r2, [pc, #460]	; (8001714 <TxCanMsgs+0x684>)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4413      	add	r3, r2
 800154a:	2203      	movs	r2, #3
 800154c:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 1400) && (anIn[i] > 1000))
 800154e:	4a70      	ldr	r2, [pc, #448]	; (8001710 <TxCanMsgs+0x680>)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001556:	b29b      	uxth	r3, r3
 8001558:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800155c:	d80c      	bhi.n	8001578 <TxCanMsgs+0x4e8>
 800155e:	4a6c      	ldr	r2, [pc, #432]	; (8001710 <TxCanMsgs+0x680>)
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001566:	b29b      	uxth	r3, r3
 8001568:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800156c:	d904      	bls.n	8001578 <TxCanMsgs+0x4e8>
        nCanRotarySwitch[i] = 2;
 800156e:	4a69      	ldr	r2, [pc, #420]	; (8001714 <TxCanMsgs+0x684>)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4413      	add	r3, r2
 8001574:	2202      	movs	r2, #2
 8001576:	701a      	strb	r2, [r3, #0]
      if((anIn[i] <= 1000) && (anIn[i] > 600))
 8001578:	4a65      	ldr	r2, [pc, #404]	; (8001710 <TxCanMsgs+0x680>)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001580:	b29b      	uxth	r3, r3
 8001582:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001586:	d80c      	bhi.n	80015a2 <TxCanMsgs+0x512>
 8001588:	4a61      	ldr	r2, [pc, #388]	; (8001710 <TxCanMsgs+0x680>)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001590:	b29b      	uxth	r3, r3
 8001592:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001596:	d904      	bls.n	80015a2 <TxCanMsgs+0x512>
        nCanRotarySwitch[i] = 1;
 8001598:	4a5e      	ldr	r2, [pc, #376]	; (8001714 <TxCanMsgs+0x684>)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	4413      	add	r3, r2
 800159e:	2201      	movs	r2, #1
 80015a0:	701a      	strb	r2, [r3, #0]
      if(anIn[i] <= 600)
 80015a2:	4a5b      	ldr	r2, [pc, #364]	; (8001710 <TxCanMsgs+0x680>)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80015b0:	d804      	bhi.n	80015bc <TxCanMsgs+0x52c>
        nCanRotarySwitch[i] = 0;
 80015b2:	4a58      	ldr	r2, [pc, #352]	; (8001714 <TxCanMsgs+0x684>)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	4413      	add	r3, r2
 80015b8:	2200      	movs	r2, #0
 80015ba:	701a      	strb	r2, [r3, #0]
    }

    //Analog as digital switch
    nCanAnalogSwitch[i] = anIn[i] > 2048;
 80015bc:	4a54      	ldr	r2, [pc, #336]	; (8001710 <TxCanMsgs+0x680>)
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80015ca:	bf8c      	ite	hi
 80015cc:	2301      	movhi	r3, #1
 80015ce:	2300      	movls	r3, #0
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	4619      	mov	r1, r3
 80015d4:	4a50      	ldr	r2, [pc, #320]	; (8001718 <TxCanMsgs+0x688>)
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	4413      	add	r3, r2
 80015da:	460a      	mov	r2, r1
 80015dc:	701a      	strb	r2, [r3, #0]
  for(int i=0; i<5; i++)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	3301      	adds	r3, #1
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2b04      	cmp	r3, #4
 80015e8:	f77f ae9c 	ble.w	8001324 <TxCanMsgs+0x294>
  }

  //=======================================================
  //Build Msg 2 (Rotary switches, dig inputs, analog input switches, low side output status, heartbeat)
  //=======================================================
  CanTxHeader.StdId = CAN_BASE_ID + 2;
 80015ec:	4b4b      	ldr	r3, [pc, #300]	; (800171c <TxCanMsgs+0x68c>)
 80015ee:	f240 6242 	movw	r2, #1602	; 0x642
 80015f2:	601a      	str	r2, [r3, #0]
  CanTxHeader.DLC = 8; //Bytes to send
 80015f4:	4b49      	ldr	r3, [pc, #292]	; (800171c <TxCanMsgs+0x68c>)
 80015f6:	2208      	movs	r2, #8
 80015f8:	611a      	str	r2, [r3, #16]
  CanTxData[0] = (nCanRotarySwitch[1] << 4) + nCanRotarySwitch[0];
 80015fa:	4b46      	ldr	r3, [pc, #280]	; (8001714 <TxCanMsgs+0x684>)
 80015fc:	785b      	ldrb	r3, [r3, #1]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	011b      	lsls	r3, r3, #4
 8001602:	b2da      	uxtb	r2, r3
 8001604:	4b43      	ldr	r3, [pc, #268]	; (8001714 <TxCanMsgs+0x684>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b2db      	uxtb	r3, r3
 800160a:	4413      	add	r3, r2
 800160c:	b2da      	uxtb	r2, r3
 800160e:	4b44      	ldr	r3, [pc, #272]	; (8001720 <TxCanMsgs+0x690>)
 8001610:	701a      	strb	r2, [r3, #0]
  CanTxData[1] = (nCanRotarySwitch[3] << 4) + nCanRotarySwitch[2];
 8001612:	4b40      	ldr	r3, [pc, #256]	; (8001714 <TxCanMsgs+0x684>)
 8001614:	78db      	ldrb	r3, [r3, #3]
 8001616:	b2db      	uxtb	r3, r3
 8001618:	011b      	lsls	r3, r3, #4
 800161a:	b2da      	uxtb	r2, r3
 800161c:	4b3d      	ldr	r3, [pc, #244]	; (8001714 <TxCanMsgs+0x684>)
 800161e:	789b      	ldrb	r3, [r3, #2]
 8001620:	b2db      	uxtb	r3, r3
 8001622:	4413      	add	r3, r2
 8001624:	b2da      	uxtb	r2, r3
 8001626:	4b3e      	ldr	r3, [pc, #248]	; (8001720 <TxCanMsgs+0x690>)
 8001628:	705a      	strb	r2, [r3, #1]
  CanTxData[2] = nCanRotarySwitch[4];
 800162a:	4b3a      	ldr	r3, [pc, #232]	; (8001714 <TxCanMsgs+0x684>)
 800162c:	791b      	ldrb	r3, [r3, #4]
 800162e:	b2da      	uxtb	r2, r3
 8001630:	4b3b      	ldr	r3, [pc, #236]	; (8001720 <TxCanMsgs+0x690>)
 8001632:	709a      	strb	r2, [r3, #2]
  CanTxData[3] = 0; //Empty
 8001634:	4b3a      	ldr	r3, [pc, #232]	; (8001720 <TxCanMsgs+0x690>)
 8001636:	2200      	movs	r2, #0
 8001638:	70da      	strb	r2, [r3, #3]
  CanTxData[4] = (digIn[7] << 7) + (digIn[6] << 6) + (digIn[5] << 5) + (digIn[4] << 4) + (digIn[3] << 3) + (digIn[2] << 2) + (digIn[1] << 1) + digIn[0];
 800163a:	4b3a      	ldr	r3, [pc, #232]	; (8001724 <TxCanMsgs+0x694>)
 800163c:	79db      	ldrb	r3, [r3, #7]
 800163e:	b2db      	uxtb	r3, r3
 8001640:	01db      	lsls	r3, r3, #7
 8001642:	b2da      	uxtb	r2, r3
 8001644:	4b37      	ldr	r3, [pc, #220]	; (8001724 <TxCanMsgs+0x694>)
 8001646:	799b      	ldrb	r3, [r3, #6]
 8001648:	b2db      	uxtb	r3, r3
 800164a:	019b      	lsls	r3, r3, #6
 800164c:	b2db      	uxtb	r3, r3
 800164e:	4413      	add	r3, r2
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4b34      	ldr	r3, [pc, #208]	; (8001724 <TxCanMsgs+0x694>)
 8001654:	795b      	ldrb	r3, [r3, #5]
 8001656:	b2db      	uxtb	r3, r3
 8001658:	015b      	lsls	r3, r3, #5
 800165a:	b2db      	uxtb	r3, r3
 800165c:	4413      	add	r3, r2
 800165e:	b2da      	uxtb	r2, r3
 8001660:	4b30      	ldr	r3, [pc, #192]	; (8001724 <TxCanMsgs+0x694>)
 8001662:	791b      	ldrb	r3, [r3, #4]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	011b      	lsls	r3, r3, #4
 8001668:	b2db      	uxtb	r3, r3
 800166a:	4413      	add	r3, r2
 800166c:	b2da      	uxtb	r2, r3
 800166e:	4b2d      	ldr	r3, [pc, #180]	; (8001724 <TxCanMsgs+0x694>)
 8001670:	78db      	ldrb	r3, [r3, #3]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	b2db      	uxtb	r3, r3
 8001678:	4413      	add	r3, r2
 800167a:	b2da      	uxtb	r2, r3
 800167c:	4b29      	ldr	r3, [pc, #164]	; (8001724 <TxCanMsgs+0x694>)
 800167e:	789b      	ldrb	r3, [r3, #2]
 8001680:	b2db      	uxtb	r3, r3
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	b2db      	uxtb	r3, r3
 8001686:	4413      	add	r3, r2
 8001688:	b2da      	uxtb	r2, r3
 800168a:	4b26      	ldr	r3, [pc, #152]	; (8001724 <TxCanMsgs+0x694>)
 800168c:	785b      	ldrb	r3, [r3, #1]
 800168e:	b2db      	uxtb	r3, r3
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	b2db      	uxtb	r3, r3
 8001694:	4413      	add	r3, r2
 8001696:	b2da      	uxtb	r2, r3
 8001698:	4b22      	ldr	r3, [pc, #136]	; (8001724 <TxCanMsgs+0x694>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	4413      	add	r3, r2
 80016a0:	b2da      	uxtb	r2, r3
 80016a2:	4b1f      	ldr	r3, [pc, #124]	; (8001720 <TxCanMsgs+0x690>)
 80016a4:	711a      	strb	r2, [r3, #4]
  CanTxData[5] = (nCanAnalogSwitch[4] << 4) + (nCanAnalogSwitch[3] << 3) + (nCanAnalogSwitch[2] << 2) + (nCanAnalogSwitch[1] << 1) + nCanAnalogSwitch[0];
 80016a6:	4b1c      	ldr	r3, [pc, #112]	; (8001718 <TxCanMsgs+0x688>)
 80016a8:	791b      	ldrb	r3, [r3, #4]
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	011b      	lsls	r3, r3, #4
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	4b19      	ldr	r3, [pc, #100]	; (8001718 <TxCanMsgs+0x688>)
 80016b2:	78db      	ldrb	r3, [r3, #3]
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	4413      	add	r3, r2
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4b16      	ldr	r3, [pc, #88]	; (8001718 <TxCanMsgs+0x688>)
 80016c0:	789b      	ldrb	r3, [r3, #2]
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	4413      	add	r3, r2
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	4b12      	ldr	r3, [pc, #72]	; (8001718 <TxCanMsgs+0x688>)
 80016ce:	785b      	ldrb	r3, [r3, #1]
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	b2da      	uxtb	r2, r3
 80016da:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <TxCanMsgs+0x688>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	4413      	add	r3, r2
 80016e2:	b2da      	uxtb	r2, r3
 80016e4:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <TxCanMsgs+0x690>)
 80016e6:	715a      	strb	r2, [r3, #5]
  CanTxData[6] = (nCanDigOut[3] << 3) + (nCanDigOut[2] << 2) + (nCanDigOut[1] << 1) + nCanDigOut[0];;
 80016e8:	4b0f      	ldr	r3, [pc, #60]	; (8001728 <TxCanMsgs+0x698>)
 80016ea:	78db      	ldrb	r3, [r3, #3]
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	b2da      	uxtb	r2, r3
 80016f2:	4b0d      	ldr	r3, [pc, #52]	; (8001728 <TxCanMsgs+0x698>)
 80016f4:	789b      	ldrb	r3, [r3, #2]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	4413      	add	r3, r2
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	4b09      	ldr	r3, [pc, #36]	; (8001728 <TxCanMsgs+0x698>)
 8001702:	785b      	ldrb	r3, [r3, #1]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	b2db      	uxtb	r3, r3
 800170a:	4413      	add	r3, r2
 800170c:	e00e      	b.n	800172c <TxCanMsgs+0x69c>
 800170e:	bf00      	nop
 8001710:	2000020c 	.word	0x2000020c
 8001714:	20000268 	.word	0x20000268
 8001718:	20000270 	.word	0x20000270
 800171c:	20000218 	.word	0x20000218
 8001720:	2000024c 	.word	0x2000024c
 8001724:	20000204 	.word	0x20000204
 8001728:	20000264 	.word	0x20000264
 800172c:	b2da      	uxtb	r2, r3
 800172e:	4b11      	ldr	r3, [pc, #68]	; (8001774 <TxCanMsgs+0x6e4>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	b2db      	uxtb	r3, r3
 8001734:	4413      	add	r3, r2
 8001736:	b2da      	uxtb	r2, r3
 8001738:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <TxCanMsgs+0x6e8>)
 800173a:	719a      	strb	r2, [r3, #6]
  CanTxData[7] = CanHeartbeat;
 800173c:	4b0f      	ldr	r3, [pc, #60]	; (800177c <TxCanMsgs+0x6ec>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	b2da      	uxtb	r2, r3
 8001742:	4b0d      	ldr	r3, [pc, #52]	; (8001778 <TxCanMsgs+0x6e8>)
 8001744:	71da      	strb	r2, [r3, #7]

  //=======================================================
  //Send CAN msg
  //=======================================================
  if(HAL_CAN_AddTxMessage(&hcan, &CanTxHeader, CanTxData, &CanTxMailbox) != HAL_OK){
 8001746:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <TxCanMsgs+0x6f0>)
 8001748:	4a0b      	ldr	r2, [pc, #44]	; (8001778 <TxCanMsgs+0x6e8>)
 800174a:	490e      	ldr	r1, [pc, #56]	; (8001784 <TxCanMsgs+0x6f4>)
 800174c:	480e      	ldr	r0, [pc, #56]	; (8001788 <TxCanMsgs+0x6f8>)
 800174e:	f001 fd8f 	bl	8003270 <HAL_CAN_AddTxMessage>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <TxCanMsgs+0x6cc>
    Error_Handler();
 8001758:	f000 f990 	bl	8001a7c <Error_Handler>
  }

  CanHeartbeat++;
 800175c:	4b07      	ldr	r3, [pc, #28]	; (800177c <TxCanMsgs+0x6ec>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	b2db      	uxtb	r3, r3
 8001762:	3301      	adds	r3, #1
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4b05      	ldr	r3, [pc, #20]	; (800177c <TxCanMsgs+0x6ec>)
 8001768:	701a      	strb	r2, [r3, #0]
}
 800176a:	bf00      	nop
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000264 	.word	0x20000264
 8001778:	2000024c 	.word	0x2000024c
 800177c:	20000260 	.word	0x20000260
 8001780:	2000025c 	.word	0x2000025c
 8001784:	20000218 	.word	0x20000218
 8001788:	20000154 	.word	0x20000154

0800178c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  nCanRotaryInvert[0] = 1;
 8001794:	4b2f      	ldr	r3, [pc, #188]	; (8001854 <StartDefaultTask+0xc8>)
 8001796:	2201      	movs	r2, #1
 8001798:	701a      	strb	r2, [r3, #0]
  nCanRotaryInvert[1] = 0;
 800179a:	4b2e      	ldr	r3, [pc, #184]	; (8001854 <StartDefaultTask+0xc8>)
 800179c:	2200      	movs	r2, #0
 800179e:	705a      	strb	r2, [r3, #1]
  nCanRotaryInvert[2] = 0;
 80017a0:	4b2c      	ldr	r3, [pc, #176]	; (8001854 <StartDefaultTask+0xc8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	709a      	strb	r2, [r3, #2]
  nCanRotaryInvert[3] = 0;
 80017a6:	4b2b      	ldr	r3, [pc, #172]	; (8001854 <StartDefaultTask+0xc8>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	70da      	strb	r2, [r3, #3]
  nCanRotaryInvert[4] = 0;
 80017ac:	4b29      	ldr	r3, [pc, #164]	; (8001854 <StartDefaultTask+0xc8>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	711a      	strb	r2, [r3, #4]
  for(;;)
  {
    //=======================================================
    //Set digital outputs
    //=======================================================
    if(nCanDigOut[0] == 0)
 80017b2:	4b29      	ldr	r3, [pc, #164]	; (8001858 <StartDefaultTask+0xcc>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d108      	bne.n	80017ce <StartDefaultTask+0x42>
      DO1_GPIO_Port->ODR &= ~DO1_Pin;
 80017bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80017c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80017ca:	6153      	str	r3, [r2, #20]
 80017cc:	e007      	b.n	80017de <StartDefaultTask+0x52>
    else
      DO1_GPIO_Port->ODR |= DO1_Pin;
 80017ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80017d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017dc:	6153      	str	r3, [r2, #20]

    if(nCanDigOut[1] == 0)
 80017de:	4b1e      	ldr	r3, [pc, #120]	; (8001858 <StartDefaultTask+0xcc>)
 80017e0:	785b      	ldrb	r3, [r3, #1]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d106      	bne.n	80017f6 <StartDefaultTask+0x6a>
      DO2_GPIO_Port->ODR &= ~DO2_Pin;
 80017e8:	4b1c      	ldr	r3, [pc, #112]	; (800185c <StartDefaultTask+0xd0>)
 80017ea:	695b      	ldr	r3, [r3, #20]
 80017ec:	4a1b      	ldr	r2, [pc, #108]	; (800185c <StartDefaultTask+0xd0>)
 80017ee:	f023 0308 	bic.w	r3, r3, #8
 80017f2:	6153      	str	r3, [r2, #20]
 80017f4:	e005      	b.n	8001802 <StartDefaultTask+0x76>
    else
      DO2_GPIO_Port->ODR |= DO2_Pin;
 80017f6:	4b19      	ldr	r3, [pc, #100]	; (800185c <StartDefaultTask+0xd0>)
 80017f8:	695b      	ldr	r3, [r3, #20]
 80017fa:	4a18      	ldr	r2, [pc, #96]	; (800185c <StartDefaultTask+0xd0>)
 80017fc:	f043 0308 	orr.w	r3, r3, #8
 8001800:	6153      	str	r3, [r2, #20]

    if(nCanDigOut[2] == 0)
 8001802:	4b15      	ldr	r3, [pc, #84]	; (8001858 <StartDefaultTask+0xcc>)
 8001804:	789b      	ldrb	r3, [r3, #2]
 8001806:	b2db      	uxtb	r3, r3
 8001808:	2b00      	cmp	r3, #0
 800180a:	d106      	bne.n	800181a <StartDefaultTask+0x8e>
      DO3_GPIO_Port->ODR &= ~DO3_Pin;
 800180c:	4b13      	ldr	r3, [pc, #76]	; (800185c <StartDefaultTask+0xd0>)
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	4a12      	ldr	r2, [pc, #72]	; (800185c <StartDefaultTask+0xd0>)
 8001812:	f023 0310 	bic.w	r3, r3, #16
 8001816:	6153      	str	r3, [r2, #20]
 8001818:	e005      	b.n	8001826 <StartDefaultTask+0x9a>
    else
      DO3_GPIO_Port->ODR |= DO3_Pin;
 800181a:	4b10      	ldr	r3, [pc, #64]	; (800185c <StartDefaultTask+0xd0>)
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	4a0f      	ldr	r2, [pc, #60]	; (800185c <StartDefaultTask+0xd0>)
 8001820:	f043 0310 	orr.w	r3, r3, #16
 8001824:	6153      	str	r3, [r2, #20]

    if(nCanDigOut[3] == 0)
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <StartDefaultTask+0xcc>)
 8001828:	78db      	ldrb	r3, [r3, #3]
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2b00      	cmp	r3, #0
 800182e:	d106      	bne.n	800183e <StartDefaultTask+0xb2>
      DO4_GPIO_Port->ODR &= ~DO4_Pin;
 8001830:	4b0a      	ldr	r3, [pc, #40]	; (800185c <StartDefaultTask+0xd0>)
 8001832:	695b      	ldr	r3, [r3, #20]
 8001834:	4a09      	ldr	r2, [pc, #36]	; (800185c <StartDefaultTask+0xd0>)
 8001836:	f023 0320 	bic.w	r3, r3, #32
 800183a:	6153      	str	r3, [r2, #20]
 800183c:	e005      	b.n	800184a <StartDefaultTask+0xbe>
    else
      DO4_GPIO_Port->ODR |= DO4_Pin;
 800183e:	4b07      	ldr	r3, [pc, #28]	; (800185c <StartDefaultTask+0xd0>)
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	4a06      	ldr	r2, [pc, #24]	; (800185c <StartDefaultTask+0xd0>)
 8001844:	f043 0320 	orr.w	r3, r3, #32
 8001848:	6153      	str	r3, [r2, #20]

    osDelay(MAIN_TASK_DELAY);
 800184a:	200a      	movs	r0, #10
 800184c:	f004 fed6 	bl	80065fc <osDelay>
    if(nCanDigOut[0] == 0)
 8001850:	e7af      	b.n	80017b2 <StartDefaultTask+0x26>
 8001852:	bf00      	nop
 8001854:	20000278 	.word	0x20000278
 8001858:	20000264 	.word	0x20000264
 800185c:	48000400 	.word	0x48000400

08001860 <StartCanTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanTxTask */
void StartCanTxTask(void *argument)
{
 8001860:	b5b0      	push	{r4, r5, r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    //=======================================================
    //Read digital input pins
    //=======================================================
    digIn[0] = !HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 8001868:	2120      	movs	r1, #32
 800186a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186e:	f002 fe17 	bl	80044a0 <HAL_GPIO_ReadPin>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	bf0c      	ite	eq
 8001878:	2301      	moveq	r3, #1
 800187a:	2300      	movne	r3, #0
 800187c:	b2db      	uxtb	r3, r3
 800187e:	461a      	mov	r2, r3
 8001880:	4b6a      	ldr	r3, [pc, #424]	; (8001a2c <StartCanTxTask+0x1cc>)
 8001882:	701a      	strb	r2, [r3, #0]
    digIn[1] = !HAL_GPIO_ReadPin(DI2_GPIO_Port, DI2_Pin);
 8001884:	2140      	movs	r1, #64	; 0x40
 8001886:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800188a:	f002 fe09 	bl	80044a0 <HAL_GPIO_ReadPin>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	bf0c      	ite	eq
 8001894:	2301      	moveq	r3, #1
 8001896:	2300      	movne	r3, #0
 8001898:	b2db      	uxtb	r3, r3
 800189a:	461a      	mov	r2, r3
 800189c:	4b63      	ldr	r3, [pc, #396]	; (8001a2c <StartCanTxTask+0x1cc>)
 800189e:	705a      	strb	r2, [r3, #1]
    digIn[2] = !HAL_GPIO_ReadPin(DI3_GPIO_Port, DI3_Pin);
 80018a0:	2180      	movs	r1, #128	; 0x80
 80018a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a6:	f002 fdfb 	bl	80044a0 <HAL_GPIO_ReadPin>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	bf0c      	ite	eq
 80018b0:	2301      	moveq	r3, #1
 80018b2:	2300      	movne	r3, #0
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	461a      	mov	r2, r3
 80018b8:	4b5c      	ldr	r3, [pc, #368]	; (8001a2c <StartCanTxTask+0x1cc>)
 80018ba:	709a      	strb	r2, [r3, #2]
    digIn[3] = !HAL_GPIO_ReadPin(DI4_GPIO_Port, DI4_Pin);
 80018bc:	2101      	movs	r1, #1
 80018be:	485c      	ldr	r0, [pc, #368]	; (8001a30 <StartCanTxTask+0x1d0>)
 80018c0:	f002 fdee 	bl	80044a0 <HAL_GPIO_ReadPin>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	bf0c      	ite	eq
 80018ca:	2301      	moveq	r3, #1
 80018cc:	2300      	movne	r3, #0
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	461a      	mov	r2, r3
 80018d2:	4b56      	ldr	r3, [pc, #344]	; (8001a2c <StartCanTxTask+0x1cc>)
 80018d4:	70da      	strb	r2, [r3, #3]
    digIn[4] = !HAL_GPIO_ReadPin(DI5_GPIO_Port, DI5_Pin);
 80018d6:	2102      	movs	r1, #2
 80018d8:	4855      	ldr	r0, [pc, #340]	; (8001a30 <StartCanTxTask+0x1d0>)
 80018da:	f002 fde1 	bl	80044a0 <HAL_GPIO_ReadPin>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	bf0c      	ite	eq
 80018e4:	2301      	moveq	r3, #1
 80018e6:	2300      	movne	r3, #0
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	461a      	mov	r2, r3
 80018ec:	4b4f      	ldr	r3, [pc, #316]	; (8001a2c <StartCanTxTask+0x1cc>)
 80018ee:	711a      	strb	r2, [r3, #4]
    digIn[5] = !HAL_GPIO_ReadPin(DI6_GPIO_Port, DI6_Pin);
 80018f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f8:	f002 fdd2 	bl	80044a0 <HAL_GPIO_ReadPin>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	bf0c      	ite	eq
 8001902:	2301      	moveq	r3, #1
 8001904:	2300      	movne	r3, #0
 8001906:	b2db      	uxtb	r3, r3
 8001908:	461a      	mov	r2, r3
 800190a:	4b48      	ldr	r3, [pc, #288]	; (8001a2c <StartCanTxTask+0x1cc>)
 800190c:	715a      	strb	r2, [r3, #5]
    digIn[6] = !HAL_GPIO_ReadPin(DI7_GPIO_Port, DI7_Pin);
 800190e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001912:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001916:	f002 fdc3 	bl	80044a0 <HAL_GPIO_ReadPin>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	bf0c      	ite	eq
 8001920:	2301      	moveq	r3, #1
 8001922:	2300      	movne	r3, #0
 8001924:	b2db      	uxtb	r3, r3
 8001926:	461a      	mov	r2, r3
 8001928:	4b40      	ldr	r3, [pc, #256]	; (8001a2c <StartCanTxTask+0x1cc>)
 800192a:	719a      	strb	r2, [r3, #6]
    digIn[7] = !HAL_GPIO_ReadPin(DI8_GPIO_Port, DI8_Pin);
 800192c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001930:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001934:	f002 fdb4 	bl	80044a0 <HAL_GPIO_ReadPin>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	bf0c      	ite	eq
 800193e:	2301      	moveq	r3, #1
 8001940:	2300      	movne	r3, #0
 8001942:	b2db      	uxtb	r3, r3
 8001944:	461a      	mov	r2, r3
 8001946:	4b39      	ldr	r3, [pc, #228]	; (8001a2c <StartCanTxTask+0x1cc>)
 8001948:	71da      	strb	r2, [r3, #7]
    */

    //=======================================================
    //Copy analog input DMA to local vars (single array)
    //=======================================================
    anIn[0] = anInAdc1[0];
 800194a:	4b3a      	ldr	r3, [pc, #232]	; (8001a34 <StartCanTxTask+0x1d4>)
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	b29a      	uxth	r2, r3
 8001950:	4b39      	ldr	r3, [pc, #228]	; (8001a38 <StartCanTxTask+0x1d8>)
 8001952:	801a      	strh	r2, [r3, #0]
    anIn[1] = anInAdc1[1];
 8001954:	4b37      	ldr	r3, [pc, #220]	; (8001a34 <StartCanTxTask+0x1d4>)
 8001956:	885b      	ldrh	r3, [r3, #2]
 8001958:	b29a      	uxth	r2, r3
 800195a:	4b37      	ldr	r3, [pc, #220]	; (8001a38 <StartCanTxTask+0x1d8>)
 800195c:	805a      	strh	r2, [r3, #2]
    anIn[2] = anInAdc1[2];
 800195e:	4b35      	ldr	r3, [pc, #212]	; (8001a34 <StartCanTxTask+0x1d4>)
 8001960:	889b      	ldrh	r3, [r3, #4]
 8001962:	b29a      	uxth	r2, r3
 8001964:	4b34      	ldr	r3, [pc, #208]	; (8001a38 <StartCanTxTask+0x1d8>)
 8001966:	809a      	strh	r2, [r3, #4]
    anIn[3] = anInAdc1[3];
 8001968:	4b32      	ldr	r3, [pc, #200]	; (8001a34 <StartCanTxTask+0x1d4>)
 800196a:	88db      	ldrh	r3, [r3, #6]
 800196c:	b29a      	uxth	r2, r3
 800196e:	4b32      	ldr	r3, [pc, #200]	; (8001a38 <StartCanTxTask+0x1d8>)
 8001970:	80da      	strh	r2, [r3, #6]
    anIn[4] = anInAdc2[0];
 8001972:	4b32      	ldr	r3, [pc, #200]	; (8001a3c <StartCanTxTask+0x1dc>)
 8001974:	881b      	ldrh	r3, [r3, #0]
 8001976:	b29a      	uxth	r2, r3
 8001978:	4b2f      	ldr	r3, [pc, #188]	; (8001a38 <StartCanTxTask+0x1d8>)
 800197a:	811a      	strh	r2, [r3, #8]

    //=======================================================
    //Scale temperature based on factory calibration
    //=======================================================
    temperature = (uint16_t)((80.0 / ((float)(*STM32_TEMP_3V3_110C) - (float)(*STM32_TEMP_3V3_30C)) *
 800197c:	4b30      	ldr	r3, [pc, #192]	; (8001a40 <StartCanTxTask+0x1e0>)
 800197e:	881b      	ldrh	r3, [r3, #0]
 8001980:	ee07 3a90 	vmov	s15, r3
 8001984:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001988:	4b2e      	ldr	r3, [pc, #184]	; (8001a44 <StartCanTxTask+0x1e4>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001994:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001998:	ee17 0a90 	vmov	r0, s15
 800199c:	f7fe fd7c 	bl	8000498 <__aeabi_f2d>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	f04f 0000 	mov.w	r0, #0
 80019a8:	4927      	ldr	r1, [pc, #156]	; (8001a48 <StartCanTxTask+0x1e8>)
 80019aa:	f7fe fef7 	bl	800079c <__aeabi_ddiv>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	4614      	mov	r4, r2
 80019b4:	461d      	mov	r5, r3
                              (((float)anInAdc2[0]) - (float)(*STM32_TEMP_3V3_30C)) + 30.0) * 10.0);
 80019b6:	4b21      	ldr	r3, [pc, #132]	; (8001a3c <StartCanTxTask+0x1dc>)
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	ee07 3a90 	vmov	s15, r3
 80019c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019c4:	4b1f      	ldr	r3, [pc, #124]	; (8001a44 <StartCanTxTask+0x1e4>)
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	ee07 3a90 	vmov	s15, r3
 80019cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019d4:	ee17 0a90 	vmov	r0, s15
 80019d8:	f7fe fd5e 	bl	8000498 <__aeabi_f2d>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
    temperature = (uint16_t)((80.0 / ((float)(*STM32_TEMP_3V3_110C) - (float)(*STM32_TEMP_3V3_30C)) *
 80019e0:	4620      	mov	r0, r4
 80019e2:	4629      	mov	r1, r5
 80019e4:	f7fe fdb0 	bl	8000548 <__aeabi_dmul>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4610      	mov	r0, r2
 80019ee:	4619      	mov	r1, r3
                              (((float)anInAdc2[0]) - (float)(*STM32_TEMP_3V3_30C)) + 30.0) * 10.0);
 80019f0:	f04f 0200 	mov.w	r2, #0
 80019f4:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <StartCanTxTask+0x1ec>)
 80019f6:	f7fe fbf1 	bl	80001dc <__adddf3>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	4610      	mov	r0, r2
 8001a00:	4619      	mov	r1, r3
 8001a02:	f04f 0200 	mov.w	r2, #0
 8001a06:	4b12      	ldr	r3, [pc, #72]	; (8001a50 <StartCanTxTask+0x1f0>)
 8001a08:	f7fe fd9e 	bl	8000548 <__aeabi_dmul>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
    temperature = (uint16_t)((80.0 / ((float)(*STM32_TEMP_3V3_110C) - (float)(*STM32_TEMP_3V3_30C)) *
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7fe ffaa 	bl	800096c <__aeabi_d2uiz>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <StartCanTxTask+0x1f4>)
 8001a1e:	801a      	strh	r2, [r3, #0]

    //=======================================================
    //Tx CAN messages
    //=======================================================
    TxCanMsgs();
 8001a20:	f7ff fb36 	bl	8001090 <TxCanMsgs>
    osDelay(CAN_TX_DELAY);
 8001a24:	2032      	movs	r0, #50	; 0x32
 8001a26:	f004 fde9 	bl	80065fc <osDelay>
    digIn[0] = !HAL_GPIO_ReadPin(DI1_GPIO_Port, DI1_Pin);
 8001a2a:	e71d      	b.n	8001868 <StartCanTxTask+0x8>
 8001a2c:	20000204 	.word	0x20000204
 8001a30:	48000400 	.word	0x48000400
 8001a34:	200001f4 	.word	0x200001f4
 8001a38:	2000020c 	.word	0x2000020c
 8001a3c:	20000200 	.word	0x20000200
 8001a40:	1ffff7c2 	.word	0x1ffff7c2
 8001a44:	1ffff7b8 	.word	0x1ffff7b8
 8001a48:	40540000 	.word	0x40540000
 8001a4c:	403e0000 	.word	0x403e0000
 8001a50:	40240000 	.word	0x40240000
 8001a54:	20000216 	.word	0x20000216

08001a58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a04      	ldr	r2, [pc, #16]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d101      	bne.n	8001a6e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a6a:	f000 faa5 	bl	8001fb8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40001000 	.word	0x40001000

08001a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
	...

08001a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a92:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <HAL_MspInit+0x44>)
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	4a0e      	ldr	r2, [pc, #56]	; (8001ad0 <HAL_MspInit+0x44>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	6193      	str	r3, [r2, #24]
 8001a9e:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <HAL_MspInit+0x44>)
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aaa:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <HAL_MspInit+0x44>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	4a08      	ldr	r2, [pc, #32]	; (8001ad0 <HAL_MspInit+0x44>)
 8001ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ab4:	61d3      	str	r3, [r2, #28]
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_MspInit+0x44>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	40021000 	.word	0x40021000

08001ad4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08c      	sub	sp, #48	; 0x30
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001adc:	f107 031c 	add.w	r3, r7, #28
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001af4:	d156      	bne.n	8001ba4 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001af6:	4b5b      	ldr	r3, [pc, #364]	; (8001c64 <HAL_ADC_MspInit+0x190>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	3301      	adds	r3, #1
 8001afc:	4a59      	ldr	r2, [pc, #356]	; (8001c64 <HAL_ADC_MspInit+0x190>)
 8001afe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001b00:	4b58      	ldr	r3, [pc, #352]	; (8001c64 <HAL_ADC_MspInit+0x190>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d10b      	bne.n	8001b20 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001b08:	4b57      	ldr	r3, [pc, #348]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	4a56      	ldr	r2, [pc, #344]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001b0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b12:	6153      	str	r3, [r2, #20]
 8001b14:	4b54      	ldr	r3, [pc, #336]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b1c:	61bb      	str	r3, [r7, #24]
 8001b1e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b20:	4b51      	ldr	r3, [pc, #324]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	4a50      	ldr	r2, [pc, #320]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001b26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b2a:	6153      	str	r3, [r2, #20]
 8001b2c:	4b4e      	ldr	r3, [pc, #312]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001b2e:	695b      	ldr	r3, [r3, #20]
 8001b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	697b      	ldr	r3, [r7, #20]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = AI1_Pin|AI2_Pin|AI3_Pin|AI4_Pin;
 8001b38:	230f      	movs	r3, #15
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b44:	f107 031c 	add.w	r3, r7, #28
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4e:	f002 fb35 	bl	80041bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001b52:	4b46      	ldr	r3, [pc, #280]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b54:	4a46      	ldr	r2, [pc, #280]	; (8001c70 <HAL_ADC_MspInit+0x19c>)
 8001b56:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b58:	4b44      	ldr	r3, [pc, #272]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b5e:	4b43      	ldr	r3, [pc, #268]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b64:	4b41      	ldr	r3, [pc, #260]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b66:	2280      	movs	r2, #128	; 0x80
 8001b68:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b6a:	4b40      	ldr	r3, [pc, #256]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b70:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b72:	4b3e      	ldr	r3, [pc, #248]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b78:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b7a:	4b3c      	ldr	r3, [pc, #240]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001b80:	4b3a      	ldr	r3, [pc, #232]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b86:	4839      	ldr	r0, [pc, #228]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b88:	f002 f980 	bl	8003e8c <HAL_DMA_Init>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8001b92:	f7ff ff73 	bl	8001a7c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a34      	ldr	r2, [pc, #208]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b9a:	639a      	str	r2, [r3, #56]	; 0x38
 8001b9c:	4a33      	ldr	r2, [pc, #204]	; (8001c6c <HAL_ADC_MspInit+0x198>)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001ba2:	e05a      	b.n	8001c5a <HAL_ADC_MspInit+0x186>
  else if(hadc->Instance==ADC2)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a32      	ldr	r2, [pc, #200]	; (8001c74 <HAL_ADC_MspInit+0x1a0>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d155      	bne.n	8001c5a <HAL_ADC_MspInit+0x186>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001bae:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <HAL_ADC_MspInit+0x190>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	4a2b      	ldr	r2, [pc, #172]	; (8001c64 <HAL_ADC_MspInit+0x190>)
 8001bb6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001bb8:	4b2a      	ldr	r3, [pc, #168]	; (8001c64 <HAL_ADC_MspInit+0x190>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d10b      	bne.n	8001bd8 <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001bc0:	4b29      	ldr	r3, [pc, #164]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	4a28      	ldr	r2, [pc, #160]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001bc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bca:	6153      	str	r3, [r2, #20]
 8001bcc:	4b26      	ldr	r3, [pc, #152]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd4:	613b      	str	r3, [r7, #16]
 8001bd6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd8:	4b23      	ldr	r3, [pc, #140]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001bda:	695b      	ldr	r3, [r3, #20]
 8001bdc:	4a22      	ldr	r2, [pc, #136]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001bde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be2:	6153      	str	r3, [r2, #20]
 8001be4:	4b20      	ldr	r3, [pc, #128]	; (8001c68 <HAL_ADC_MspInit+0x194>)
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AI5_Pin;
 8001bf0:	2310      	movs	r3, #16
 8001bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AI5_GPIO_Port, &GPIO_InitStruct);
 8001bfc:	f107 031c 	add.w	r3, r7, #28
 8001c00:	4619      	mov	r1, r3
 8001c02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c06:	f002 fad9 	bl	80041bc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8001c0a:	4b1b      	ldr	r3, [pc, #108]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c0c:	4a1b      	ldr	r2, [pc, #108]	; (8001c7c <HAL_ADC_MspInit+0x1a8>)
 8001c0e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c10:	4b19      	ldr	r3, [pc, #100]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c16:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001c1c:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c1e:	2280      	movs	r2, #128	; 0x80
 8001c20:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c22:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c28:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c2a:	4b13      	ldr	r3, [pc, #76]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c30:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001c32:	4b11      	ldr	r3, [pc, #68]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c34:	2220      	movs	r2, #32
 8001c36:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001c38:	4b0f      	ldr	r3, [pc, #60]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001c3e:	480e      	ldr	r0, [pc, #56]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c40:	f002 f924 	bl	8003e8c <HAL_DMA_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_ADC_MspInit+0x17a>
      Error_Handler();
 8001c4a:	f7ff ff17 	bl	8001a7c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a09      	ldr	r2, [pc, #36]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c52:	639a      	str	r2, [r3, #56]	; 0x38
 8001c54:	4a08      	ldr	r2, [pc, #32]	; (8001c78 <HAL_ADC_MspInit+0x1a4>)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001c5a:	bf00      	nop
 8001c5c:	3730      	adds	r7, #48	; 0x30
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000280 	.word	0x20000280
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	200000cc 	.word	0x200000cc
 8001c70:	40020008 	.word	0x40020008
 8001c74:	50000100 	.word	0x50000100
 8001c78:	20000110 	.word	0x20000110
 8001c7c:	4002001c 	.word	0x4002001c

08001c80 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08a      	sub	sp, #40	; 0x28
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]
 8001c96:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a1c      	ldr	r2, [pc, #112]	; (8001d10 <HAL_CAN_MspInit+0x90>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d131      	bne.n	8001d06 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001ca2:	4b1c      	ldr	r3, [pc, #112]	; (8001d14 <HAL_CAN_MspInit+0x94>)
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	4a1b      	ldr	r2, [pc, #108]	; (8001d14 <HAL_CAN_MspInit+0x94>)
 8001ca8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cac:	61d3      	str	r3, [r2, #28]
 8001cae:	4b19      	ldr	r3, [pc, #100]	; (8001d14 <HAL_CAN_MspInit+0x94>)
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb6:	613b      	str	r3, [r7, #16]
 8001cb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cba:	4b16      	ldr	r3, [pc, #88]	; (8001d14 <HAL_CAN_MspInit+0x94>)
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	4a15      	ldr	r2, [pc, #84]	; (8001d14 <HAL_CAN_MspInit+0x94>)
 8001cc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc4:	6153      	str	r3, [r2, #20]
 8001cc6:	4b13      	ldr	r3, [pc, #76]	; (8001d14 <HAL_CAN_MspInit+0x94>)
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001cd2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001ce4:	2309      	movs	r3, #9
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	4619      	mov	r1, r3
 8001cee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cf2:	f002 fa63 	bl	80041bc <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	2014      	movs	r0, #20
 8001cfc:	f001 ffb2 	bl	8003c64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8001d00:	2014      	movs	r0, #20
 8001d02:	f001 ffcb 	bl	8003c9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8001d06:	bf00      	nop
 8001d08:	3728      	adds	r7, #40	; 0x28
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40006400 	.word	0x40006400
 8001d14:	40021000 	.word	0x40021000

08001d18 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a0a      	ldr	r2, [pc, #40]	; (8001d50 <HAL_CRC_MspInit+0x38>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d10b      	bne.n	8001d42 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <HAL_CRC_MspInit+0x3c>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	4a09      	ldr	r2, [pc, #36]	; (8001d54 <HAL_CRC_MspInit+0x3c>)
 8001d30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d34:	6153      	str	r3, [r2, #20]
 8001d36:	4b07      	ldr	r3, [pc, #28]	; (8001d54 <HAL_CRC_MspInit+0x3c>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	40023000 	.word	0x40023000
 8001d54:	40021000 	.word	0x40021000

08001d58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	60da      	str	r2, [r3, #12]
 8001d6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a17      	ldr	r2, [pc, #92]	; (8001dd4 <HAL_I2C_MspInit+0x7c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d127      	bne.n	8001dca <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d7a:	4b17      	ldr	r3, [pc, #92]	; (8001dd8 <HAL_I2C_MspInit+0x80>)
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	4a16      	ldr	r2, [pc, #88]	; (8001dd8 <HAL_I2C_MspInit+0x80>)
 8001d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d84:	6153      	str	r3, [r2, #20]
 8001d86:	4b14      	ldr	r3, [pc, #80]	; (8001dd8 <HAL_I2C_MspInit+0x80>)
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d92:	23c0      	movs	r3, #192	; 0xc0
 8001d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d96:	2312      	movs	r3, #18
 8001d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001da2:	2304      	movs	r3, #4
 8001da4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da6:	f107 0314 	add.w	r3, r7, #20
 8001daa:	4619      	mov	r1, r3
 8001dac:	480b      	ldr	r0, [pc, #44]	; (8001ddc <HAL_I2C_MspInit+0x84>)
 8001dae:	f002 fa05 	bl	80041bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001db2:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <HAL_I2C_MspInit+0x80>)
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	4a08      	ldr	r2, [pc, #32]	; (8001dd8 <HAL_I2C_MspInit+0x80>)
 8001db8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001dbc:	61d3      	str	r3, [r2, #28]
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <HAL_I2C_MspInit+0x80>)
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001dca:	bf00      	nop
 8001dcc:	3728      	adds	r7, #40	; 0x28
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40005400 	.word	0x40005400
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	48000400 	.word	0x48000400

08001de0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08c      	sub	sp, #48	; 0x30
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001de8:	2300      	movs	r3, #0
 8001dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, TickPriority ,0);
 8001df0:	2200      	movs	r2, #0
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	2036      	movs	r0, #54	; 0x36
 8001df6:	f001 ff35 	bl	8003c64 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001dfa:	2036      	movs	r0, #54	; 0x36
 8001dfc:	f001 ff4e 	bl	8003c9c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e00:	4b1f      	ldr	r3, [pc, #124]	; (8001e80 <HAL_InitTick+0xa0>)
 8001e02:	69db      	ldr	r3, [r3, #28]
 8001e04:	4a1e      	ldr	r2, [pc, #120]	; (8001e80 <HAL_InitTick+0xa0>)
 8001e06:	f043 0310 	orr.w	r3, r3, #16
 8001e0a:	61d3      	str	r3, [r2, #28]
 8001e0c:	4b1c      	ldr	r3, [pc, #112]	; (8001e80 <HAL_InitTick+0xa0>)
 8001e0e:	69db      	ldr	r3, [r3, #28]
 8001e10:	f003 0310 	and.w	r3, r3, #16
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e18:	f107 0210 	add.w	r2, r7, #16
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	4611      	mov	r1, r2
 8001e22:	4618      	mov	r0, r3
 8001e24:	f003 fee4 	bl	8005bf0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001e28:	f003 fec0 	bl	8005bac <HAL_RCC_GetPCLK1Freq>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e34:	4a13      	ldr	r2, [pc, #76]	; (8001e84 <HAL_InitTick+0xa4>)
 8001e36:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3a:	0c9b      	lsrs	r3, r3, #18
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e40:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <HAL_InitTick+0xa8>)
 8001e42:	4a12      	ldr	r2, [pc, #72]	; (8001e8c <HAL_InitTick+0xac>)
 8001e44:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8001e46:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <HAL_InitTick+0xa8>)
 8001e48:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e4c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e4e:	4a0e      	ldr	r2, [pc, #56]	; (8001e88 <HAL_InitTick+0xa8>)
 8001e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e52:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e54:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <HAL_InitTick+0xa8>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5a:	4b0b      	ldr	r3, [pc, #44]	; (8001e88 <HAL_InitTick+0xa8>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001e60:	4809      	ldr	r0, [pc, #36]	; (8001e88 <HAL_InitTick+0xa8>)
 8001e62:	f004 f81d 	bl	8005ea0 <HAL_TIM_Base_Init>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d104      	bne.n	8001e76 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001e6c:	4806      	ldr	r0, [pc, #24]	; (8001e88 <HAL_InitTick+0xa8>)
 8001e6e:	f004 f879 	bl	8005f64 <HAL_TIM_Base_Start_IT>
 8001e72:	4603      	mov	r3, r0
 8001e74:	e000      	b.n	8001e78 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3730      	adds	r7, #48	; 0x30
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40021000 	.word	0x40021000
 8001e84:	431bde83 	.word	0x431bde83
 8001e88:	20000284 	.word	0x20000284
 8001e8c:	40001000 	.word	0x40001000

08001e90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ea2:	e7fe      	b.n	8001ea2 <HardFault_Handler+0x4>

08001ea4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ea8:	e7fe      	b.n	8001ea8 <MemManage_Handler+0x4>

08001eaa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eae:	e7fe      	b.n	8001eae <BusFault_Handler+0x4>

08001eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eb4:	e7fe      	b.n	8001eb4 <UsageFault_Handler+0x4>

08001eb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ec8:	4802      	ldr	r0, [pc, #8]	; (8001ed4 <DMA1_Channel1_IRQHandler+0x10>)
 8001eca:	f002 f885 	bl	8003fd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200000cc 	.word	0x200000cc

08001ed8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001edc:	4802      	ldr	r0, [pc, #8]	; (8001ee8 <DMA1_Channel2_IRQHandler+0x10>)
 8001ede:	f002 f87b 	bl	8003fd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000110 	.word	0x20000110

08001eec <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001ef0:	4802      	ldr	r0, [pc, #8]	; (8001efc <CAN_RX0_IRQHandler+0x10>)
 8001ef2:	f001 fbd0 	bl	8003696 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000154 	.word	0x20000154

08001f00 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f04:	4802      	ldr	r0, [pc, #8]	; (8001f10 <TIM6_DAC1_IRQHandler+0x10>)
 8001f06:	f004 f889 	bl	800601c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000284 	.word	0x20000284

08001f14 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f18:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <SystemInit+0x20>)
 8001f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f1e:	4a05      	ldr	r2, [pc, #20]	; (8001f34 <SystemInit+0x20>)
 8001f20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f70 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f3c:	480d      	ldr	r0, [pc, #52]	; (8001f74 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f3e:	490e      	ldr	r1, [pc, #56]	; (8001f78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f40:	4a0e      	ldr	r2, [pc, #56]	; (8001f7c <LoopForever+0xe>)
  movs r3, #0
 8001f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f44:	e002      	b.n	8001f4c <LoopCopyDataInit>

08001f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4a:	3304      	adds	r3, #4

08001f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f50:	d3f9      	bcc.n	8001f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f52:	4a0b      	ldr	r2, [pc, #44]	; (8001f80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f54:	4c0b      	ldr	r4, [pc, #44]	; (8001f84 <LoopForever+0x16>)
  movs r3, #0
 8001f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f58:	e001      	b.n	8001f5e <LoopFillZerobss>

08001f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f5c:	3204      	adds	r2, #4

08001f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f60:	d3fb      	bcc.n	8001f5a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f62:	f7ff ffd7 	bl	8001f14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f66:	f006 ff81 	bl	8008e6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f6a:	f7fe fd1f 	bl	80009ac <main>

08001f6e <LoopForever>:

LoopForever:
    b LoopForever
 8001f6e:	e7fe      	b.n	8001f6e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f70:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f78:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001f7c:	08008fb0 	.word	0x08008fb0
  ldr r2, =_sbss
 8001f80:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001f84:	20001c1c 	.word	0x20001c1c

08001f88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f88:	e7fe      	b.n	8001f88 <ADC1_2_IRQHandler>
	...

08001f8c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f90:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <HAL_Init+0x28>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a07      	ldr	r2, [pc, #28]	; (8001fb4 <HAL_Init+0x28>)
 8001f96:	f043 0310 	orr.w	r3, r3, #16
 8001f9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	f001 fe56 	bl	8003c4e <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f7ff ff1c 	bl	8001de0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fa8:	f7ff fd70 	bl	8001a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40022000 	.word	0x40022000

08001fb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fbc:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <HAL_IncTick+0x20>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <HAL_IncTick+0x24>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	4a04      	ldr	r2, [pc, #16]	; (8001fdc <HAL_IncTick+0x24>)
 8001fca:	6013      	str	r3, [r2, #0]
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	20000008 	.word	0x20000008
 8001fdc:	200002d0 	.word	0x200002d0

08001fe0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  return uwTick;  
 8001fe4:	4b03      	ldr	r3, [pc, #12]	; (8001ff4 <HAL_GetTick+0x14>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	200002d0 	.word	0x200002d0

08001ff8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b09a      	sub	sp, #104	; 0x68
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800203c:	2300      	movs	r3, #0
 800203e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002042:	2300      	movs	r3, #0
 8002044:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002046:	2300      	movs	r3, #0
 8002048:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d101      	bne.n	8002054 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e172      	b.n	800233a <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	2b00      	cmp	r3, #0
 8002064:	d176      	bne.n	8002154 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	2b00      	cmp	r3, #0
 800206c:	d152      	bne.n	8002114 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff fd23 	bl	8001ad4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d13b      	bne.n	8002114 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 fe7f 	bl	8002da0 <ADC_Disable>
 80020a2:	4603      	mov	r3, r0
 80020a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ac:	f003 0310 	and.w	r3, r3, #16
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d12f      	bne.n	8002114 <HAL_ADC_Init+0xe0>
 80020b4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d12b      	bne.n	8002114 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020c4:	f023 0302 	bic.w	r3, r3, #2
 80020c8:	f043 0202 	orr.w	r2, r3, #2
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020de:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80020ee:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020f0:	4b94      	ldr	r3, [pc, #592]	; (8002344 <HAL_ADC_Init+0x310>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a94      	ldr	r2, [pc, #592]	; (8002348 <HAL_ADC_Init+0x314>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	0c9a      	lsrs	r2, r3, #18
 80020fc:	4613      	mov	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002106:	e002      	b.n	800210e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	3b01      	subs	r3, #1
 800210c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1f9      	bne.n	8002108 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d007      	beq.n	8002132 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800212c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002130:	d110      	bne.n	8002154 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	f023 0312 	bic.w	r3, r3, #18
 800213a:	f043 0210 	orr.w	r2, r3, #16
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	f043 0201 	orr.w	r2, r3, #1
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002158:	f003 0310 	and.w	r3, r3, #16
 800215c:	2b00      	cmp	r3, #0
 800215e:	f040 80df 	bne.w	8002320 <HAL_ADC_Init+0x2ec>
 8002162:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002166:	2b00      	cmp	r3, #0
 8002168:	f040 80da 	bne.w	8002320 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002176:	2b00      	cmp	r3, #0
 8002178:	f040 80d2 	bne.w	8002320 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002180:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002184:	f043 0202 	orr.w	r2, r3, #2
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800218c:	4b6f      	ldr	r3, [pc, #444]	; (800234c <HAL_ADC_Init+0x318>)
 800218e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002198:	d102      	bne.n	80021a0 <HAL_ADC_Init+0x16c>
 800219a:	4b6d      	ldr	r3, [pc, #436]	; (8002350 <HAL_ADC_Init+0x31c>)
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	e002      	b.n	80021a6 <HAL_ADC_Init+0x172>
 80021a0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80021a4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d108      	bne.n	80021c6 <HAL_ADC_Init+0x192>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d101      	bne.n	80021c6 <HAL_ADC_Init+0x192>
 80021c2:	2301      	movs	r3, #1
 80021c4:	e000      	b.n	80021c8 <HAL_ADC_Init+0x194>
 80021c6:	2300      	movs	r3, #0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d11c      	bne.n	8002206 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021cc:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d010      	beq.n	80021f4 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f003 0303 	and.w	r3, r3, #3
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d107      	bne.n	80021ee <HAL_ADC_Init+0x1ba>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d101      	bne.n	80021ee <HAL_ADC_Init+0x1ba>
 80021ea:	2301      	movs	r3, #1
 80021ec:	e000      	b.n	80021f0 <HAL_ADC_Init+0x1bc>
 80021ee:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d108      	bne.n	8002206 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80021f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	431a      	orrs	r2, r3
 8002202:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002204:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	7e5b      	ldrb	r3, [r3, #25]
 800220a:	035b      	lsls	r3, r3, #13
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002210:	2a01      	cmp	r2, #1
 8002212:	d002      	beq.n	800221a <HAL_ADC_Init+0x1e6>
 8002214:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002218:	e000      	b.n	800221c <HAL_ADC_Init+0x1e8>
 800221a:	2200      	movs	r2, #0
 800221c:	431a      	orrs	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	4313      	orrs	r3, r2
 800222a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800222c:	4313      	orrs	r3, r2
 800222e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d11b      	bne.n	8002272 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	7e5b      	ldrb	r3, [r3, #25]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d109      	bne.n	8002256 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002246:	3b01      	subs	r3, #1
 8002248:	045a      	lsls	r2, r3, #17
 800224a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800224c:	4313      	orrs	r3, r2
 800224e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002252:	663b      	str	r3, [r7, #96]	; 0x60
 8002254:	e00d      	b.n	8002272 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800225e:	f043 0220 	orr.w	r2, r3, #32
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226a:	f043 0201 	orr.w	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002276:	2b01      	cmp	r3, #1
 8002278:	d007      	beq.n	800228a <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002282:	4313      	orrs	r3, r2
 8002284:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002286:	4313      	orrs	r3, r2
 8002288:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f003 030c 	and.w	r3, r3, #12
 8002294:	2b00      	cmp	r3, #0
 8002296:	d114      	bne.n	80022c2 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	6812      	ldr	r2, [r2, #0]
 80022a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022a6:	f023 0302 	bic.w	r3, r3, #2
 80022aa:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	7e1b      	ldrb	r3, [r3, #24]
 80022b0:	039a      	lsls	r2, r3, #14
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4313      	orrs	r3, r2
 80022bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022be:	4313      	orrs	r3, r2
 80022c0:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68da      	ldr	r2, [r3, #12]
 80022c8:	4b22      	ldr	r3, [pc, #136]	; (8002354 <HAL_ADC_Init+0x320>)
 80022ca:	4013      	ands	r3, r2
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	6812      	ldr	r2, [r2, #0]
 80022d0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80022d2:	430b      	orrs	r3, r1
 80022d4:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d10c      	bne.n	80022f8 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e4:	f023 010f 	bic.w	r1, r3, #15
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69db      	ldr	r3, [r3, #28]
 80022ec:	1e5a      	subs	r2, r3, #1
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	631a      	str	r2, [r3, #48]	; 0x30
 80022f6:	e007      	b.n	8002308 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 020f 	bic.w	r2, r2, #15
 8002306:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	f023 0303 	bic.w	r3, r3, #3
 8002316:	f043 0201 	orr.w	r2, r3, #1
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	641a      	str	r2, [r3, #64]	; 0x40
 800231e:	e00a      	b.n	8002336 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002324:	f023 0312 	bic.w	r3, r3, #18
 8002328:	f043 0210 	orr.w	r2, r3, #16
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002330:	2301      	movs	r3, #1
 8002332:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002336:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800233a:	4618      	mov	r0, r3
 800233c:	3768      	adds	r7, #104	; 0x68
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20000000 	.word	0x20000000
 8002348:	431bde83 	.word	0x431bde83
 800234c:	50000300 	.word	0x50000300
 8002350:	50000100 	.word	0x50000100
 8002354:	fff0c007 	.word	0xfff0c007

08002358 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002364:	2300      	movs	r3, #0
 8002366:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 0304 	and.w	r3, r3, #4
 8002372:	2b00      	cmp	r3, #0
 8002374:	f040 80b9 	bne.w	80024ea <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800237e:	2b01      	cmp	r3, #1
 8002380:	d101      	bne.n	8002386 <HAL_ADC_Start_DMA+0x2e>
 8002382:	2302      	movs	r3, #2
 8002384:	e0b4      	b.n	80024f0 <HAL_ADC_Start_DMA+0x198>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800238e:	4b5a      	ldr	r3, [pc, #360]	; (80024f8 <HAL_ADC_Start_DMA+0x1a0>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 031f 	and.w	r3, r3, #31
 8002396:	2b00      	cmp	r3, #0
 8002398:	f040 80a0 	bne.w	80024dc <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800239c:	68f8      	ldr	r0, [r7, #12]
 800239e:	f000 fca1 	bl	8002ce4 <ADC_Enable>
 80023a2:	4603      	mov	r3, r0
 80023a4:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80023a6:	7dfb      	ldrb	r3, [r7, #23]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	f040 8092 	bne.w	80024d2 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80023b6:	f023 0301 	bic.w	r3, r3, #1
 80023ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023c2:	4b4d      	ldr	r3, [pc, #308]	; (80024f8 <HAL_ADC_Start_DMA+0x1a0>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f003 031f 	and.w	r3, r3, #31
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d004      	beq.n	80023d8 <HAL_ADC_Start_DMA+0x80>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023d6:	d115      	bne.n	8002404 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023dc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d027      	beq.n	8002442 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023fa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002402:	e01e      	b.n	8002442 <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002418:	d004      	beq.n	8002424 <HAL_ADC_Start_DMA+0xcc>
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a37      	ldr	r2, [pc, #220]	; (80024fc <HAL_ADC_Start_DMA+0x1a4>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d10e      	bne.n	8002442 <HAL_ADC_Start_DMA+0xea>
 8002424:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d007      	beq.n	8002442 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002436:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800243a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002446:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800244a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800244e:	d106      	bne.n	800245e <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002454:	f023 0206 	bic.w	r2, r3, #6
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	645a      	str	r2, [r3, #68]	; 0x44
 800245c:	e002      	b.n	8002464 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002470:	4a23      	ldr	r2, [pc, #140]	; (8002500 <HAL_ADC_Start_DMA+0x1a8>)
 8002472:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002478:	4a22      	ldr	r2, [pc, #136]	; (8002504 <HAL_ADC_Start_DMA+0x1ac>)
 800247a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002480:	4a21      	ldr	r2, [pc, #132]	; (8002508 <HAL_ADC_Start_DMA+0x1b0>)
 8002482:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	221c      	movs	r2, #28
 800248a:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	685a      	ldr	r2, [r3, #4]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0210 	orr.w	r2, r2, #16
 800249a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0201 	orr.w	r2, r2, #1
 80024aa:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	3340      	adds	r3, #64	; 0x40
 80024b6:	4619      	mov	r1, r3
 80024b8:	68ba      	ldr	r2, [r7, #8]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f001 fd2d 	bl	8003f1a <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 0204 	orr.w	r2, r2, #4
 80024ce:	609a      	str	r2, [r3, #8]
 80024d0:	e00d      	b.n	80024ee <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80024da:	e008      	b.n	80024ee <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80024e8:	e001      	b.n	80024ee <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80024ea:	2302      	movs	r3, #2
 80024ec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	50000300 	.word	0x50000300
 80024fc:	50000100 	.word	0x50000100
 8002500:	08002c19 	.word	0x08002c19
 8002504:	08002c93 	.word	0x08002c93
 8002508:	08002caf 	.word	0x08002caf

0800250c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800250c:	b480      	push	{r7}
 800250e:	b09b      	sub	sp, #108	; 0x6c
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 800251c:	2300      	movs	r3, #0
 800251e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002526:	2b01      	cmp	r3, #1
 8002528:	d101      	bne.n	800252e <HAL_ADC_ConfigChannel+0x22>
 800252a:	2302      	movs	r3, #2
 800252c:	e2a4      	b.n	8002a78 <HAL_ADC_ConfigChannel+0x56c>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 0304 	and.w	r3, r3, #4
 8002540:	2b00      	cmp	r3, #0
 8002542:	f040 8288 	bne.w	8002a56 <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	2b04      	cmp	r3, #4
 800254c:	d81c      	bhi.n	8002588 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685a      	ldr	r2, [r3, #4]
 8002558:	4613      	mov	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	4413      	add	r3, r2
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	461a      	mov	r2, r3
 8002562:	231f      	movs	r3, #31
 8002564:	4093      	lsls	r3, r2
 8002566:	43db      	mvns	r3, r3
 8002568:	4019      	ands	r1, r3
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	6818      	ldr	r0, [r3, #0]
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	4613      	mov	r3, r2
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	4413      	add	r3, r2
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	fa00 f203 	lsl.w	r2, r0, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	430a      	orrs	r2, r1
 8002584:	631a      	str	r2, [r3, #48]	; 0x30
 8002586:	e063      	b.n	8002650 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b09      	cmp	r3, #9
 800258e:	d81e      	bhi.n	80025ce <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685a      	ldr	r2, [r3, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	4413      	add	r3, r2
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	3b1e      	subs	r3, #30
 80025a4:	221f      	movs	r2, #31
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	43db      	mvns	r3, r3
 80025ac:	4019      	ands	r1, r3
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	6818      	ldr	r0, [r3, #0]
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685a      	ldr	r2, [r3, #4]
 80025b6:	4613      	mov	r3, r2
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	4413      	add	r3, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	3b1e      	subs	r3, #30
 80025c0:	fa00 f203 	lsl.w	r2, r0, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	635a      	str	r2, [r3, #52]	; 0x34
 80025cc:	e040      	b.n	8002650 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2b0e      	cmp	r3, #14
 80025d4:	d81e      	bhi.n	8002614 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685a      	ldr	r2, [r3, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	4413      	add	r3, r2
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	3b3c      	subs	r3, #60	; 0x3c
 80025ea:	221f      	movs	r2, #31
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	43db      	mvns	r3, r3
 80025f2:	4019      	ands	r1, r3
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	6818      	ldr	r0, [r3, #0]
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	4413      	add	r3, r2
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	3b3c      	subs	r3, #60	; 0x3c
 8002606:	fa00 f203 	lsl.w	r2, r0, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	639a      	str	r2, [r3, #56]	; 0x38
 8002612:	e01d      	b.n	8002650 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	4613      	mov	r3, r2
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	4413      	add	r3, r2
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	3b5a      	subs	r3, #90	; 0x5a
 8002628:	221f      	movs	r2, #31
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	43db      	mvns	r3, r3
 8002630:	4019      	ands	r1, r3
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	6818      	ldr	r0, [r3, #0]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	4613      	mov	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4413      	add	r3, r2
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	3b5a      	subs	r3, #90	; 0x5a
 8002644:	fa00 f203 	lsl.w	r2, r0, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	430a      	orrs	r2, r1
 800264e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 030c 	and.w	r3, r3, #12
 800265a:	2b00      	cmp	r3, #0
 800265c:	f040 80e5 	bne.w	800282a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b09      	cmp	r3, #9
 8002666:	d91c      	bls.n	80026a2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6999      	ldr	r1, [r3, #24]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	4613      	mov	r3, r2
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	4413      	add	r3, r2
 8002678:	3b1e      	subs	r3, #30
 800267a:	2207      	movs	r2, #7
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	43db      	mvns	r3, r3
 8002682:	4019      	ands	r1, r3
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	6898      	ldr	r0, [r3, #8]
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4613      	mov	r3, r2
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	4413      	add	r3, r2
 8002692:	3b1e      	subs	r3, #30
 8002694:	fa00 f203 	lsl.w	r2, r0, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	430a      	orrs	r2, r1
 800269e:	619a      	str	r2, [r3, #24]
 80026a0:	e019      	b.n	80026d6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	6959      	ldr	r1, [r3, #20]
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	4613      	mov	r3, r2
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	4413      	add	r3, r2
 80026b2:	2207      	movs	r2, #7
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	4019      	ands	r1, r3
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	6898      	ldr	r0, [r3, #8]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4613      	mov	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	4413      	add	r3, r2
 80026ca:	fa00 f203 	lsl.w	r2, r0, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	695a      	ldr	r2, [r3, #20]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	08db      	lsrs	r3, r3, #3
 80026e2:	f003 0303 	and.w	r3, r3, #3
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	3b01      	subs	r3, #1
 80026f4:	2b03      	cmp	r3, #3
 80026f6:	d84f      	bhi.n	8002798 <HAL_ADC_ConfigChannel+0x28c>
 80026f8:	a201      	add	r2, pc, #4	; (adr r2, 8002700 <HAL_ADC_ConfigChannel+0x1f4>)
 80026fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026fe:	bf00      	nop
 8002700:	08002711 	.word	0x08002711
 8002704:	08002733 	.word	0x08002733
 8002708:	08002755 	.word	0x08002755
 800270c:	08002777 	.word	0x08002777
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002716:	4b94      	ldr	r3, [pc, #592]	; (8002968 <HAL_ADC_ConfigChannel+0x45c>)
 8002718:	4013      	ands	r3, r2
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	0691      	lsls	r1, r2, #26
 8002720:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002722:	430a      	orrs	r2, r1
 8002724:	431a      	orrs	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800272e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002730:	e07e      	b.n	8002830 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002738:	4b8b      	ldr	r3, [pc, #556]	; (8002968 <HAL_ADC_ConfigChannel+0x45c>)
 800273a:	4013      	ands	r3, r2
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	0691      	lsls	r1, r2, #26
 8002742:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002744:	430a      	orrs	r2, r1
 8002746:	431a      	orrs	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002750:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002752:	e06d      	b.n	8002830 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800275a:	4b83      	ldr	r3, [pc, #524]	; (8002968 <HAL_ADC_ConfigChannel+0x45c>)
 800275c:	4013      	ands	r3, r2
 800275e:	683a      	ldr	r2, [r7, #0]
 8002760:	6812      	ldr	r2, [r2, #0]
 8002762:	0691      	lsls	r1, r2, #26
 8002764:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002766:	430a      	orrs	r2, r1
 8002768:	431a      	orrs	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002772:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002774:	e05c      	b.n	8002830 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800277c:	4b7a      	ldr	r3, [pc, #488]	; (8002968 <HAL_ADC_ConfigChannel+0x45c>)
 800277e:	4013      	ands	r3, r2
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	6812      	ldr	r2, [r2, #0]
 8002784:	0691      	lsls	r1, r2, #26
 8002786:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002788:	430a      	orrs	r2, r1
 800278a:	431a      	orrs	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002794:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002796:	e04b      	b.n	8002830 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800279e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	069b      	lsls	r3, r3, #26
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d107      	bne.n	80027bc <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027ba:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	069b      	lsls	r3, r3, #26
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d107      	bne.n	80027e0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027de:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	069b      	lsls	r3, r3, #26
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d107      	bne.n	8002804 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002802:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800280a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	069b      	lsls	r3, r3, #26
 8002814:	429a      	cmp	r2, r3
 8002816:	d10a      	bne.n	800282e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002826:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002828:	e001      	b.n	800282e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800282a:	bf00      	nop
 800282c:	e000      	b.n	8002830 <HAL_ADC_ConfigChannel+0x324>
      break;
 800282e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	2b01      	cmp	r3, #1
 800283c:	d108      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x344>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0301 	and.w	r3, r3, #1
 8002848:	2b01      	cmp	r3, #1
 800284a:	d101      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x344>
 800284c:	2301      	movs	r3, #1
 800284e:	e000      	b.n	8002852 <HAL_ADC_ConfigChannel+0x346>
 8002850:	2300      	movs	r3, #0
 8002852:	2b00      	cmp	r3, #0
 8002854:	f040 810a 	bne.w	8002a6c <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d00f      	beq.n	8002880 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2201      	movs	r2, #1
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	43da      	mvns	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	400a      	ands	r2, r1
 800287a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800287e:	e049      	b.n	8002914 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2201      	movs	r2, #1
 800288e:	409a      	lsls	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2b09      	cmp	r3, #9
 80028a0:	d91c      	bls.n	80028dc <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	6999      	ldr	r1, [r3, #24]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	4613      	mov	r3, r2
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4413      	add	r3, r2
 80028b2:	3b1b      	subs	r3, #27
 80028b4:	2207      	movs	r2, #7
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	43db      	mvns	r3, r3
 80028bc:	4019      	ands	r1, r3
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	6898      	ldr	r0, [r3, #8]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	4613      	mov	r3, r2
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	4413      	add	r3, r2
 80028cc:	3b1b      	subs	r3, #27
 80028ce:	fa00 f203 	lsl.w	r2, r0, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	619a      	str	r2, [r3, #24]
 80028da:	e01b      	b.n	8002914 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	6959      	ldr	r1, [r3, #20]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	1c5a      	adds	r2, r3, #1
 80028e8:	4613      	mov	r3, r2
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	4413      	add	r3, r2
 80028ee:	2207      	movs	r2, #7
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43db      	mvns	r3, r3
 80028f6:	4019      	ands	r1, r3
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	6898      	ldr	r0, [r3, #8]
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	4613      	mov	r3, r2
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	4413      	add	r3, r2
 8002908:	fa00 f203 	lsl.w	r2, r0, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002914:	4b15      	ldr	r3, [pc, #84]	; (800296c <HAL_ADC_ConfigChannel+0x460>)
 8002916:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2b10      	cmp	r3, #16
 800291e:	d105      	bne.n	800292c <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002920:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002928:	2b00      	cmp	r3, #0
 800292a:	d015      	beq.n	8002958 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002930:	2b11      	cmp	r3, #17
 8002932:	d105      	bne.n	8002940 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002934:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00b      	beq.n	8002958 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002944:	2b12      	cmp	r3, #18
 8002946:	f040 8091 	bne.w	8002a6c <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800294a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002952:	2b00      	cmp	r3, #0
 8002954:	f040 808a 	bne.w	8002a6c <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002960:	d108      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x468>
 8002962:	4b03      	ldr	r3, [pc, #12]	; (8002970 <HAL_ADC_ConfigChannel+0x464>)
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	e008      	b.n	800297a <HAL_ADC_ConfigChannel+0x46e>
 8002968:	83fff000 	.word	0x83fff000
 800296c:	50000300 	.word	0x50000300
 8002970:	50000100 	.word	0x50000100
 8002974:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002978:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f003 0303 	and.w	r3, r3, #3
 8002984:	2b01      	cmp	r3, #1
 8002986:	d108      	bne.n	800299a <HAL_ADC_ConfigChannel+0x48e>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b01      	cmp	r3, #1
 8002994:	d101      	bne.n	800299a <HAL_ADC_ConfigChannel+0x48e>
 8002996:	2301      	movs	r3, #1
 8002998:	e000      	b.n	800299c <HAL_ADC_ConfigChannel+0x490>
 800299a:	2300      	movs	r3, #0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d150      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80029a0:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d010      	beq.n	80029c8 <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d107      	bne.n	80029c2 <HAL_ADC_ConfigChannel+0x4b6>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d101      	bne.n	80029c2 <HAL_ADC_ConfigChannel+0x4b6>
 80029be:	2301      	movs	r3, #1
 80029c0:	e000      	b.n	80029c4 <HAL_ADC_ConfigChannel+0x4b8>
 80029c2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d13c      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2b10      	cmp	r3, #16
 80029ce:	d11d      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x500>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029d8:	d118      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80029da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029e4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029e6:	4b27      	ldr	r3, [pc, #156]	; (8002a84 <HAL_ADC_ConfigChannel+0x578>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a27      	ldr	r2, [pc, #156]	; (8002a88 <HAL_ADC_ConfigChannel+0x57c>)
 80029ec:	fba2 2303 	umull	r2, r3, r2, r3
 80029f0:	0c9a      	lsrs	r2, r3, #18
 80029f2:	4613      	mov	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029fc:	e002      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	3b01      	subs	r3, #1
 8002a02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1f9      	bne.n	80029fe <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a0a:	e02e      	b.n	8002a6a <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2b11      	cmp	r3, #17
 8002a12:	d10b      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x520>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a1c:	d106      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002a1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002a26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a28:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a2a:	e01e      	b.n	8002a6a <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b12      	cmp	r3, #18
 8002a32:	d11a      	bne.n	8002a6a <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002a34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a3e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a40:	e013      	b.n	8002a6a <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	f043 0220 	orr.w	r2, r3, #32
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a54:	e00a      	b.n	8002a6c <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5a:	f043 0220 	orr.w	r2, r3, #32
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a68:	e000      	b.n	8002a6c <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a6a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a74:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	376c      	adds	r7, #108	; 0x6c
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr
 8002a84:	20000000 	.word	0x20000000
 8002a88:	431bde83 	.word	0x431bde83

08002a8c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b099      	sub	sp, #100	; 0x64
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a96:	2300      	movs	r3, #0
 8002a98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002aa4:	d102      	bne.n	8002aac <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002aa6:	4b5a      	ldr	r3, [pc, #360]	; (8002c10 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	e002      	b.n	8002ab2 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002aac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ab0:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d101      	bne.n	8002abc <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e0a2      	b.n	8002c02 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d101      	bne.n	8002aca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	e09b      	b.n	8002c02 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f003 0304 	and.w	r3, r3, #4
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d17f      	bne.n	8002be0 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d179      	bne.n	8002be0 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002aec:	4b49      	ldr	r3, [pc, #292]	; (8002c14 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002aee:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d040      	beq.n	8002b7a <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002af8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	6859      	ldr	r1, [r3, #4]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b0a:	035b      	lsls	r3, r3, #13
 8002b0c:	430b      	orrs	r3, r1
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b12:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d108      	bne.n	8002b34 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d101      	bne.n	8002b34 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002b30:	2301      	movs	r3, #1
 8002b32:	e000      	b.n	8002b36 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002b34:	2300      	movs	r3, #0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d15c      	bne.n	8002bf4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d107      	bne.n	8002b56 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d101      	bne.n	8002b56 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002b52:	2301      	movs	r3, #1
 8002b54:	e000      	b.n	8002b58 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002b56:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d14b      	bne.n	8002bf4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002b64:	f023 030f 	bic.w	r3, r3, #15
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	6811      	ldr	r1, [r2, #0]
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	6892      	ldr	r2, [r2, #8]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	431a      	orrs	r2, r3
 8002b74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b76:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b78:	e03c      	b.n	8002bf4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002b7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b84:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d108      	bne.n	8002ba6 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d101      	bne.n	8002ba6 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e000      	b.n	8002ba8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d123      	bne.n	8002bf4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f003 0303 	and.w	r3, r3, #3
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d107      	bne.n	8002bc8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e000      	b.n	8002bca <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002bc8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d112      	bne.n	8002bf4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002bce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002bd6:	f023 030f 	bic.w	r3, r3, #15
 8002bda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bdc:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bde:	e009      	b.n	8002bf4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be4:	f043 0220 	orr.w	r2, r3, #32
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002bf2:	e000      	b.n	8002bf6 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bf4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002bfe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002c02:	4618      	mov	r0, r3
 8002c04:	3764      	adds	r7, #100	; 0x64
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	50000100 	.word	0x50000100
 8002c14:	50000300 	.word	0x50000300

08002c18 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c24:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d126      	bne.n	8002c80 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d115      	bne.n	8002c78 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d111      	bne.n	8002c78 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d105      	bne.n	8002c78 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	f043 0201 	orr.w	r2, r3, #1
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f7ff f9bd 	bl	8001ff8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002c7e:	e004      	b.n	8002c8a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	4798      	blx	r3
}
 8002c8a:	bf00      	nop
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b084      	sub	sp, #16
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f7ff f9b3 	bl	800200c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002ca6:	bf00      	nop
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b084      	sub	sp, #16
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cba:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ccc:	f043 0204 	orr.w	r2, r3, #4
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002cd4:	68f8      	ldr	r0, [r7, #12]
 8002cd6:	f7ff f9a3 	bl	8002020 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cda:	bf00      	nop
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
	...

08002ce4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 0303 	and.w	r3, r3, #3
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d108      	bne.n	8002d10 <ADC_Enable+0x2c>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d101      	bne.n	8002d10 <ADC_Enable+0x2c>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e000      	b.n	8002d12 <ADC_Enable+0x2e>
 8002d10:	2300      	movs	r3, #0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d13c      	bne.n	8002d90 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	4b1f      	ldr	r3, [pc, #124]	; (8002d9c <ADC_Enable+0xb8>)
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00d      	beq.n	8002d40 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d28:	f043 0210 	orr.w	r2, r3, #16
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d34:	f043 0201 	orr.w	r2, r3, #1
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e028      	b.n	8002d92 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689a      	ldr	r2, [r3, #8]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f042 0201 	orr.w	r2, r2, #1
 8002d4e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002d50:	f7ff f946 	bl	8001fe0 <HAL_GetTick>
 8002d54:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d56:	e014      	b.n	8002d82 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d58:	f7ff f942 	bl	8001fe0 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d90d      	bls.n	8002d82 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f043 0210 	orr.w	r2, r3, #16
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d76:	f043 0201 	orr.w	r2, r3, #1
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e007      	b.n	8002d92 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d1e3      	bne.n	8002d58 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	8000003f 	.word	0x8000003f

08002da0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002da8:	2300      	movs	r3, #0
 8002daa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f003 0303 	and.w	r3, r3, #3
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d108      	bne.n	8002dcc <ADC_Disable+0x2c>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d101      	bne.n	8002dcc <ADC_Disable+0x2c>
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e000      	b.n	8002dce <ADC_Disable+0x2e>
 8002dcc:	2300      	movs	r3, #0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d040      	beq.n	8002e54 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f003 030d 	and.w	r3, r3, #13
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d10f      	bne.n	8002e00 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	689a      	ldr	r2, [r3, #8]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f042 0202 	orr.w	r2, r2, #2
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2203      	movs	r2, #3
 8002df6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002df8:	f7ff f8f2 	bl	8001fe0 <HAL_GetTick>
 8002dfc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002dfe:	e022      	b.n	8002e46 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e04:	f043 0210 	orr.w	r2, r3, #16
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e10:	f043 0201 	orr.w	r2, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e01c      	b.n	8002e56 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e1c:	f7ff f8e0 	bl	8001fe0 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d90d      	bls.n	8002e46 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	f043 0210 	orr.w	r2, r3, #16
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3a:	f043 0201 	orr.w	r2, r3, #1
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e007      	b.n	8002e56 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d0e3      	beq.n	8002e1c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b084      	sub	sp, #16
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d101      	bne.n	8002e70 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e0ed      	b.n	800304c <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d102      	bne.n	8002e82 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7fe feff 	bl	8001c80 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0202 	bic.w	r2, r2, #2
 8002e90:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e92:	f7ff f8a5 	bl	8001fe0 <HAL_GetTick>
 8002e96:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e98:	e012      	b.n	8002ec0 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e9a:	f7ff f8a1 	bl	8001fe0 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b0a      	cmp	r3, #10
 8002ea6:	d90b      	bls.n	8002ec0 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2205      	movs	r2, #5
 8002eb8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0c5      	b.n	800304c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1e5      	bne.n	8002e9a <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 0201 	orr.w	r2, r2, #1
 8002edc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ede:	f7ff f87f 	bl	8001fe0 <HAL_GetTick>
 8002ee2:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002ee4:	e012      	b.n	8002f0c <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ee6:	f7ff f87b 	bl	8001fe0 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b0a      	cmp	r3, #10
 8002ef2:	d90b      	bls.n	8002f0c <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2205      	movs	r2, #5
 8002f04:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e09f      	b.n	800304c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0e5      	beq.n	8002ee6 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	7e1b      	ldrb	r3, [r3, #24]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d108      	bne.n	8002f34 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	e007      	b.n	8002f44 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f42:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	7e5b      	ldrb	r3, [r3, #25]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d108      	bne.n	8002f5e <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f5a:	601a      	str	r2, [r3, #0]
 8002f5c:	e007      	b.n	8002f6e <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	7e9b      	ldrb	r3, [r3, #26]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d108      	bne.n	8002f88 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f042 0220 	orr.w	r2, r2, #32
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	e007      	b.n	8002f98 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0220 	bic.w	r2, r2, #32
 8002f96:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	7edb      	ldrb	r3, [r3, #27]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d108      	bne.n	8002fb2 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0210 	bic.w	r2, r2, #16
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	e007      	b.n	8002fc2 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f042 0210 	orr.w	r2, r2, #16
 8002fc0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	7f1b      	ldrb	r3, [r3, #28]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d108      	bne.n	8002fdc <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f042 0208 	orr.w	r2, r2, #8
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	e007      	b.n	8002fec <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0208 	bic.w	r2, r2, #8
 8002fea:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	7f5b      	ldrb	r3, [r3, #29]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d108      	bne.n	8003006 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0204 	orr.w	r2, r2, #4
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	e007      	b.n	8003016 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0204 	bic.w	r2, r2, #4
 8003014:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	431a      	orrs	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	431a      	orrs	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	ea42 0103 	orr.w	r1, r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	1e5a      	subs	r2, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2201      	movs	r2, #1
 8003046:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003054:	b480      	push	{r7}
 8003056:	b087      	sub	sp, #28
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f893 3020 	ldrb.w	r3, [r3, #32]
 800306a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800306c:	7cfb      	ldrb	r3, [r7, #19]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d003      	beq.n	800307a <HAL_CAN_ConfigFilter+0x26>
 8003072:	7cfb      	ldrb	r3, [r7, #19]
 8003074:	2b02      	cmp	r3, #2
 8003076:	f040 80aa 	bne.w	80031ce <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003080:	f043 0201 	orr.w	r2, r3, #1
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	f003 031f 	and.w	r3, r3, #31
 8003092:	2201      	movs	r2, #1
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	43db      	mvns	r3, r3
 80030a4:	401a      	ands	r2, r3
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	69db      	ldr	r3, [r3, #28]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d123      	bne.n	80030fc <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	43db      	mvns	r3, r3
 80030be:	401a      	ands	r2, r3
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80030d6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	3248      	adds	r2, #72	; 0x48
 80030dc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030f0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030f2:	6979      	ldr	r1, [r7, #20]
 80030f4:	3348      	adds	r3, #72	; 0x48
 80030f6:	00db      	lsls	r3, r3, #3
 80030f8:	440b      	add	r3, r1
 80030fa:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	69db      	ldr	r3, [r3, #28]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d122      	bne.n	800314a <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	431a      	orrs	r2, r3
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003124:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	3248      	adds	r2, #72	; 0x48
 800312a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800313e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003140:	6979      	ldr	r1, [r7, #20]
 8003142:	3348      	adds	r3, #72	; 0x48
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	440b      	add	r3, r1
 8003148:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d109      	bne.n	8003166 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	43db      	mvns	r3, r3
 800315c:	401a      	ands	r2, r3
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003164:	e007      	b.n	8003176 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	431a      	orrs	r2, r3
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d109      	bne.n	8003192 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	43db      	mvns	r3, r3
 8003188:	401a      	ands	r2, r3
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003190:	e007      	b.n	80031a2 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	431a      	orrs	r2, r3
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d107      	bne.n	80031ba <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	431a      	orrs	r2, r3
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80031c0:	f023 0201 	bic.w	r2, r3, #1
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80031ca:	2300      	movs	r3, #0
 80031cc:	e006      	b.n	80031dc <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
  }
}
 80031dc:	4618      	mov	r0, r3
 80031de:	371c      	adds	r7, #28
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d12e      	bne.n	800325a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2202      	movs	r2, #2
 8003200:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 0201 	bic.w	r2, r2, #1
 8003212:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003214:	f7fe fee4 	bl	8001fe0 <HAL_GetTick>
 8003218:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800321a:	e012      	b.n	8003242 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800321c:	f7fe fee0 	bl	8001fe0 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b0a      	cmp	r3, #10
 8003228:	d90b      	bls.n	8003242 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2205      	movs	r2, #5
 800323a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e012      	b.n	8003268 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1e5      	bne.n	800321c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003256:	2300      	movs	r3, #0
 8003258:	e006      	b.n	8003268 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
  }
}
 8003268:	4618      	mov	r0, r3
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003270:	b480      	push	{r7}
 8003272:	b089      	sub	sp, #36	; 0x24
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
 800327c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003284:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800328e:	7ffb      	ldrb	r3, [r7, #31]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d003      	beq.n	800329c <HAL_CAN_AddTxMessage+0x2c>
 8003294:	7ffb      	ldrb	r3, [r7, #31]
 8003296:	2b02      	cmp	r3, #2
 8003298:	f040 80b8 	bne.w	800340c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10a      	bne.n	80032bc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d105      	bne.n	80032bc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f000 80a0 	beq.w	80033fc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	0e1b      	lsrs	r3, r3, #24
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d907      	bls.n	80032dc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e09e      	b.n	800341a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80032dc:	2201      	movs	r2, #1
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	409a      	lsls	r2, r3
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10d      	bne.n	800330a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032f8:	68f9      	ldr	r1, [r7, #12]
 80032fa:	6809      	ldr	r1, [r1, #0]
 80032fc:	431a      	orrs	r2, r3
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	3318      	adds	r3, #24
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	440b      	add	r3, r1
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	e00f      	b.n	800332a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003314:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800331a:	68f9      	ldr	r1, [r7, #12]
 800331c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800331e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	3318      	adds	r3, #24
 8003324:	011b      	lsls	r3, r3, #4
 8003326:	440b      	add	r3, r1
 8003328:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6819      	ldr	r1, [r3, #0]
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	691a      	ldr	r2, [r3, #16]
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	3318      	adds	r3, #24
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	440b      	add	r3, r1
 800333a:	3304      	adds	r3, #4
 800333c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	7d1b      	ldrb	r3, [r3, #20]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d111      	bne.n	800336a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	3318      	adds	r3, #24
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	4413      	add	r3, r2
 8003352:	3304      	adds	r3, #4
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	6811      	ldr	r1, [r2, #0]
 800335a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	3318      	adds	r3, #24
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	440b      	add	r3, r1
 8003366:	3304      	adds	r3, #4
 8003368:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	3307      	adds	r3, #7
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	061a      	lsls	r2, r3, #24
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	3306      	adds	r3, #6
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	041b      	lsls	r3, r3, #16
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3305      	adds	r3, #5
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	021b      	lsls	r3, r3, #8
 8003384:	4313      	orrs	r3, r2
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	3204      	adds	r2, #4
 800338a:	7812      	ldrb	r2, [r2, #0]
 800338c:	4610      	mov	r0, r2
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	6811      	ldr	r1, [r2, #0]
 8003392:	ea43 0200 	orr.w	r2, r3, r0
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	011b      	lsls	r3, r3, #4
 800339a:	440b      	add	r3, r1
 800339c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80033a0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	3303      	adds	r3, #3
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	061a      	lsls	r2, r3, #24
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3302      	adds	r3, #2
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	041b      	lsls	r3, r3, #16
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3301      	adds	r3, #1
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	021b      	lsls	r3, r3, #8
 80033bc:	4313      	orrs	r3, r2
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	7812      	ldrb	r2, [r2, #0]
 80033c2:	4610      	mov	r0, r2
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	6811      	ldr	r1, [r2, #0]
 80033c8:	ea43 0200 	orr.w	r2, r3, r0
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	011b      	lsls	r3, r3, #4
 80033d0:	440b      	add	r3, r1
 80033d2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80033d6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	3318      	adds	r3, #24
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	4413      	add	r3, r2
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	6811      	ldr	r1, [r2, #0]
 80033ea:	f043 0201 	orr.w	r2, r3, #1
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	3318      	adds	r3, #24
 80033f2:	011b      	lsls	r3, r3, #4
 80033f4:	440b      	add	r3, r1
 80033f6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80033f8:	2300      	movs	r3, #0
 80033fa:	e00e      	b.n	800341a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003400:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e006      	b.n	800341a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003410:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
  }
}
 800341a:	4618      	mov	r0, r3
 800341c:	3724      	adds	r7, #36	; 0x24
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr

08003426 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003426:	b480      	push	{r7}
 8003428:	b087      	sub	sp, #28
 800342a:	af00      	add	r7, sp, #0
 800342c:	60f8      	str	r0, [r7, #12]
 800342e:	60b9      	str	r1, [r7, #8]
 8003430:	607a      	str	r2, [r7, #4]
 8003432:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f893 3020 	ldrb.w	r3, [r3, #32]
 800343a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800343c:	7dfb      	ldrb	r3, [r7, #23]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d003      	beq.n	800344a <HAL_CAN_GetRxMessage+0x24>
 8003442:	7dfb      	ldrb	r3, [r7, #23]
 8003444:	2b02      	cmp	r3, #2
 8003446:	f040 80f3 	bne.w	8003630 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d10e      	bne.n	800346e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d116      	bne.n	800348c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e0e7      	b.n	800363e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	f003 0303 	and.w	r3, r3, #3
 8003478:	2b00      	cmp	r3, #0
 800347a:	d107      	bne.n	800348c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003480:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e0d8      	b.n	800363e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	331b      	adds	r3, #27
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	4413      	add	r3, r2
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0204 	and.w	r2, r3, #4
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10c      	bne.n	80034c4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	331b      	adds	r3, #27
 80034b2:	011b      	lsls	r3, r3, #4
 80034b4:	4413      	add	r3, r2
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	0d5b      	lsrs	r3, r3, #21
 80034ba:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	e00b      	b.n	80034dc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	331b      	adds	r3, #27
 80034cc:	011b      	lsls	r3, r3, #4
 80034ce:	4413      	add	r3, r2
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	08db      	lsrs	r3, r3, #3
 80034d4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	331b      	adds	r3, #27
 80034e4:	011b      	lsls	r3, r3, #4
 80034e6:	4413      	add	r3, r2
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0202 	and.w	r2, r3, #2
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	331b      	adds	r3, #27
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	4413      	add	r3, r2
 80034fe:	3304      	adds	r3, #4
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 020f 	and.w	r2, r3, #15
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	331b      	adds	r3, #27
 8003512:	011b      	lsls	r3, r3, #4
 8003514:	4413      	add	r3, r2
 8003516:	3304      	adds	r3, #4
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	0a1b      	lsrs	r3, r3, #8
 800351c:	b2da      	uxtb	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	331b      	adds	r3, #27
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	4413      	add	r3, r2
 800352e:	3304      	adds	r3, #4
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	0c1b      	lsrs	r3, r3, #16
 8003534:	b29a      	uxth	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	011b      	lsls	r3, r3, #4
 8003542:	4413      	add	r3, r2
 8003544:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	b2da      	uxtb	r2, r3
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	4413      	add	r3, r2
 800355a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	0a1a      	lsrs	r2, r3, #8
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	3301      	adds	r3, #1
 8003566:	b2d2      	uxtb	r2, r2
 8003568:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	4413      	add	r3, r2
 8003574:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	0c1a      	lsrs	r2, r3, #16
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	3302      	adds	r3, #2
 8003580:	b2d2      	uxtb	r2, r2
 8003582:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	011b      	lsls	r3, r3, #4
 800358c:	4413      	add	r3, r2
 800358e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	0e1a      	lsrs	r2, r3, #24
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	3303      	adds	r3, #3
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	4413      	add	r3, r2
 80035a8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	3304      	adds	r3, #4
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	011b      	lsls	r3, r3, #4
 80035be:	4413      	add	r3, r2
 80035c0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	0a1a      	lsrs	r2, r3, #8
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	3305      	adds	r3, #5
 80035cc:	b2d2      	uxtb	r2, r2
 80035ce:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	011b      	lsls	r3, r3, #4
 80035d8:	4413      	add	r3, r2
 80035da:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	0c1a      	lsrs	r2, r3, #16
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	3306      	adds	r3, #6
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	4413      	add	r3, r2
 80035f4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	0e1a      	lsrs	r2, r3, #24
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	3307      	adds	r3, #7
 8003600:	b2d2      	uxtb	r2, r2
 8003602:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d108      	bne.n	800361c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f042 0220 	orr.w	r2, r2, #32
 8003618:	60da      	str	r2, [r3, #12]
 800361a:	e007      	b.n	800362c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	691a      	ldr	r2, [r3, #16]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 0220 	orr.w	r2, r2, #32
 800362a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800362c:	2300      	movs	r3, #0
 800362e:	e006      	b.n	800363e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003634:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
  }
}
 800363e:	4618      	mov	r0, r3
 8003640:	371c      	adds	r7, #28
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr

0800364a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800364a:	b480      	push	{r7}
 800364c:	b085      	sub	sp, #20
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
 8003652:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f893 3020 	ldrb.w	r3, [r3, #32]
 800365a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d002      	beq.n	8003668 <HAL_CAN_ActivateNotification+0x1e>
 8003662:	7bfb      	ldrb	r3, [r7, #15]
 8003664:	2b02      	cmp	r3, #2
 8003666:	d109      	bne.n	800367c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6959      	ldr	r1, [r3, #20]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	683a      	ldr	r2, [r7, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003678:	2300      	movs	r3, #0
 800367a:	e006      	b.n	800368a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003680:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
  }
}
 800368a:	4618      	mov	r0, r3
 800368c:	3714      	adds	r7, #20
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b08a      	sub	sp, #40	; 0x28
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800369e:	2300      	movs	r3, #0
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80036d2:	6a3b      	ldr	r3, [r7, #32]
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d07c      	beq.n	80037d6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d023      	beq.n	800372e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2201      	movs	r2, #1
 80036ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 f983 	bl	8003a04 <HAL_CAN_TxMailbox0CompleteCallback>
 80036fe:	e016      	b.n	800372e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	f003 0304 	and.w	r3, r3, #4
 8003706:	2b00      	cmp	r3, #0
 8003708:	d004      	beq.n	8003714 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003710:	627b      	str	r3, [r7, #36]	; 0x24
 8003712:	e00c      	b.n	800372e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b00      	cmp	r3, #0
 800371c:	d004      	beq.n	8003728 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800371e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003720:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003724:	627b      	str	r3, [r7, #36]	; 0x24
 8003726:	e002      	b.n	800372e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f989 	bl	8003a40 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003734:	2b00      	cmp	r3, #0
 8003736:	d024      	beq.n	8003782 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003740:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003748:	2b00      	cmp	r3, #0
 800374a:	d003      	beq.n	8003754 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 f963 	bl	8003a18 <HAL_CAN_TxMailbox1CompleteCallback>
 8003752:	e016      	b.n	8003782 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800375a:	2b00      	cmp	r3, #0
 800375c:	d004      	beq.n	8003768 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800375e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003760:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003764:	627b      	str	r3, [r7, #36]	; 0x24
 8003766:	e00c      	b.n	8003782 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800376e:	2b00      	cmp	r3, #0
 8003770:	d004      	beq.n	800377c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003778:	627b      	str	r3, [r7, #36]	; 0x24
 800377a:	e002      	b.n	8003782 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 f969 	bl	8003a54 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d024      	beq.n	80037d6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003794:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f000 f943 	bl	8003a2c <HAL_CAN_TxMailbox2CompleteCallback>
 80037a6:	e016      	b.n	80037d6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d004      	beq.n	80037bc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80037b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037b8:	627b      	str	r3, [r7, #36]	; 0x24
 80037ba:	e00c      	b.n	80037d6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d004      	beq.n	80037d0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80037c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037cc:	627b      	str	r3, [r7, #36]	; 0x24
 80037ce:	e002      	b.n	80037d6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f000 f949 	bl	8003a68 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80037d6:	6a3b      	ldr	r3, [r7, #32]
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00c      	beq.n	80037fa <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	f003 0310 	and.w	r3, r3, #16
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d007      	beq.n	80037fa <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037f0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2210      	movs	r2, #16
 80037f8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80037fa:	6a3b      	ldr	r3, [r7, #32]
 80037fc:	f003 0304 	and.w	r3, r3, #4
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00b      	beq.n	800381c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f003 0308 	and.w	r3, r3, #8
 800380a:	2b00      	cmp	r3, #0
 800380c:	d006      	beq.n	800381c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2208      	movs	r2, #8
 8003814:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f930 	bl	8003a7c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800381c:	6a3b      	ldr	r3, [r7, #32]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d009      	beq.n	800383a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	2b00      	cmp	r3, #0
 8003832:	d002      	beq.n	800383a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f7fd fbe7 	bl	8001008 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800383a:	6a3b      	ldr	r3, [r7, #32]
 800383c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00c      	beq.n	800385e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	f003 0310 	and.w	r3, r3, #16
 800384a:	2b00      	cmp	r3, #0
 800384c:	d007      	beq.n	800385e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800384e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003850:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003854:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	2210      	movs	r2, #16
 800385c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800385e:	6a3b      	ldr	r3, [r7, #32]
 8003860:	f003 0320 	and.w	r3, r3, #32
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00b      	beq.n	8003880 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	f003 0308 	and.w	r3, r3, #8
 800386e:	2b00      	cmp	r3, #0
 8003870:	d006      	beq.n	8003880 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2208      	movs	r2, #8
 8003878:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 f912 	bl	8003aa4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003880:	6a3b      	ldr	r3, [r7, #32]
 8003882:	f003 0310 	and.w	r3, r3, #16
 8003886:	2b00      	cmp	r3, #0
 8003888:	d009      	beq.n	800389e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	f003 0303 	and.w	r3, r3, #3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d002      	beq.n	800389e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f000 f8f9 	bl	8003a90 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800389e:	6a3b      	ldr	r3, [r7, #32]
 80038a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00b      	beq.n	80038c0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f003 0310 	and.w	r3, r3, #16
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d006      	beq.n	80038c0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2210      	movs	r2, #16
 80038b8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 f8fc 	bl	8003ab8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80038c0:	6a3b      	ldr	r3, [r7, #32]
 80038c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00b      	beq.n	80038e2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	f003 0308 	and.w	r3, r3, #8
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d006      	beq.n	80038e2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2208      	movs	r2, #8
 80038da:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f000 f8f5 	bl	8003acc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80038e2:	6a3b      	ldr	r3, [r7, #32]
 80038e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d07b      	beq.n	80039e4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	f003 0304 	and.w	r3, r3, #4
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d072      	beq.n	80039dc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80038f6:	6a3b      	ldr	r3, [r7, #32]
 80038f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d008      	beq.n	8003912 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800390a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390c:	f043 0301 	orr.w	r3, r3, #1
 8003910:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003918:	2b00      	cmp	r3, #0
 800391a:	d008      	beq.n	800392e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003928:	f043 0302 	orr.w	r3, r3, #2
 800392c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800392e:	6a3b      	ldr	r3, [r7, #32]
 8003930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003934:	2b00      	cmp	r3, #0
 8003936:	d008      	beq.n	800394a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003944:	f043 0304 	orr.w	r3, r3, #4
 8003948:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003950:	2b00      	cmp	r3, #0
 8003952:	d043      	beq.n	80039dc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800395a:	2b00      	cmp	r3, #0
 800395c:	d03e      	beq.n	80039dc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003964:	2b60      	cmp	r3, #96	; 0x60
 8003966:	d02b      	beq.n	80039c0 <HAL_CAN_IRQHandler+0x32a>
 8003968:	2b60      	cmp	r3, #96	; 0x60
 800396a:	d82e      	bhi.n	80039ca <HAL_CAN_IRQHandler+0x334>
 800396c:	2b50      	cmp	r3, #80	; 0x50
 800396e:	d022      	beq.n	80039b6 <HAL_CAN_IRQHandler+0x320>
 8003970:	2b50      	cmp	r3, #80	; 0x50
 8003972:	d82a      	bhi.n	80039ca <HAL_CAN_IRQHandler+0x334>
 8003974:	2b40      	cmp	r3, #64	; 0x40
 8003976:	d019      	beq.n	80039ac <HAL_CAN_IRQHandler+0x316>
 8003978:	2b40      	cmp	r3, #64	; 0x40
 800397a:	d826      	bhi.n	80039ca <HAL_CAN_IRQHandler+0x334>
 800397c:	2b30      	cmp	r3, #48	; 0x30
 800397e:	d010      	beq.n	80039a2 <HAL_CAN_IRQHandler+0x30c>
 8003980:	2b30      	cmp	r3, #48	; 0x30
 8003982:	d822      	bhi.n	80039ca <HAL_CAN_IRQHandler+0x334>
 8003984:	2b10      	cmp	r3, #16
 8003986:	d002      	beq.n	800398e <HAL_CAN_IRQHandler+0x2f8>
 8003988:	2b20      	cmp	r3, #32
 800398a:	d005      	beq.n	8003998 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800398c:	e01d      	b.n	80039ca <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800398e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003990:	f043 0308 	orr.w	r3, r3, #8
 8003994:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003996:	e019      	b.n	80039cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399a:	f043 0310 	orr.w	r3, r3, #16
 800399e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039a0:	e014      	b.n	80039cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80039a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a4:	f043 0320 	orr.w	r3, r3, #32
 80039a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039aa:	e00f      	b.n	80039cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80039ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039b4:	e00a      	b.n	80039cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80039b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039be:	e005      	b.n	80039cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80039c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039c8:	e000      	b.n	80039cc <HAL_CAN_IRQHandler+0x336>
            break;
 80039ca:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	699a      	ldr	r2, [r3, #24]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80039da:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2204      	movs	r2, #4
 80039e2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80039e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d008      	beq.n	80039fc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f0:	431a      	orrs	r2, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 f872 	bl	8003ae0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80039fc:	bf00      	nop
 80039fe:	3728      	adds	r7, #40	; 0x28
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003ae8:	bf00      	nop
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b04:	4b0c      	ldr	r3, [pc, #48]	; (8003b38 <__NVIC_SetPriorityGrouping+0x44>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b0a:	68ba      	ldr	r2, [r7, #8]
 8003b0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b10:	4013      	ands	r3, r2
 8003b12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b26:	4a04      	ldr	r2, [pc, #16]	; (8003b38 <__NVIC_SetPriorityGrouping+0x44>)
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	60d3      	str	r3, [r2, #12]
}
 8003b2c:	bf00      	nop
 8003b2e:	3714      	adds	r7, #20
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr
 8003b38:	e000ed00 	.word	0xe000ed00

08003b3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b40:	4b04      	ldr	r3, [pc, #16]	; (8003b54 <__NVIC_GetPriorityGrouping+0x18>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	0a1b      	lsrs	r3, r3, #8
 8003b46:	f003 0307 	and.w	r3, r3, #7
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr
 8003b54:	e000ed00 	.word	0xe000ed00

08003b58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	4603      	mov	r3, r0
 8003b60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	db0b      	blt.n	8003b82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b6a:	79fb      	ldrb	r3, [r7, #7]
 8003b6c:	f003 021f 	and.w	r2, r3, #31
 8003b70:	4907      	ldr	r1, [pc, #28]	; (8003b90 <__NVIC_EnableIRQ+0x38>)
 8003b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b76:	095b      	lsrs	r3, r3, #5
 8003b78:	2001      	movs	r0, #1
 8003b7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	e000e100 	.word	0xe000e100

08003b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	6039      	str	r1, [r7, #0]
 8003b9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	db0a      	blt.n	8003bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	490c      	ldr	r1, [pc, #48]	; (8003be0 <__NVIC_SetPriority+0x4c>)
 8003bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb2:	0112      	lsls	r2, r2, #4
 8003bb4:	b2d2      	uxtb	r2, r2
 8003bb6:	440b      	add	r3, r1
 8003bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bbc:	e00a      	b.n	8003bd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	b2da      	uxtb	r2, r3
 8003bc2:	4908      	ldr	r1, [pc, #32]	; (8003be4 <__NVIC_SetPriority+0x50>)
 8003bc4:	79fb      	ldrb	r3, [r7, #7]
 8003bc6:	f003 030f 	and.w	r3, r3, #15
 8003bca:	3b04      	subs	r3, #4
 8003bcc:	0112      	lsls	r2, r2, #4
 8003bce:	b2d2      	uxtb	r2, r2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	761a      	strb	r2, [r3, #24]
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr
 8003be0:	e000e100 	.word	0xe000e100
 8003be4:	e000ed00 	.word	0xe000ed00

08003be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b089      	sub	sp, #36	; 0x24
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f003 0307 	and.w	r3, r3, #7
 8003bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	f1c3 0307 	rsb	r3, r3, #7
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	bf28      	it	cs
 8003c06:	2304      	movcs	r3, #4
 8003c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	3304      	adds	r3, #4
 8003c0e:	2b06      	cmp	r3, #6
 8003c10:	d902      	bls.n	8003c18 <NVIC_EncodePriority+0x30>
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	3b03      	subs	r3, #3
 8003c16:	e000      	b.n	8003c1a <NVIC_EncodePriority+0x32>
 8003c18:	2300      	movs	r3, #0
 8003c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	fa02 f303 	lsl.w	r3, r2, r3
 8003c26:	43da      	mvns	r2, r3
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	401a      	ands	r2, r3
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c30:	f04f 31ff 	mov.w	r1, #4294967295
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	fa01 f303 	lsl.w	r3, r1, r3
 8003c3a:	43d9      	mvns	r1, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c40:	4313      	orrs	r3, r2
         );
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3724      	adds	r7, #36	; 0x24
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b082      	sub	sp, #8
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7ff ff4c 	bl	8003af4 <__NVIC_SetPriorityGrouping>
}
 8003c5c:	bf00      	nop
 8003c5e:	3708      	adds	r7, #8
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
 8003c70:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c76:	f7ff ff61 	bl	8003b3c <__NVIC_GetPriorityGrouping>
 8003c7a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	68b9      	ldr	r1, [r7, #8]
 8003c80:	6978      	ldr	r0, [r7, #20]
 8003c82:	f7ff ffb1 	bl	8003be8 <NVIC_EncodePriority>
 8003c86:	4602      	mov	r2, r0
 8003c88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c8c:	4611      	mov	r1, r2
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7ff ff80 	bl	8003b94 <__NVIC_SetPriority>
}
 8003c94:	bf00      	nop
 8003c96:	3718      	adds	r7, #24
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7ff ff54 	bl	8003b58 <__NVIC_EnableIRQ>
}
 8003cb0:	bf00      	nop
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e054      	b.n	8003d74 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	7f5b      	ldrb	r3, [r3, #29]
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d105      	bne.n	8003ce0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f7fe f81c 	bl	8001d18 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2202      	movs	r2, #2
 8003ce4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	791b      	ldrb	r3, [r3, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10c      	bne.n	8003d08 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a22      	ldr	r2, [pc, #136]	; (8003d7c <HAL_CRC_Init+0xc4>)
 8003cf4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689a      	ldr	r2, [r3, #8]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 0218 	bic.w	r2, r2, #24
 8003d04:	609a      	str	r2, [r3, #8]
 8003d06:	e00c      	b.n	8003d22 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6899      	ldr	r1, [r3, #8]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	461a      	mov	r2, r3
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f834 	bl	8003d80 <HAL_CRCEx_Polynomial_Set>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e028      	b.n	8003d74 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	795b      	ldrb	r3, [r3, #5]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d105      	bne.n	8003d36 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d32:	611a      	str	r2, [r3, #16]
 8003d34:	e004      	b.n	8003d40 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6912      	ldr	r2, [r2, #16]
 8003d3e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	695a      	ldr	r2, [r3, #20]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	699a      	ldr	r2, [r3, #24]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	04c11db7 	.word	0x04c11db7

08003d80 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b087      	sub	sp, #28
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003d90:	231f      	movs	r3, #31
 8003d92:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003d94:	bf00      	nop
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1e5a      	subs	r2, r3, #1
 8003d9a:	613a      	str	r2, [r7, #16]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d009      	beq.n	8003db4 <HAL_CRCEx_Polynomial_Set+0x34>
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	f003 031f 	and.w	r3, r3, #31
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	fa22 f303 	lsr.w	r3, r2, r3
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0f0      	beq.n	8003d96 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b18      	cmp	r3, #24
 8003db8:	d846      	bhi.n	8003e48 <HAL_CRCEx_Polynomial_Set+0xc8>
 8003dba:	a201      	add	r2, pc, #4	; (adr r2, 8003dc0 <HAL_CRCEx_Polynomial_Set+0x40>)
 8003dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc0:	08003e4f 	.word	0x08003e4f
 8003dc4:	08003e49 	.word	0x08003e49
 8003dc8:	08003e49 	.word	0x08003e49
 8003dcc:	08003e49 	.word	0x08003e49
 8003dd0:	08003e49 	.word	0x08003e49
 8003dd4:	08003e49 	.word	0x08003e49
 8003dd8:	08003e49 	.word	0x08003e49
 8003ddc:	08003e49 	.word	0x08003e49
 8003de0:	08003e3d 	.word	0x08003e3d
 8003de4:	08003e49 	.word	0x08003e49
 8003de8:	08003e49 	.word	0x08003e49
 8003dec:	08003e49 	.word	0x08003e49
 8003df0:	08003e49 	.word	0x08003e49
 8003df4:	08003e49 	.word	0x08003e49
 8003df8:	08003e49 	.word	0x08003e49
 8003dfc:	08003e49 	.word	0x08003e49
 8003e00:	08003e31 	.word	0x08003e31
 8003e04:	08003e49 	.word	0x08003e49
 8003e08:	08003e49 	.word	0x08003e49
 8003e0c:	08003e49 	.word	0x08003e49
 8003e10:	08003e49 	.word	0x08003e49
 8003e14:	08003e49 	.word	0x08003e49
 8003e18:	08003e49 	.word	0x08003e49
 8003e1c:	08003e49 	.word	0x08003e49
 8003e20:	08003e25 	.word	0x08003e25
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	2b06      	cmp	r3, #6
 8003e28:	d913      	bls.n	8003e52 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003e2e:	e010      	b.n	8003e52 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	2b07      	cmp	r3, #7
 8003e34:	d90f      	bls.n	8003e56 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003e3a:	e00c      	b.n	8003e56 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	2b0f      	cmp	r3, #15
 8003e40:	d90b      	bls.n	8003e5a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003e46:	e008      	b.n	8003e5a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	75fb      	strb	r3, [r7, #23]
      break;
 8003e4c:	e006      	b.n	8003e5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003e4e:	bf00      	nop
 8003e50:	e004      	b.n	8003e5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003e52:	bf00      	nop
 8003e54:	e002      	b.n	8003e5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003e56:	bf00      	nop
 8003e58:	e000      	b.n	8003e5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003e5a:	bf00      	nop
  }
  if (status == HAL_OK)
 8003e5c:	7dfb      	ldrb	r3, [r7, #23]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10d      	bne.n	8003e7e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68ba      	ldr	r2, [r7, #8]
 8003e68:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f023 0118 	bic.w	r1, r3, #24
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003e7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	371c      	adds	r7, #28
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e037      	b.n	8003f12 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2202      	movs	r2, #2
 8003ea6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003eb8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003ebc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003ec6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ed2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ede:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	69db      	ldr	r3, [r3, #28]
 8003ee4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f941 	bl	800417c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}  
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b086      	sub	sp, #24
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	60f8      	str	r0, [r7, #12]
 8003f22:	60b9      	str	r1, [r7, #8]
 8003f24:	607a      	str	r2, [r7, #4]
 8003f26:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d101      	bne.n	8003f3a <HAL_DMA_Start_IT+0x20>
 8003f36:	2302      	movs	r3, #2
 8003f38:	e04a      	b.n	8003fd0 <HAL_DMA_Start_IT+0xb6>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d13a      	bne.n	8003fc2 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 0201 	bic.w	r2, r2, #1
 8003f68:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	68b9      	ldr	r1, [r7, #8]
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 f8d4 	bl	800411e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d008      	beq.n	8003f90 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f042 020e 	orr.w	r2, r2, #14
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	e00f      	b.n	8003fb0 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f042 020a 	orr.w	r2, r2, #10
 8003f9e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0204 	bic.w	r2, r2, #4
 8003fae:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 0201 	orr.w	r2, r2, #1
 8003fbe:	601a      	str	r2, [r3, #0]
 8003fc0:	e005      	b.n	8003fce <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003fca:	2302      	movs	r3, #2
 8003fcc:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003fce:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3718      	adds	r7, #24
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff4:	2204      	movs	r2, #4
 8003ff6:	409a      	lsls	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d024      	beq.n	800404a <HAL_DMA_IRQHandler+0x72>
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	f003 0304 	and.w	r3, r3, #4
 8004006:	2b00      	cmp	r3, #0
 8004008:	d01f      	beq.n	800404a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0320 	and.w	r3, r3, #32
 8004014:	2b00      	cmp	r3, #0
 8004016:	d107      	bne.n	8004028 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 0204 	bic.w	r2, r2, #4
 8004026:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004030:	2104      	movs	r1, #4
 8004032:	fa01 f202 	lsl.w	r2, r1, r2
 8004036:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800403c:	2b00      	cmp	r3, #0
 800403e:	d06a      	beq.n	8004116 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004048:	e065      	b.n	8004116 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404e:	2202      	movs	r2, #2
 8004050:	409a      	lsls	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	4013      	ands	r3, r2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d02c      	beq.n	80040b4 <HAL_DMA_IRQHandler+0xdc>
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d027      	beq.n	80040b4 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0320 	and.w	r3, r3, #32
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10b      	bne.n	800408a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f022 020a 	bic.w	r2, r2, #10
 8004080:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004092:	2102      	movs	r1, #2
 8004094:	fa01 f202 	lsl.w	r2, r1, r2
 8004098:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d035      	beq.n	8004116 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80040b2:	e030      	b.n	8004116 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b8:	2208      	movs	r2, #8
 80040ba:	409a      	lsls	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	4013      	ands	r3, r2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d028      	beq.n	8004116 <HAL_DMA_IRQHandler+0x13e>
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	f003 0308 	and.w	r3, r3, #8
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d023      	beq.n	8004116 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f022 020e 	bic.w	r2, r2, #14
 80040dc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e6:	2101      	movs	r1, #1
 80040e8:	fa01 f202 	lsl.w	r2, r1, r2
 80040ec:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2201      	movs	r2, #1
 80040f2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004108:	2b00      	cmp	r3, #0
 800410a:	d004      	beq.n	8004116 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	4798      	blx	r3
    }
  }
}  
 8004114:	e7ff      	b.n	8004116 <HAL_DMA_IRQHandler+0x13e>
 8004116:	bf00      	nop
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800411e:	b480      	push	{r7}
 8004120:	b085      	sub	sp, #20
 8004122:	af00      	add	r7, sp, #0
 8004124:	60f8      	str	r0, [r7, #12]
 8004126:	60b9      	str	r1, [r7, #8]
 8004128:	607a      	str	r2, [r7, #4]
 800412a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004134:	2101      	movs	r1, #1
 8004136:	fa01 f202 	lsl.w	r2, r1, r2
 800413a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	2b10      	cmp	r3, #16
 800414a:	d108      	bne.n	800415e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68ba      	ldr	r2, [r7, #8]
 800415a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800415c:	e007      	b.n	800416e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68ba      	ldr	r2, [r7, #8]
 8004164:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	60da      	str	r2, [r3, #12]
}
 800416e:	bf00      	nop
 8004170:	3714      	adds	r7, #20
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
	...

0800417c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	461a      	mov	r2, r3
 800418a:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <DMA_CalcBaseAndBitshift+0x34>)
 800418c:	4413      	add	r3, r2
 800418e:	4a09      	ldr	r2, [pc, #36]	; (80041b4 <DMA_CalcBaseAndBitshift+0x38>)
 8004190:	fba2 2303 	umull	r2, r3, r2, r3
 8004194:	091b      	lsrs	r3, r3, #4
 8004196:	009a      	lsls	r2, r3, #2
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a06      	ldr	r2, [pc, #24]	; (80041b8 <DMA_CalcBaseAndBitshift+0x3c>)
 80041a0:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80041a2:	bf00      	nop
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	bffdfff8 	.word	0xbffdfff8
 80041b4:	cccccccd 	.word	0xcccccccd
 80041b8:	40020000 	.word	0x40020000

080041bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041bc:	b480      	push	{r7}
 80041be:	b087      	sub	sp, #28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041ca:	e14e      	b.n	800446a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	2101      	movs	r1, #1
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	fa01 f303 	lsl.w	r3, r1, r3
 80041d8:	4013      	ands	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 8140 	beq.w	8004464 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d00b      	beq.n	8004204 <HAL_GPIO_Init+0x48>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d007      	beq.n	8004204 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041f8:	2b11      	cmp	r3, #17
 80041fa:	d003      	beq.n	8004204 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b12      	cmp	r3, #18
 8004202:	d130      	bne.n	8004266 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	2203      	movs	r2, #3
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	43db      	mvns	r3, r3
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	4013      	ands	r3, r2
 800421a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	68da      	ldr	r2, [r3, #12]
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	4313      	orrs	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800423a:	2201      	movs	r2, #1
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	fa02 f303 	lsl.w	r3, r2, r3
 8004242:	43db      	mvns	r3, r3
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4013      	ands	r3, r2
 8004248:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	091b      	lsrs	r3, r3, #4
 8004250:	f003 0201 	and.w	r2, r3, #1
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	fa02 f303 	lsl.w	r3, r2, r3
 800425a:	693a      	ldr	r2, [r7, #16]
 800425c:	4313      	orrs	r3, r2
 800425e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	005b      	lsls	r3, r3, #1
 8004270:	2203      	movs	r2, #3
 8004272:	fa02 f303 	lsl.w	r3, r2, r3
 8004276:	43db      	mvns	r3, r3
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	4013      	ands	r3, r2
 800427c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	689a      	ldr	r2, [r3, #8]
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	fa02 f303 	lsl.w	r3, r2, r3
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2b02      	cmp	r3, #2
 800429c:	d003      	beq.n	80042a6 <HAL_GPIO_Init+0xea>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	2b12      	cmp	r3, #18
 80042a4:	d123      	bne.n	80042ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	08da      	lsrs	r2, r3, #3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	3208      	adds	r2, #8
 80042ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	f003 0307 	and.w	r3, r3, #7
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	220f      	movs	r2, #15
 80042be:	fa02 f303 	lsl.w	r3, r2, r3
 80042c2:	43db      	mvns	r3, r3
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	4013      	ands	r3, r2
 80042c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	691a      	ldr	r2, [r3, #16]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f003 0307 	and.w	r3, r3, #7
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	fa02 f303 	lsl.w	r3, r2, r3
 80042da:	693a      	ldr	r2, [r7, #16]
 80042dc:	4313      	orrs	r3, r2
 80042de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	08da      	lsrs	r2, r3, #3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	3208      	adds	r2, #8
 80042e8:	6939      	ldr	r1, [r7, #16]
 80042ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	2203      	movs	r2, #3
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
 80042fe:	43db      	mvns	r3, r3
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	4013      	ands	r3, r2
 8004304:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f003 0203 	and.w	r2, r3, #3
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	fa02 f303 	lsl.w	r3, r2, r3
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	4313      	orrs	r3, r2
 800431a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	693a      	ldr	r2, [r7, #16]
 8004320:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	f000 809a 	beq.w	8004464 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004330:	4b55      	ldr	r3, [pc, #340]	; (8004488 <HAL_GPIO_Init+0x2cc>)
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	4a54      	ldr	r2, [pc, #336]	; (8004488 <HAL_GPIO_Init+0x2cc>)
 8004336:	f043 0301 	orr.w	r3, r3, #1
 800433a:	6193      	str	r3, [r2, #24]
 800433c:	4b52      	ldr	r3, [pc, #328]	; (8004488 <HAL_GPIO_Init+0x2cc>)
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004348:	4a50      	ldr	r2, [pc, #320]	; (800448c <HAL_GPIO_Init+0x2d0>)
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	089b      	lsrs	r3, r3, #2
 800434e:	3302      	adds	r3, #2
 8004350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004354:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f003 0303 	and.w	r3, r3, #3
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	220f      	movs	r2, #15
 8004360:	fa02 f303 	lsl.w	r3, r2, r3
 8004364:	43db      	mvns	r3, r3
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	4013      	ands	r3, r2
 800436a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004372:	d013      	beq.n	800439c <HAL_GPIO_Init+0x1e0>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a46      	ldr	r2, [pc, #280]	; (8004490 <HAL_GPIO_Init+0x2d4>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d00d      	beq.n	8004398 <HAL_GPIO_Init+0x1dc>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a45      	ldr	r2, [pc, #276]	; (8004494 <HAL_GPIO_Init+0x2d8>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d007      	beq.n	8004394 <HAL_GPIO_Init+0x1d8>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a44      	ldr	r2, [pc, #272]	; (8004498 <HAL_GPIO_Init+0x2dc>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d101      	bne.n	8004390 <HAL_GPIO_Init+0x1d4>
 800438c:	2303      	movs	r3, #3
 800438e:	e006      	b.n	800439e <HAL_GPIO_Init+0x1e2>
 8004390:	2305      	movs	r3, #5
 8004392:	e004      	b.n	800439e <HAL_GPIO_Init+0x1e2>
 8004394:	2302      	movs	r3, #2
 8004396:	e002      	b.n	800439e <HAL_GPIO_Init+0x1e2>
 8004398:	2301      	movs	r3, #1
 800439a:	e000      	b.n	800439e <HAL_GPIO_Init+0x1e2>
 800439c:	2300      	movs	r3, #0
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	f002 0203 	and.w	r2, r2, #3
 80043a4:	0092      	lsls	r2, r2, #2
 80043a6:	4093      	lsls	r3, r2
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80043ae:	4937      	ldr	r1, [pc, #220]	; (800448c <HAL_GPIO_Init+0x2d0>)
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	089b      	lsrs	r3, r3, #2
 80043b4:	3302      	adds	r3, #2
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043bc:	4b37      	ldr	r3, [pc, #220]	; (800449c <HAL_GPIO_Init+0x2e0>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	43db      	mvns	r3, r3
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	4013      	ands	r3, r2
 80043ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80043e0:	4a2e      	ldr	r2, [pc, #184]	; (800449c <HAL_GPIO_Init+0x2e0>)
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80043e6:	4b2d      	ldr	r3, [pc, #180]	; (800449c <HAL_GPIO_Init+0x2e0>)
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	43db      	mvns	r3, r3
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	4013      	ands	r3, r2
 80043f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004402:	693a      	ldr	r2, [r7, #16]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4313      	orrs	r3, r2
 8004408:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800440a:	4a24      	ldr	r2, [pc, #144]	; (800449c <HAL_GPIO_Init+0x2e0>)
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004410:	4b22      	ldr	r3, [pc, #136]	; (800449c <HAL_GPIO_Init+0x2e0>)
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	43db      	mvns	r3, r3
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	4013      	ands	r3, r2
 800441e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d003      	beq.n	8004434 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	4313      	orrs	r3, r2
 8004432:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004434:	4a19      	ldr	r2, [pc, #100]	; (800449c <HAL_GPIO_Init+0x2e0>)
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800443a:	4b18      	ldr	r3, [pc, #96]	; (800449c <HAL_GPIO_Init+0x2e0>)
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	43db      	mvns	r3, r3
 8004444:	693a      	ldr	r2, [r7, #16]
 8004446:	4013      	ands	r3, r2
 8004448:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	4313      	orrs	r3, r2
 800445c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800445e:	4a0f      	ldr	r2, [pc, #60]	; (800449c <HAL_GPIO_Init+0x2e0>)
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	3301      	adds	r3, #1
 8004468:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	fa22 f303 	lsr.w	r3, r2, r3
 8004474:	2b00      	cmp	r3, #0
 8004476:	f47f aea9 	bne.w	80041cc <HAL_GPIO_Init+0x10>
  }
}
 800447a:	bf00      	nop
 800447c:	bf00      	nop
 800447e:	371c      	adds	r7, #28
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr
 8004488:	40021000 	.word	0x40021000
 800448c:	40010000 	.word	0x40010000
 8004490:	48000400 	.word	0x48000400
 8004494:	48000800 	.word	0x48000800
 8004498:	48000c00 	.word	0x48000c00
 800449c:	40010400 	.word	0x40010400

080044a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	460b      	mov	r3, r1
 80044aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	691a      	ldr	r2, [r3, #16]
 80044b0:	887b      	ldrh	r3, [r7, #2]
 80044b2:	4013      	ands	r3, r2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d002      	beq.n	80044be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044b8:	2301      	movs	r3, #1
 80044ba:	73fb      	strb	r3, [r7, #15]
 80044bc:	e001      	b.n	80044c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044be:	2300      	movs	r3, #0
 80044c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	460b      	mov	r3, r1
 80044da:	807b      	strh	r3, [r7, #2]
 80044dc:	4613      	mov	r3, r2
 80044de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044e0:	787b      	ldrb	r3, [r7, #1]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80044e6:	887a      	ldrh	r2, [r7, #2]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80044ec:	e002      	b.n	80044f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80044ee:	887a      	ldrh	r2, [r7, #2]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e081      	b.n	8004616 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d106      	bne.n	800452c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fd fc16 	bl	8001d58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2224      	movs	r2, #36	; 0x24
 8004530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 0201 	bic.w	r2, r2, #1
 8004542:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685a      	ldr	r2, [r3, #4]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004550:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	689a      	ldr	r2, [r3, #8]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004560:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d107      	bne.n	800457a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	689a      	ldr	r2, [r3, #8]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004576:	609a      	str	r2, [r3, #8]
 8004578:	e006      	b.n	8004588 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004586:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	2b02      	cmp	r3, #2
 800458e:	d104      	bne.n	800459a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004598:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	6812      	ldr	r2, [r2, #0]
 80045a4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80045a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68da      	ldr	r2, [r3, #12]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691a      	ldr	r2, [r3, #16]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	ea42 0103 	orr.w	r1, r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	021a      	lsls	r2, r3, #8
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	69d9      	ldr	r1, [r3, #28]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a1a      	ldr	r2, [r3, #32]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0201 	orr.w	r2, r2, #1
 80045f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2220      	movs	r2, #32
 8004602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
 8004626:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800462e:	b2db      	uxtb	r3, r3
 8004630:	2b20      	cmp	r3, #32
 8004632:	d138      	bne.n	80046a6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800463a:	2b01      	cmp	r3, #1
 800463c:	d101      	bne.n	8004642 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800463e:	2302      	movs	r3, #2
 8004640:	e032      	b.n	80046a8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2224      	movs	r2, #36	; 0x24
 800464e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 0201 	bic.w	r2, r2, #1
 8004660:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004670:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6819      	ldr	r1, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f042 0201 	orr.w	r2, r2, #1
 8004690:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2220      	movs	r2, #32
 8004696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80046a2:	2300      	movs	r3, #0
 80046a4:	e000      	b.n	80046a8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80046a6:	2302      	movs	r3, #2
  }
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b20      	cmp	r3, #32
 80046c8:	d139      	bne.n	800473e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d101      	bne.n	80046d8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80046d4:	2302      	movs	r3, #2
 80046d6:	e033      	b.n	8004740 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2224      	movs	r2, #36	; 0x24
 80046e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f022 0201 	bic.w	r2, r2, #1
 80046f6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004706:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	021b      	lsls	r3, r3, #8
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f042 0201 	orr.w	r2, r2, #1
 8004728:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2220      	movs	r2, #32
 800472e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800473a:	2300      	movs	r3, #0
 800473c:	e000      	b.n	8004740 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800473e:	2302      	movs	r3, #2
  }
}
 8004740:	4618      	mov	r0, r3
 8004742:	3714      	adds	r7, #20
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004752:	af00      	add	r7, sp, #0
 8004754:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004758:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800475c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800475e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004762:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d102      	bne.n	8004772 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	f001 b823 	b.w	80057b8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004772:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004776:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	2b00      	cmp	r3, #0
 8004784:	f000 817d 	beq.w	8004a82 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004788:	4bbc      	ldr	r3, [pc, #752]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f003 030c 	and.w	r3, r3, #12
 8004790:	2b04      	cmp	r3, #4
 8004792:	d00c      	beq.n	80047ae <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004794:	4bb9      	ldr	r3, [pc, #740]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f003 030c 	and.w	r3, r3, #12
 800479c:	2b08      	cmp	r3, #8
 800479e:	d15c      	bne.n	800485a <HAL_RCC_OscConfig+0x10e>
 80047a0:	4bb6      	ldr	r3, [pc, #728]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ac:	d155      	bne.n	800485a <HAL_RCC_OscConfig+0x10e>
 80047ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047b2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80047ba:	fa93 f3a3 	rbit	r3, r3
 80047be:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80047c2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c6:	fab3 f383 	clz	r3, r3
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	095b      	lsrs	r3, r3, #5
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	f043 0301 	orr.w	r3, r3, #1
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d102      	bne.n	80047e0 <HAL_RCC_OscConfig+0x94>
 80047da:	4ba8      	ldr	r3, [pc, #672]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	e015      	b.n	800480c <HAL_RCC_OscConfig+0xc0>
 80047e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047e4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80047ec:	fa93 f3a3 	rbit	r3, r3
 80047f0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80047f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047f8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80047fc:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004800:	fa93 f3a3 	rbit	r3, r3
 8004804:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004808:	4b9c      	ldr	r3, [pc, #624]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004810:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004814:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004818:	fa92 f2a2 	rbit	r2, r2
 800481c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004820:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004824:	fab2 f282 	clz	r2, r2
 8004828:	b2d2      	uxtb	r2, r2
 800482a:	f042 0220 	orr.w	r2, r2, #32
 800482e:	b2d2      	uxtb	r2, r2
 8004830:	f002 021f 	and.w	r2, r2, #31
 8004834:	2101      	movs	r1, #1
 8004836:	fa01 f202 	lsl.w	r2, r1, r2
 800483a:	4013      	ands	r3, r2
 800483c:	2b00      	cmp	r3, #0
 800483e:	f000 811f 	beq.w	8004a80 <HAL_RCC_OscConfig+0x334>
 8004842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004846:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	2b00      	cmp	r3, #0
 8004850:	f040 8116 	bne.w	8004a80 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	f000 bfaf 	b.w	80057b8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800485a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800485e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800486a:	d106      	bne.n	800487a <HAL_RCC_OscConfig+0x12e>
 800486c:	4b83      	ldr	r3, [pc, #524]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a82      	ldr	r2, [pc, #520]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004872:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004876:	6013      	str	r3, [r2, #0]
 8004878:	e036      	b.n	80048e8 <HAL_RCC_OscConfig+0x19c>
 800487a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800487e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10c      	bne.n	80048a4 <HAL_RCC_OscConfig+0x158>
 800488a:	4b7c      	ldr	r3, [pc, #496]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a7b      	ldr	r2, [pc, #492]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004890:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004894:	6013      	str	r3, [r2, #0]
 8004896:	4b79      	ldr	r3, [pc, #484]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a78      	ldr	r2, [pc, #480]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 800489c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048a0:	6013      	str	r3, [r2, #0]
 80048a2:	e021      	b.n	80048e8 <HAL_RCC_OscConfig+0x19c>
 80048a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048b4:	d10c      	bne.n	80048d0 <HAL_RCC_OscConfig+0x184>
 80048b6:	4b71      	ldr	r3, [pc, #452]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a70      	ldr	r2, [pc, #448]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048c0:	6013      	str	r3, [r2, #0]
 80048c2:	4b6e      	ldr	r3, [pc, #440]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a6d      	ldr	r2, [pc, #436]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	e00b      	b.n	80048e8 <HAL_RCC_OscConfig+0x19c>
 80048d0:	4b6a      	ldr	r3, [pc, #424]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a69      	ldr	r2, [pc, #420]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048da:	6013      	str	r3, [r2, #0]
 80048dc:	4b67      	ldr	r3, [pc, #412]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a66      	ldr	r2, [pc, #408]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048e6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048e8:	4b64      	ldr	r3, [pc, #400]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ec:	f023 020f 	bic.w	r2, r3, #15
 80048f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	495f      	ldr	r1, [pc, #380]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004902:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004906:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d059      	beq.n	80049c6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004912:	f7fd fb65 	bl	8001fe0 <HAL_GetTick>
 8004916:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800491a:	e00a      	b.n	8004932 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800491c:	f7fd fb60 	bl	8001fe0 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b64      	cmp	r3, #100	; 0x64
 800492a:	d902      	bls.n	8004932 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	f000 bf43 	b.w	80057b8 <HAL_RCC_OscConfig+0x106c>
 8004932:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004936:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800493a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800493e:	fa93 f3a3 	rbit	r3, r3
 8004942:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004946:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800494a:	fab3 f383 	clz	r3, r3
 800494e:	b2db      	uxtb	r3, r3
 8004950:	095b      	lsrs	r3, r3, #5
 8004952:	b2db      	uxtb	r3, r3
 8004954:	f043 0301 	orr.w	r3, r3, #1
 8004958:	b2db      	uxtb	r3, r3
 800495a:	2b01      	cmp	r3, #1
 800495c:	d102      	bne.n	8004964 <HAL_RCC_OscConfig+0x218>
 800495e:	4b47      	ldr	r3, [pc, #284]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	e015      	b.n	8004990 <HAL_RCC_OscConfig+0x244>
 8004964:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004968:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800496c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004970:	fa93 f3a3 	rbit	r3, r3
 8004974:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004978:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800497c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004980:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004984:	fa93 f3a3 	rbit	r3, r3
 8004988:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800498c:	4b3b      	ldr	r3, [pc, #236]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 800498e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004990:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004994:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004998:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800499c:	fa92 f2a2 	rbit	r2, r2
 80049a0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80049a4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80049a8:	fab2 f282 	clz	r2, r2
 80049ac:	b2d2      	uxtb	r2, r2
 80049ae:	f042 0220 	orr.w	r2, r2, #32
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	f002 021f 	and.w	r2, r2, #31
 80049b8:	2101      	movs	r1, #1
 80049ba:	fa01 f202 	lsl.w	r2, r1, r2
 80049be:	4013      	ands	r3, r2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0ab      	beq.n	800491c <HAL_RCC_OscConfig+0x1d0>
 80049c4:	e05d      	b.n	8004a82 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049c6:	f7fd fb0b 	bl	8001fe0 <HAL_GetTick>
 80049ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ce:	e00a      	b.n	80049e6 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049d0:	f7fd fb06 	bl	8001fe0 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	2b64      	cmp	r3, #100	; 0x64
 80049de:	d902      	bls.n	80049e6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	f000 bee9 	b.w	80057b8 <HAL_RCC_OscConfig+0x106c>
 80049e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049ea:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ee:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80049f2:	fa93 f3a3 	rbit	r3, r3
 80049f6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80049fa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049fe:	fab3 f383 	clz	r3, r3
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	095b      	lsrs	r3, r3, #5
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	f043 0301 	orr.w	r3, r3, #1
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d102      	bne.n	8004a18 <HAL_RCC_OscConfig+0x2cc>
 8004a12:	4b1a      	ldr	r3, [pc, #104]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	e015      	b.n	8004a44 <HAL_RCC_OscConfig+0x2f8>
 8004a18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a1c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a20:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004a24:	fa93 f3a3 	rbit	r3, r3
 8004a28:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004a2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a30:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004a34:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004a38:	fa93 f3a3 	rbit	r3, r3
 8004a3c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004a40:	4b0e      	ldr	r3, [pc, #56]	; (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a44:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a48:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004a4c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004a50:	fa92 f2a2 	rbit	r2, r2
 8004a54:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004a58:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004a5c:	fab2 f282 	clz	r2, r2
 8004a60:	b2d2      	uxtb	r2, r2
 8004a62:	f042 0220 	orr.w	r2, r2, #32
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	f002 021f 	and.w	r2, r2, #31
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1ab      	bne.n	80049d0 <HAL_RCC_OscConfig+0x284>
 8004a78:	e003      	b.n	8004a82 <HAL_RCC_OscConfig+0x336>
 8004a7a:	bf00      	nop
 8004a7c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	f000 817d 	beq.w	8004d92 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004a98:	4ba6      	ldr	r3, [pc, #664]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f003 030c 	and.w	r3, r3, #12
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d00b      	beq.n	8004abc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004aa4:	4ba3      	ldr	r3, [pc, #652]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f003 030c 	and.w	r3, r3, #12
 8004aac:	2b08      	cmp	r3, #8
 8004aae:	d172      	bne.n	8004b96 <HAL_RCC_OscConfig+0x44a>
 8004ab0:	4ba0      	ldr	r3, [pc, #640]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d16c      	bne.n	8004b96 <HAL_RCC_OscConfig+0x44a>
 8004abc:	2302      	movs	r3, #2
 8004abe:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004ac6:	fa93 f3a3 	rbit	r3, r3
 8004aca:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004ace:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ad2:	fab3 f383 	clz	r3, r3
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	095b      	lsrs	r3, r3, #5
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	f043 0301 	orr.w	r3, r3, #1
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d102      	bne.n	8004aec <HAL_RCC_OscConfig+0x3a0>
 8004ae6:	4b93      	ldr	r3, [pc, #588]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	e013      	b.n	8004b14 <HAL_RCC_OscConfig+0x3c8>
 8004aec:	2302      	movs	r3, #2
 8004aee:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004af6:	fa93 f3a3 	rbit	r3, r3
 8004afa:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004afe:	2302      	movs	r3, #2
 8004b00:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004b04:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004b08:	fa93 f3a3 	rbit	r3, r3
 8004b0c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004b10:	4b88      	ldr	r3, [pc, #544]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b14:	2202      	movs	r2, #2
 8004b16:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004b1a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004b1e:	fa92 f2a2 	rbit	r2, r2
 8004b22:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004b26:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004b2a:	fab2 f282 	clz	r2, r2
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	f042 0220 	orr.w	r2, r2, #32
 8004b34:	b2d2      	uxtb	r2, r2
 8004b36:	f002 021f 	and.w	r2, r2, #31
 8004b3a:	2101      	movs	r1, #1
 8004b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8004b40:	4013      	ands	r3, r2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00a      	beq.n	8004b5c <HAL_RCC_OscConfig+0x410>
 8004b46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b4a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d002      	beq.n	8004b5c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	f000 be2e 	b.w	80057b8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b5c:	4b75      	ldr	r3, [pc, #468]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	695b      	ldr	r3, [r3, #20]
 8004b70:	21f8      	movs	r1, #248	; 0xf8
 8004b72:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b76:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004b7a:	fa91 f1a1 	rbit	r1, r1
 8004b7e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004b82:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004b86:	fab1 f181 	clz	r1, r1
 8004b8a:	b2c9      	uxtb	r1, r1
 8004b8c:	408b      	lsls	r3, r1
 8004b8e:	4969      	ldr	r1, [pc, #420]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b94:	e0fd      	b.n	8004d92 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 8088 	beq.w	8004cb8 <HAL_RCC_OscConfig+0x56c>
 8004ba8:	2301      	movs	r3, #1
 8004baa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bae:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004bb2:	fa93 f3a3 	rbit	r3, r3
 8004bb6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004bba:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bbe:	fab3 f383 	clz	r3, r3
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004bc8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	461a      	mov	r2, r3
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd4:	f7fd fa04 	bl	8001fe0 <HAL_GetTick>
 8004bd8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bdc:	e00a      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bde:	f7fd f9ff 	bl	8001fe0 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d902      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	f000 bde2 	b.w	80057b8 <HAL_RCC_OscConfig+0x106c>
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004bfe:	fa93 f3a3 	rbit	r3, r3
 8004c02:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004c06:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c0a:	fab3 f383 	clz	r3, r3
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	095b      	lsrs	r3, r3, #5
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	f043 0301 	orr.w	r3, r3, #1
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d102      	bne.n	8004c24 <HAL_RCC_OscConfig+0x4d8>
 8004c1e:	4b45      	ldr	r3, [pc, #276]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	e013      	b.n	8004c4c <HAL_RCC_OscConfig+0x500>
 8004c24:	2302      	movs	r3, #2
 8004c26:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c2a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004c2e:	fa93 f3a3 	rbit	r3, r3
 8004c32:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004c36:	2302      	movs	r3, #2
 8004c38:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004c3c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004c40:	fa93 f3a3 	rbit	r3, r3
 8004c44:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004c48:	4b3a      	ldr	r3, [pc, #232]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4c:	2202      	movs	r2, #2
 8004c4e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004c52:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004c56:	fa92 f2a2 	rbit	r2, r2
 8004c5a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004c5e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004c62:	fab2 f282 	clz	r2, r2
 8004c66:	b2d2      	uxtb	r2, r2
 8004c68:	f042 0220 	orr.w	r2, r2, #32
 8004c6c:	b2d2      	uxtb	r2, r2
 8004c6e:	f002 021f 	and.w	r2, r2, #31
 8004c72:	2101      	movs	r1, #1
 8004c74:	fa01 f202 	lsl.w	r2, r1, r2
 8004c78:	4013      	ands	r3, r2
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0af      	beq.n	8004bde <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c7e:	4b2d      	ldr	r3, [pc, #180]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	21f8      	movs	r1, #248	; 0xf8
 8004c94:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c98:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004c9c:	fa91 f1a1 	rbit	r1, r1
 8004ca0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004ca4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004ca8:	fab1 f181 	clz	r1, r1
 8004cac:	b2c9      	uxtb	r1, r1
 8004cae:	408b      	lsls	r3, r1
 8004cb0:	4920      	ldr	r1, [pc, #128]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	600b      	str	r3, [r1, #0]
 8004cb6:	e06c      	b.n	8004d92 <HAL_RCC_OscConfig+0x646>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cbe:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004cc2:	fa93 f3a3 	rbit	r3, r3
 8004cc6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004cca:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cce:	fab3 f383 	clz	r3, r3
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004cd8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	461a      	mov	r2, r3
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce4:	f7fd f97c 	bl	8001fe0 <HAL_GetTick>
 8004ce8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cec:	e00a      	b.n	8004d04 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cee:	f7fd f977 	bl	8001fe0 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d902      	bls.n	8004d04 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	f000 bd5a 	b.w	80057b8 <HAL_RCC_OscConfig+0x106c>
 8004d04:	2302      	movs	r3, #2
 8004d06:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004d0e:	fa93 f3a3 	rbit	r3, r3
 8004d12:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004d16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d1a:	fab3 f383 	clz	r3, r3
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	095b      	lsrs	r3, r3, #5
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	f043 0301 	orr.w	r3, r3, #1
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d104      	bne.n	8004d38 <HAL_RCC_OscConfig+0x5ec>
 8004d2e:	4b01      	ldr	r3, [pc, #4]	; (8004d34 <HAL_RCC_OscConfig+0x5e8>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	e015      	b.n	8004d60 <HAL_RCC_OscConfig+0x614>
 8004d34:	40021000 	.word	0x40021000
 8004d38:	2302      	movs	r3, #2
 8004d3a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004d42:	fa93 f3a3 	rbit	r3, r3
 8004d46:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004d50:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004d54:	fa93 f3a3 	rbit	r3, r3
 8004d58:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004d5c:	4bc8      	ldr	r3, [pc, #800]	; (8005080 <HAL_RCC_OscConfig+0x934>)
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	2202      	movs	r2, #2
 8004d62:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004d66:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004d6a:	fa92 f2a2 	rbit	r2, r2
 8004d6e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004d72:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004d76:	fab2 f282 	clz	r2, r2
 8004d7a:	b2d2      	uxtb	r2, r2
 8004d7c:	f042 0220 	orr.w	r2, r2, #32
 8004d80:	b2d2      	uxtb	r2, r2
 8004d82:	f002 021f 	and.w	r2, r2, #31
 8004d86:	2101      	movs	r1, #1
 8004d88:	fa01 f202 	lsl.w	r2, r1, r2
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1ad      	bne.n	8004cee <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0308 	and.w	r3, r3, #8
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	f000 8110 	beq.w	8004fc8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004da8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d079      	beq.n	8004eac <HAL_RCC_OscConfig+0x760>
 8004db8:	2301      	movs	r3, #1
 8004dba:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dbe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004dc2:	fa93 f3a3 	rbit	r3, r3
 8004dc6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004dca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dce:	fab3 f383 	clz	r3, r3
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	4bab      	ldr	r3, [pc, #684]	; (8005084 <HAL_RCC_OscConfig+0x938>)
 8004dd8:	4413      	add	r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	461a      	mov	r2, r3
 8004dde:	2301      	movs	r3, #1
 8004de0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004de2:	f7fd f8fd 	bl	8001fe0 <HAL_GetTick>
 8004de6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dea:	e00a      	b.n	8004e02 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dec:	f7fd f8f8 	bl	8001fe0 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d902      	bls.n	8004e02 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	f000 bcdb 	b.w	80057b8 <HAL_RCC_OscConfig+0x106c>
 8004e02:	2302      	movs	r3, #2
 8004e04:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e08:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004e0c:	fa93 f3a3 	rbit	r3, r3
 8004e10:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004e14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e18:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004e1c:	2202      	movs	r2, #2
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e24:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	fa93 f2a3 	rbit	r2, r3
 8004e2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e32:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e36:	601a      	str	r2, [r3, #0]
 8004e38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e40:	2202      	movs	r2, #2
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	fa93 f2a3 	rbit	r2, r3
 8004e52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e56:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004e5a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e5c:	4b88      	ldr	r3, [pc, #544]	; (8005080 <HAL_RCC_OscConfig+0x934>)
 8004e5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e64:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004e68:	2102      	movs	r1, #2
 8004e6a:	6019      	str	r1, [r3, #0]
 8004e6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e70:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	fa93 f1a3 	rbit	r1, r3
 8004e7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e7e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004e82:	6019      	str	r1, [r3, #0]
  return result;
 8004e84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e88:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	fab3 f383 	clz	r3, r3
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	f003 031f 	and.w	r3, r3, #31
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0a0      	beq.n	8004dec <HAL_RCC_OscConfig+0x6a0>
 8004eaa:	e08d      	b.n	8004fc8 <HAL_RCC_OscConfig+0x87c>
 8004eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eb0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ebc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	fa93 f2a3 	rbit	r2, r3
 8004ec6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eca:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004ece:	601a      	str	r2, [r3, #0]
  return result;
 8004ed0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ed4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004ed8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eda:	fab3 f383 	clz	r3, r3
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	4b68      	ldr	r3, [pc, #416]	; (8005084 <HAL_RCC_OscConfig+0x938>)
 8004ee4:	4413      	add	r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	461a      	mov	r2, r3
 8004eea:	2300      	movs	r3, #0
 8004eec:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eee:	f7fd f877 	bl	8001fe0 <HAL_GetTick>
 8004ef2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ef6:	e00a      	b.n	8004f0e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ef8:	f7fd f872 	bl	8001fe0 <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d902      	bls.n	8004f0e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	f000 bc55 	b.w	80057b8 <HAL_RCC_OscConfig+0x106c>
 8004f0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f12:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004f16:	2202      	movs	r2, #2
 8004f18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f1e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	fa93 f2a3 	rbit	r2, r3
 8004f28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f2c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f36:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f42:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	fa93 f2a3 	rbit	r2, r3
 8004f4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f50:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f5a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004f5e:	2202      	movs	r2, #2
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f66:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	fa93 f2a3 	rbit	r2, r3
 8004f70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f74:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004f78:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f7a:	4b41      	ldr	r3, [pc, #260]	; (8005080 <HAL_RCC_OscConfig+0x934>)
 8004f7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f82:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004f86:	2102      	movs	r1, #2
 8004f88:	6019      	str	r1, [r3, #0]
 8004f8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f8e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	fa93 f1a3 	rbit	r1, r3
 8004f98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f9c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004fa0:	6019      	str	r1, [r3, #0]
  return result;
 8004fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fa6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	fab3 f383 	clz	r3, r3
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	f003 031f 	and.w	r3, r3, #31
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d197      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fcc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f000 81a1 	beq.w	8005320 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fe4:	4b26      	ldr	r3, [pc, #152]	; (8005080 <HAL_RCC_OscConfig+0x934>)
 8004fe6:	69db      	ldr	r3, [r3, #28]
 8004fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d116      	bne.n	800501e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ff0:	4b23      	ldr	r3, [pc, #140]	; (8005080 <HAL_RCC_OscConfig+0x934>)
 8004ff2:	69db      	ldr	r3, [r3, #28]
 8004ff4:	4a22      	ldr	r2, [pc, #136]	; (8005080 <HAL_RCC_OscConfig+0x934>)
 8004ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ffa:	61d3      	str	r3, [r2, #28]
 8004ffc:	4b20      	ldr	r3, [pc, #128]	; (8005080 <HAL_RCC_OscConfig+0x934>)
 8004ffe:	69db      	ldr	r3, [r3, #28]
 8005000:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005004:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005008:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005012:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005016:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005018:	2301      	movs	r3, #1
 800501a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800501e:	4b1a      	ldr	r3, [pc, #104]	; (8005088 <HAL_RCC_OscConfig+0x93c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005026:	2b00      	cmp	r3, #0
 8005028:	d11a      	bne.n	8005060 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800502a:	4b17      	ldr	r3, [pc, #92]	; (8005088 <HAL_RCC_OscConfig+0x93c>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a16      	ldr	r2, [pc, #88]	; (8005088 <HAL_RCC_OscConfig+0x93c>)
 8005030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005034:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005036:	f7fc ffd3 	bl	8001fe0 <HAL_GetTick>
 800503a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800503e:	e009      	b.n	8005054 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005040:	f7fc ffce 	bl	8001fe0 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b64      	cmp	r3, #100	; 0x64
 800504e:	d901      	bls.n	8005054 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e3b1      	b.n	80057b8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005054:	4b0c      	ldr	r3, [pc, #48]	; (8005088 <HAL_RCC_OscConfig+0x93c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800505c:	2b00      	cmp	r3, #0
 800505e:	d0ef      	beq.n	8005040 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005060:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005064:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d10d      	bne.n	800508c <HAL_RCC_OscConfig+0x940>
 8005070:	4b03      	ldr	r3, [pc, #12]	; (8005080 <HAL_RCC_OscConfig+0x934>)
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	4a02      	ldr	r2, [pc, #8]	; (8005080 <HAL_RCC_OscConfig+0x934>)
 8005076:	f043 0301 	orr.w	r3, r3, #1
 800507a:	6213      	str	r3, [r2, #32]
 800507c:	e03c      	b.n	80050f8 <HAL_RCC_OscConfig+0x9ac>
 800507e:	bf00      	nop
 8005080:	40021000 	.word	0x40021000
 8005084:	10908120 	.word	0x10908120
 8005088:	40007000 	.word	0x40007000
 800508c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005090:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10c      	bne.n	80050b6 <HAL_RCC_OscConfig+0x96a>
 800509c:	4bc1      	ldr	r3, [pc, #772]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 800509e:	6a1b      	ldr	r3, [r3, #32]
 80050a0:	4ac0      	ldr	r2, [pc, #768]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050a2:	f023 0301 	bic.w	r3, r3, #1
 80050a6:	6213      	str	r3, [r2, #32]
 80050a8:	4bbe      	ldr	r3, [pc, #760]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	4abd      	ldr	r2, [pc, #756]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050ae:	f023 0304 	bic.w	r3, r3, #4
 80050b2:	6213      	str	r3, [r2, #32]
 80050b4:	e020      	b.n	80050f8 <HAL_RCC_OscConfig+0x9ac>
 80050b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	2b05      	cmp	r3, #5
 80050c4:	d10c      	bne.n	80050e0 <HAL_RCC_OscConfig+0x994>
 80050c6:	4bb7      	ldr	r3, [pc, #732]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	4ab6      	ldr	r2, [pc, #728]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050cc:	f043 0304 	orr.w	r3, r3, #4
 80050d0:	6213      	str	r3, [r2, #32]
 80050d2:	4bb4      	ldr	r3, [pc, #720]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	4ab3      	ldr	r2, [pc, #716]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050d8:	f043 0301 	orr.w	r3, r3, #1
 80050dc:	6213      	str	r3, [r2, #32]
 80050de:	e00b      	b.n	80050f8 <HAL_RCC_OscConfig+0x9ac>
 80050e0:	4bb0      	ldr	r3, [pc, #704]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	4aaf      	ldr	r2, [pc, #700]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050e6:	f023 0301 	bic.w	r3, r3, #1
 80050ea:	6213      	str	r3, [r2, #32]
 80050ec:	4bad      	ldr	r3, [pc, #692]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050ee:	6a1b      	ldr	r3, [r3, #32]
 80050f0:	4aac      	ldr	r2, [pc, #688]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80050f2:	f023 0304 	bic.w	r3, r3, #4
 80050f6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	2b00      	cmp	r3, #0
 8005106:	f000 8081 	beq.w	800520c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800510a:	f7fc ff69 	bl	8001fe0 <HAL_GetTick>
 800510e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005112:	e00b      	b.n	800512c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005114:	f7fc ff64 	bl	8001fe0 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	f241 3288 	movw	r2, #5000	; 0x1388
 8005124:	4293      	cmp	r3, r2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e345      	b.n	80057b8 <HAL_RCC_OscConfig+0x106c>
 800512c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005130:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005134:	2202      	movs	r2, #2
 8005136:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005138:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800513c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	fa93 f2a3 	rbit	r2, r3
 8005146:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800514a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800514e:	601a      	str	r2, [r3, #0]
 8005150:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005154:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005158:	2202      	movs	r2, #2
 800515a:	601a      	str	r2, [r3, #0]
 800515c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005160:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	fa93 f2a3 	rbit	r2, r3
 800516a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800516e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005172:	601a      	str	r2, [r3, #0]
  return result;
 8005174:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005178:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800517c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800517e:	fab3 f383 	clz	r3, r3
 8005182:	b2db      	uxtb	r3, r3
 8005184:	095b      	lsrs	r3, r3, #5
 8005186:	b2db      	uxtb	r3, r3
 8005188:	f043 0302 	orr.w	r3, r3, #2
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b02      	cmp	r3, #2
 8005190:	d102      	bne.n	8005198 <HAL_RCC_OscConfig+0xa4c>
 8005192:	4b84      	ldr	r3, [pc, #528]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	e013      	b.n	80051c0 <HAL_RCC_OscConfig+0xa74>
 8005198:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800519c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80051a0:	2202      	movs	r2, #2
 80051a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	fa93 f2a3 	rbit	r2, r3
 80051b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	4b79      	ldr	r3, [pc, #484]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051c4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80051c8:	2102      	movs	r1, #2
 80051ca:	6011      	str	r1, [r2, #0]
 80051cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051d0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80051d4:	6812      	ldr	r2, [r2, #0]
 80051d6:	fa92 f1a2 	rbit	r1, r2
 80051da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051de:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80051e2:	6011      	str	r1, [r2, #0]
  return result;
 80051e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051e8:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80051ec:	6812      	ldr	r2, [r2, #0]
 80051ee:	fab2 f282 	clz	r2, r2
 80051f2:	b2d2      	uxtb	r2, r2
 80051f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	f002 021f 	and.w	r2, r2, #31
 80051fe:	2101      	movs	r1, #1
 8005200:	fa01 f202 	lsl.w	r2, r1, r2
 8005204:	4013      	ands	r3, r2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d084      	beq.n	8005114 <HAL_RCC_OscConfig+0x9c8>
 800520a:	e07f      	b.n	800530c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800520c:	f7fc fee8 	bl	8001fe0 <HAL_GetTick>
 8005210:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005214:	e00b      	b.n	800522e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005216:	f7fc fee3 	bl	8001fe0 <HAL_GetTick>
 800521a:	4602      	mov	r2, r0
 800521c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	f241 3288 	movw	r2, #5000	; 0x1388
 8005226:	4293      	cmp	r3, r2
 8005228:	d901      	bls.n	800522e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e2c4      	b.n	80057b8 <HAL_RCC_OscConfig+0x106c>
 800522e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005232:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005236:	2202      	movs	r2, #2
 8005238:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800523a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800523e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	fa93 f2a3 	rbit	r2, r3
 8005248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800524c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005256:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800525a:	2202      	movs	r2, #2
 800525c:	601a      	str	r2, [r3, #0]
 800525e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005262:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	fa93 f2a3 	rbit	r2, r3
 800526c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005270:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005274:	601a      	str	r2, [r3, #0]
  return result;
 8005276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800527a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800527e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005280:	fab3 f383 	clz	r3, r3
 8005284:	b2db      	uxtb	r3, r3
 8005286:	095b      	lsrs	r3, r3, #5
 8005288:	b2db      	uxtb	r3, r3
 800528a:	f043 0302 	orr.w	r3, r3, #2
 800528e:	b2db      	uxtb	r3, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d102      	bne.n	800529a <HAL_RCC_OscConfig+0xb4e>
 8005294:	4b43      	ldr	r3, [pc, #268]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	e013      	b.n	80052c2 <HAL_RCC_OscConfig+0xb76>
 800529a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800529e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80052a2:	2202      	movs	r2, #2
 80052a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052aa:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	fa93 f2a3 	rbit	r2, r3
 80052b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80052bc:	601a      	str	r2, [r3, #0]
 80052be:	4b39      	ldr	r3, [pc, #228]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052c6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80052ca:	2102      	movs	r1, #2
 80052cc:	6011      	str	r1, [r2, #0]
 80052ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052d2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80052d6:	6812      	ldr	r2, [r2, #0]
 80052d8:	fa92 f1a2 	rbit	r1, r2
 80052dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052e0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80052e4:	6011      	str	r1, [r2, #0]
  return result;
 80052e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052ea:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80052ee:	6812      	ldr	r2, [r2, #0]
 80052f0:	fab2 f282 	clz	r2, r2
 80052f4:	b2d2      	uxtb	r2, r2
 80052f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052fa:	b2d2      	uxtb	r2, r2
 80052fc:	f002 021f 	and.w	r2, r2, #31
 8005300:	2101      	movs	r1, #1
 8005302:	fa01 f202 	lsl.w	r2, r1, r2
 8005306:	4013      	ands	r3, r2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d184      	bne.n	8005216 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800530c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005310:	2b01      	cmp	r3, #1
 8005312:	d105      	bne.n	8005320 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005314:	4b23      	ldr	r3, [pc, #140]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 8005316:	69db      	ldr	r3, [r3, #28]
 8005318:	4a22      	ldr	r2, [pc, #136]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 800531a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800531e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005324:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	69db      	ldr	r3, [r3, #28]
 800532c:	2b00      	cmp	r3, #0
 800532e:	f000 8242 	beq.w	80057b6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005332:	4b1c      	ldr	r3, [pc, #112]	; (80053a4 <HAL_RCC_OscConfig+0xc58>)
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f003 030c 	and.w	r3, r3, #12
 800533a:	2b08      	cmp	r3, #8
 800533c:	f000 8213 	beq.w	8005766 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005340:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005344:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	69db      	ldr	r3, [r3, #28]
 800534c:	2b02      	cmp	r3, #2
 800534e:	f040 8162 	bne.w	8005616 <HAL_RCC_OscConfig+0xeca>
 8005352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005356:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800535a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800535e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005364:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	fa93 f2a3 	rbit	r2, r3
 800536e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005372:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005376:	601a      	str	r2, [r3, #0]
  return result;
 8005378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800537c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005380:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005382:	fab3 f383 	clz	r3, r3
 8005386:	b2db      	uxtb	r3, r3
 8005388:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800538c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	461a      	mov	r2, r3
 8005394:	2300      	movs	r3, #0
 8005396:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005398:	f7fc fe22 	bl	8001fe0 <HAL_GetTick>
 800539c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053a0:	e00c      	b.n	80053bc <HAL_RCC_OscConfig+0xc70>
 80053a2:	bf00      	nop
 80053a4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053a8:	f7fc fe1a 	bl	8001fe0 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d901      	bls.n	80053bc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e1fd      	b.n	80057b8 <HAL_RCC_OscConfig+0x106c>
 80053bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053c0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80053c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ce:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	fa93 f2a3 	rbit	r2, r3
 80053d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053dc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80053e0:	601a      	str	r2, [r3, #0]
  return result;
 80053e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053e6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80053ea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053ec:	fab3 f383 	clz	r3, r3
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	095b      	lsrs	r3, r3, #5
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	f043 0301 	orr.w	r3, r3, #1
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d102      	bne.n	8005406 <HAL_RCC_OscConfig+0xcba>
 8005400:	4bb0      	ldr	r3, [pc, #704]	; (80056c4 <HAL_RCC_OscConfig+0xf78>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	e027      	b.n	8005456 <HAL_RCC_OscConfig+0xd0a>
 8005406:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800540a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800540e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005412:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005414:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005418:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	fa93 f2a3 	rbit	r2, r3
 8005422:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005426:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005430:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005434:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005438:	601a      	str	r2, [r3, #0]
 800543a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800543e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	fa93 f2a3 	rbit	r2, r3
 8005448:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800544c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005450:	601a      	str	r2, [r3, #0]
 8005452:	4b9c      	ldr	r3, [pc, #624]	; (80056c4 <HAL_RCC_OscConfig+0xf78>)
 8005454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005456:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800545a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800545e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005462:	6011      	str	r1, [r2, #0]
 8005464:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005468:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800546c:	6812      	ldr	r2, [r2, #0]
 800546e:	fa92 f1a2 	rbit	r1, r2
 8005472:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005476:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800547a:	6011      	str	r1, [r2, #0]
  return result;
 800547c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005480:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005484:	6812      	ldr	r2, [r2, #0]
 8005486:	fab2 f282 	clz	r2, r2
 800548a:	b2d2      	uxtb	r2, r2
 800548c:	f042 0220 	orr.w	r2, r2, #32
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	f002 021f 	and.w	r2, r2, #31
 8005496:	2101      	movs	r1, #1
 8005498:	fa01 f202 	lsl.w	r2, r1, r2
 800549c:	4013      	ands	r3, r2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d182      	bne.n	80053a8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054a2:	4b88      	ldr	r3, [pc, #544]	; (80056c4 <HAL_RCC_OscConfig+0xf78>)
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80054aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80054b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
 80054c2:	430b      	orrs	r3, r1
 80054c4:	497f      	ldr	r1, [pc, #508]	; (80056c4 <HAL_RCC_OscConfig+0xf78>)
 80054c6:	4313      	orrs	r3, r2
 80054c8:	604b      	str	r3, [r1, #4]
 80054ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ce:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80054d2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80054d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054dc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	fa93 f2a3 	rbit	r2, r3
 80054e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ea:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80054ee:	601a      	str	r2, [r3, #0]
  return result;
 80054f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054f4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80054f8:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054fa:	fab3 f383 	clz	r3, r3
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005504:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	461a      	mov	r2, r3
 800550c:	2301      	movs	r3, #1
 800550e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005510:	f7fc fd66 	bl	8001fe0 <HAL_GetTick>
 8005514:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005518:	e009      	b.n	800552e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800551a:	f7fc fd61 	bl	8001fe0 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	2b02      	cmp	r3, #2
 8005528:	d901      	bls.n	800552e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e144      	b.n	80057b8 <HAL_RCC_OscConfig+0x106c>
 800552e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005532:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005536:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800553a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005540:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	fa93 f2a3 	rbit	r2, r3
 800554a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800554e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005552:	601a      	str	r2, [r3, #0]
  return result;
 8005554:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005558:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800555c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800555e:	fab3 f383 	clz	r3, r3
 8005562:	b2db      	uxtb	r3, r3
 8005564:	095b      	lsrs	r3, r3, #5
 8005566:	b2db      	uxtb	r3, r3
 8005568:	f043 0301 	orr.w	r3, r3, #1
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b01      	cmp	r3, #1
 8005570:	d102      	bne.n	8005578 <HAL_RCC_OscConfig+0xe2c>
 8005572:	4b54      	ldr	r3, [pc, #336]	; (80056c4 <HAL_RCC_OscConfig+0xf78>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	e027      	b.n	80055c8 <HAL_RCC_OscConfig+0xe7c>
 8005578:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800557c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005580:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005584:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800558a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	fa93 f2a3 	rbit	r2, r3
 8005594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005598:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055a2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80055a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055b0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	fa93 f2a3 	rbit	r2, r3
 80055ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055be:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80055c2:	601a      	str	r2, [r3, #0]
 80055c4:	4b3f      	ldr	r3, [pc, #252]	; (80056c4 <HAL_RCC_OscConfig+0xf78>)
 80055c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055cc:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80055d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80055d4:	6011      	str	r1, [r2, #0]
 80055d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055da:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80055de:	6812      	ldr	r2, [r2, #0]
 80055e0:	fa92 f1a2 	rbit	r1, r2
 80055e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055e8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80055ec:	6011      	str	r1, [r2, #0]
  return result;
 80055ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055f2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80055f6:	6812      	ldr	r2, [r2, #0]
 80055f8:	fab2 f282 	clz	r2, r2
 80055fc:	b2d2      	uxtb	r2, r2
 80055fe:	f042 0220 	orr.w	r2, r2, #32
 8005602:	b2d2      	uxtb	r2, r2
 8005604:	f002 021f 	and.w	r2, r2, #31
 8005608:	2101      	movs	r1, #1
 800560a:	fa01 f202 	lsl.w	r2, r1, r2
 800560e:	4013      	ands	r3, r2
 8005610:	2b00      	cmp	r3, #0
 8005612:	d082      	beq.n	800551a <HAL_RCC_OscConfig+0xdce>
 8005614:	e0cf      	b.n	80057b6 <HAL_RCC_OscConfig+0x106a>
 8005616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800561a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800561e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005622:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005628:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	fa93 f2a3 	rbit	r2, r3
 8005632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005636:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800563a:	601a      	str	r2, [r3, #0]
  return result;
 800563c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005640:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005644:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005646:	fab3 f383 	clz	r3, r3
 800564a:	b2db      	uxtb	r3, r3
 800564c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005650:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	461a      	mov	r2, r3
 8005658:	2300      	movs	r3, #0
 800565a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565c:	f7fc fcc0 	bl	8001fe0 <HAL_GetTick>
 8005660:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005664:	e009      	b.n	800567a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005666:	f7fc fcbb 	bl	8001fe0 <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	2b02      	cmp	r3, #2
 8005674:	d901      	bls.n	800567a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e09e      	b.n	80057b8 <HAL_RCC_OscConfig+0x106c>
 800567a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800567e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005682:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005686:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005688:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800568c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	fa93 f2a3 	rbit	r2, r3
 8005696:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800569a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800569e:	601a      	str	r2, [r3, #0]
  return result;
 80056a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056a4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80056a8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056aa:	fab3 f383 	clz	r3, r3
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	095b      	lsrs	r3, r3, #5
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	f043 0301 	orr.w	r3, r3, #1
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d104      	bne.n	80056c8 <HAL_RCC_OscConfig+0xf7c>
 80056be:	4b01      	ldr	r3, [pc, #4]	; (80056c4 <HAL_RCC_OscConfig+0xf78>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	e029      	b.n	8005718 <HAL_RCC_OscConfig+0xfcc>
 80056c4:	40021000 	.word	0x40021000
 80056c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056cc:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80056d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056da:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	fa93 f2a3 	rbit	r2, r3
 80056e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056e8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80056ec:	601a      	str	r2, [r3, #0]
 80056ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056f2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80056f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056fa:	601a      	str	r2, [r3, #0]
 80056fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005700:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	fa93 f2a3 	rbit	r2, r3
 800570a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800570e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005712:	601a      	str	r2, [r3, #0]
 8005714:	4b2b      	ldr	r3, [pc, #172]	; (80057c4 <HAL_RCC_OscConfig+0x1078>)
 8005716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005718:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800571c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005720:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005724:	6011      	str	r1, [r2, #0]
 8005726:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800572a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800572e:	6812      	ldr	r2, [r2, #0]
 8005730:	fa92 f1a2 	rbit	r1, r2
 8005734:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005738:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800573c:	6011      	str	r1, [r2, #0]
  return result;
 800573e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005742:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005746:	6812      	ldr	r2, [r2, #0]
 8005748:	fab2 f282 	clz	r2, r2
 800574c:	b2d2      	uxtb	r2, r2
 800574e:	f042 0220 	orr.w	r2, r2, #32
 8005752:	b2d2      	uxtb	r2, r2
 8005754:	f002 021f 	and.w	r2, r2, #31
 8005758:	2101      	movs	r1, #1
 800575a:	fa01 f202 	lsl.w	r2, r1, r2
 800575e:	4013      	ands	r3, r2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d180      	bne.n	8005666 <HAL_RCC_OscConfig+0xf1a>
 8005764:	e027      	b.n	80057b6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005766:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800576a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	69db      	ldr	r3, [r3, #28]
 8005772:	2b01      	cmp	r3, #1
 8005774:	d101      	bne.n	800577a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e01e      	b.n	80057b8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800577a:	4b12      	ldr	r3, [pc, #72]	; (80057c4 <HAL_RCC_OscConfig+0x1078>)
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005782:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005786:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800578a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800578e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	429a      	cmp	r2, r3
 8005798:	d10b      	bne.n	80057b2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800579a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800579e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80057a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d001      	beq.n	80057b6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e000      	b.n	80057b8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	40021000 	.word	0x40021000

080057c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b09e      	sub	sp, #120	; 0x78
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80057d2:	2300      	movs	r3, #0
 80057d4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e162      	b.n	8005aa6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057e0:	4b90      	ldr	r3, [pc, #576]	; (8005a24 <HAL_RCC_ClockConfig+0x25c>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	683a      	ldr	r2, [r7, #0]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d910      	bls.n	8005810 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ee:	4b8d      	ldr	r3, [pc, #564]	; (8005a24 <HAL_RCC_ClockConfig+0x25c>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f023 0207 	bic.w	r2, r3, #7
 80057f6:	498b      	ldr	r1, [pc, #556]	; (8005a24 <HAL_RCC_ClockConfig+0x25c>)
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057fe:	4b89      	ldr	r3, [pc, #548]	; (8005a24 <HAL_RCC_ClockConfig+0x25c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0307 	and.w	r3, r3, #7
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	429a      	cmp	r2, r3
 800580a:	d001      	beq.n	8005810 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e14a      	b.n	8005aa6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0302 	and.w	r3, r3, #2
 8005818:	2b00      	cmp	r3, #0
 800581a:	d008      	beq.n	800582e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800581c:	4b82      	ldr	r3, [pc, #520]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	497f      	ldr	r1, [pc, #508]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 800582a:	4313      	orrs	r3, r2
 800582c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	2b00      	cmp	r3, #0
 8005838:	f000 80dc 	beq.w	80059f4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d13c      	bne.n	80058be <HAL_RCC_ClockConfig+0xf6>
 8005844:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005848:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800584a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800584c:	fa93 f3a3 	rbit	r3, r3
 8005850:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005854:	fab3 f383 	clz	r3, r3
 8005858:	b2db      	uxtb	r3, r3
 800585a:	095b      	lsrs	r3, r3, #5
 800585c:	b2db      	uxtb	r3, r3
 800585e:	f043 0301 	orr.w	r3, r3, #1
 8005862:	b2db      	uxtb	r3, r3
 8005864:	2b01      	cmp	r3, #1
 8005866:	d102      	bne.n	800586e <HAL_RCC_ClockConfig+0xa6>
 8005868:	4b6f      	ldr	r3, [pc, #444]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	e00f      	b.n	800588e <HAL_RCC_ClockConfig+0xc6>
 800586e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005872:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005874:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005876:	fa93 f3a3 	rbit	r3, r3
 800587a:	667b      	str	r3, [r7, #100]	; 0x64
 800587c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005880:	663b      	str	r3, [r7, #96]	; 0x60
 8005882:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005884:	fa93 f3a3 	rbit	r3, r3
 8005888:	65fb      	str	r3, [r7, #92]	; 0x5c
 800588a:	4b67      	ldr	r3, [pc, #412]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 800588c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005892:	65ba      	str	r2, [r7, #88]	; 0x58
 8005894:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005896:	fa92 f2a2 	rbit	r2, r2
 800589a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800589c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800589e:	fab2 f282 	clz	r2, r2
 80058a2:	b2d2      	uxtb	r2, r2
 80058a4:	f042 0220 	orr.w	r2, r2, #32
 80058a8:	b2d2      	uxtb	r2, r2
 80058aa:	f002 021f 	and.w	r2, r2, #31
 80058ae:	2101      	movs	r1, #1
 80058b0:	fa01 f202 	lsl.w	r2, r1, r2
 80058b4:	4013      	ands	r3, r2
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d17b      	bne.n	80059b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e0f3      	b.n	8005aa6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d13c      	bne.n	8005940 <HAL_RCC_ClockConfig+0x178>
 80058c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058ca:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058ce:	fa93 f3a3 	rbit	r3, r3
 80058d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80058d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058d6:	fab3 f383 	clz	r3, r3
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	095b      	lsrs	r3, r3, #5
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	f043 0301 	orr.w	r3, r3, #1
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d102      	bne.n	80058f0 <HAL_RCC_ClockConfig+0x128>
 80058ea:	4b4f      	ldr	r3, [pc, #316]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	e00f      	b.n	8005910 <HAL_RCC_ClockConfig+0x148>
 80058f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058f4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058f8:	fa93 f3a3 	rbit	r3, r3
 80058fc:	647b      	str	r3, [r7, #68]	; 0x44
 80058fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005902:	643b      	str	r3, [r7, #64]	; 0x40
 8005904:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005906:	fa93 f3a3 	rbit	r3, r3
 800590a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800590c:	4b46      	ldr	r3, [pc, #280]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 800590e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005910:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005914:	63ba      	str	r2, [r7, #56]	; 0x38
 8005916:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005918:	fa92 f2a2 	rbit	r2, r2
 800591c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800591e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005920:	fab2 f282 	clz	r2, r2
 8005924:	b2d2      	uxtb	r2, r2
 8005926:	f042 0220 	orr.w	r2, r2, #32
 800592a:	b2d2      	uxtb	r2, r2
 800592c:	f002 021f 	and.w	r2, r2, #31
 8005930:	2101      	movs	r1, #1
 8005932:	fa01 f202 	lsl.w	r2, r1, r2
 8005936:	4013      	ands	r3, r2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d13a      	bne.n	80059b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e0b2      	b.n	8005aa6 <HAL_RCC_ClockConfig+0x2de>
 8005940:	2302      	movs	r3, #2
 8005942:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005946:	fa93 f3a3 	rbit	r3, r3
 800594a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800594c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800594e:	fab3 f383 	clz	r3, r3
 8005952:	b2db      	uxtb	r3, r3
 8005954:	095b      	lsrs	r3, r3, #5
 8005956:	b2db      	uxtb	r3, r3
 8005958:	f043 0301 	orr.w	r3, r3, #1
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b01      	cmp	r3, #1
 8005960:	d102      	bne.n	8005968 <HAL_RCC_ClockConfig+0x1a0>
 8005962:	4b31      	ldr	r3, [pc, #196]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	e00d      	b.n	8005984 <HAL_RCC_ClockConfig+0x1bc>
 8005968:	2302      	movs	r3, #2
 800596a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596e:	fa93 f3a3 	rbit	r3, r3
 8005972:	627b      	str	r3, [r7, #36]	; 0x24
 8005974:	2302      	movs	r3, #2
 8005976:	623b      	str	r3, [r7, #32]
 8005978:	6a3b      	ldr	r3, [r7, #32]
 800597a:	fa93 f3a3 	rbit	r3, r3
 800597e:	61fb      	str	r3, [r7, #28]
 8005980:	4b29      	ldr	r3, [pc, #164]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 8005982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005984:	2202      	movs	r2, #2
 8005986:	61ba      	str	r2, [r7, #24]
 8005988:	69ba      	ldr	r2, [r7, #24]
 800598a:	fa92 f2a2 	rbit	r2, r2
 800598e:	617a      	str	r2, [r7, #20]
  return result;
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	fab2 f282 	clz	r2, r2
 8005996:	b2d2      	uxtb	r2, r2
 8005998:	f042 0220 	orr.w	r2, r2, #32
 800599c:	b2d2      	uxtb	r2, r2
 800599e:	f002 021f 	and.w	r2, r2, #31
 80059a2:	2101      	movs	r1, #1
 80059a4:	fa01 f202 	lsl.w	r2, r1, r2
 80059a8:	4013      	ands	r3, r2
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e079      	b.n	8005aa6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059b2:	4b1d      	ldr	r3, [pc, #116]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	f023 0203 	bic.w	r2, r3, #3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	491a      	ldr	r1, [pc, #104]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059c4:	f7fc fb0c 	bl	8001fe0 <HAL_GetTick>
 80059c8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ca:	e00a      	b.n	80059e2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059cc:	f7fc fb08 	bl	8001fe0 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80059da:	4293      	cmp	r3, r2
 80059dc:	d901      	bls.n	80059e2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80059de:	2303      	movs	r3, #3
 80059e0:	e061      	b.n	8005aa6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059e2:	4b11      	ldr	r3, [pc, #68]	; (8005a28 <HAL_RCC_ClockConfig+0x260>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f003 020c 	and.w	r2, r3, #12
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d1eb      	bne.n	80059cc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059f4:	4b0b      	ldr	r3, [pc, #44]	; (8005a24 <HAL_RCC_ClockConfig+0x25c>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0307 	and.w	r3, r3, #7
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d214      	bcs.n	8005a2c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a02:	4b08      	ldr	r3, [pc, #32]	; (8005a24 <HAL_RCC_ClockConfig+0x25c>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f023 0207 	bic.w	r2, r3, #7
 8005a0a:	4906      	ldr	r1, [pc, #24]	; (8005a24 <HAL_RCC_ClockConfig+0x25c>)
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a12:	4b04      	ldr	r3, [pc, #16]	; (8005a24 <HAL_RCC_ClockConfig+0x25c>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0307 	and.w	r3, r3, #7
 8005a1a:	683a      	ldr	r2, [r7, #0]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d005      	beq.n	8005a2c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e040      	b.n	8005aa6 <HAL_RCC_ClockConfig+0x2de>
 8005a24:	40022000 	.word	0x40022000
 8005a28:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0304 	and.w	r3, r3, #4
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d008      	beq.n	8005a4a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a38:	4b1d      	ldr	r3, [pc, #116]	; (8005ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	491a      	ldr	r1, [pc, #104]	; (8005ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0308 	and.w	r3, r3, #8
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d009      	beq.n	8005a6a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a56:	4b16      	ldr	r3, [pc, #88]	; (8005ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	00db      	lsls	r3, r3, #3
 8005a64:	4912      	ldr	r1, [pc, #72]	; (8005ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005a6a:	f000 f829 	bl	8005ac0 <HAL_RCC_GetSysClockFreq>
 8005a6e:	4601      	mov	r1, r0
 8005a70:	4b0f      	ldr	r3, [pc, #60]	; (8005ab0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a78:	22f0      	movs	r2, #240	; 0xf0
 8005a7a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a7c:	693a      	ldr	r2, [r7, #16]
 8005a7e:	fa92 f2a2 	rbit	r2, r2
 8005a82:	60fa      	str	r2, [r7, #12]
  return result;
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	fab2 f282 	clz	r2, r2
 8005a8a:	b2d2      	uxtb	r2, r2
 8005a8c:	40d3      	lsrs	r3, r2
 8005a8e:	4a09      	ldr	r2, [pc, #36]	; (8005ab4 <HAL_RCC_ClockConfig+0x2ec>)
 8005a90:	5cd3      	ldrb	r3, [r2, r3]
 8005a92:	fa21 f303 	lsr.w	r3, r1, r3
 8005a96:	4a08      	ldr	r2, [pc, #32]	; (8005ab8 <HAL_RCC_ClockConfig+0x2f0>)
 8005a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005a9a:	4b08      	ldr	r3, [pc, #32]	; (8005abc <HAL_RCC_ClockConfig+0x2f4>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f7fc f99e 	bl	8001de0 <HAL_InitTick>
  
  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3778      	adds	r7, #120	; 0x78
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	40021000 	.word	0x40021000
 8005ab4:	08008f70 	.word	0x08008f70
 8005ab8:	20000000 	.word	0x20000000
 8005abc:	20000004 	.word	0x20000004

08005ac0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b08b      	sub	sp, #44	; 0x2c
 8005ac4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	61fb      	str	r3, [r7, #28]
 8005aca:	2300      	movs	r3, #0
 8005acc:	61bb      	str	r3, [r7, #24]
 8005ace:	2300      	movs	r3, #0
 8005ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005ada:	4b29      	ldr	r3, [pc, #164]	; (8005b80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	f003 030c 	and.w	r3, r3, #12
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	d002      	beq.n	8005af0 <HAL_RCC_GetSysClockFreq+0x30>
 8005aea:	2b08      	cmp	r3, #8
 8005aec:	d003      	beq.n	8005af6 <HAL_RCC_GetSysClockFreq+0x36>
 8005aee:	e03c      	b.n	8005b6a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005af0:	4b24      	ldr	r3, [pc, #144]	; (8005b84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005af2:	623b      	str	r3, [r7, #32]
      break;
 8005af4:	e03c      	b.n	8005b70 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005afc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005b00:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b02:	68ba      	ldr	r2, [r7, #8]
 8005b04:	fa92 f2a2 	rbit	r2, r2
 8005b08:	607a      	str	r2, [r7, #4]
  return result;
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	fab2 f282 	clz	r2, r2
 8005b10:	b2d2      	uxtb	r2, r2
 8005b12:	40d3      	lsrs	r3, r2
 8005b14:	4a1c      	ldr	r2, [pc, #112]	; (8005b88 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005b16:	5cd3      	ldrb	r3, [r2, r3]
 8005b18:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005b1a:	4b19      	ldr	r3, [pc, #100]	; (8005b80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b1e:	f003 030f 	and.w	r3, r3, #15
 8005b22:	220f      	movs	r2, #15
 8005b24:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	fa92 f2a2 	rbit	r2, r2
 8005b2c:	60fa      	str	r2, [r7, #12]
  return result;
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	fab2 f282 	clz	r2, r2
 8005b34:	b2d2      	uxtb	r2, r2
 8005b36:	40d3      	lsrs	r3, r2
 8005b38:	4a14      	ldr	r2, [pc, #80]	; (8005b8c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005b3a:	5cd3      	ldrb	r3, [r2, r3]
 8005b3c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d008      	beq.n	8005b5a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b48:	4a0e      	ldr	r2, [pc, #56]	; (8005b84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	fb02 f303 	mul.w	r3, r2, r3
 8005b56:	627b      	str	r3, [r7, #36]	; 0x24
 8005b58:	e004      	b.n	8005b64 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	4a0c      	ldr	r2, [pc, #48]	; (8005b90 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005b5e:	fb02 f303 	mul.w	r3, r2, r3
 8005b62:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b66:	623b      	str	r3, [r7, #32]
      break;
 8005b68:	e002      	b.n	8005b70 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005b6a:	4b06      	ldr	r3, [pc, #24]	; (8005b84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005b6c:	623b      	str	r3, [r7, #32]
      break;
 8005b6e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b70:	6a3b      	ldr	r3, [r7, #32]
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	372c      	adds	r7, #44	; 0x2c
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	40021000 	.word	0x40021000
 8005b84:	007a1200 	.word	0x007a1200
 8005b88:	08008f88 	.word	0x08008f88
 8005b8c:	08008f98 	.word	0x08008f98
 8005b90:	003d0900 	.word	0x003d0900

08005b94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b94:	b480      	push	{r7}
 8005b96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b98:	4b03      	ldr	r3, [pc, #12]	; (8005ba8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
 8005ba6:	bf00      	nop
 8005ba8:	20000000 	.word	0x20000000

08005bac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005bb2:	f7ff ffef 	bl	8005b94 <HAL_RCC_GetHCLKFreq>
 8005bb6:	4601      	mov	r1, r0
 8005bb8:	4b0b      	ldr	r3, [pc, #44]	; (8005be8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005bc0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005bc4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	fa92 f2a2 	rbit	r2, r2
 8005bcc:	603a      	str	r2, [r7, #0]
  return result;
 8005bce:	683a      	ldr	r2, [r7, #0]
 8005bd0:	fab2 f282 	clz	r2, r2
 8005bd4:	b2d2      	uxtb	r2, r2
 8005bd6:	40d3      	lsrs	r3, r2
 8005bd8:	4a04      	ldr	r2, [pc, #16]	; (8005bec <HAL_RCC_GetPCLK1Freq+0x40>)
 8005bda:	5cd3      	ldrb	r3, [r2, r3]
 8005bdc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005be0:	4618      	mov	r0, r3
 8005be2:	3708      	adds	r7, #8
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	40021000 	.word	0x40021000
 8005bec:	08008f80 	.word	0x08008f80

08005bf0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	220f      	movs	r2, #15
 8005bfe:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005c00:	4b12      	ldr	r3, [pc, #72]	; (8005c4c <HAL_RCC_GetClockConfig+0x5c>)
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f003 0203 	and.w	r2, r3, #3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8005c0c:	4b0f      	ldr	r3, [pc, #60]	; (8005c4c <HAL_RCC_GetClockConfig+0x5c>)
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8005c18:	4b0c      	ldr	r3, [pc, #48]	; (8005c4c <HAL_RCC_GetClockConfig+0x5c>)
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005c24:	4b09      	ldr	r3, [pc, #36]	; (8005c4c <HAL_RCC_GetClockConfig+0x5c>)
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	08db      	lsrs	r3, r3, #3
 8005c2a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8005c32:	4b07      	ldr	r3, [pc, #28]	; (8005c50 <HAL_RCC_GetClockConfig+0x60>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0207 	and.w	r2, r3, #7
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	601a      	str	r2, [r3, #0]
}
 8005c3e:	bf00      	nop
 8005c40:	370c      	adds	r7, #12
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	40021000 	.word	0x40021000
 8005c50:	40022000 	.word	0x40022000

08005c54 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b092      	sub	sp, #72	; 0x48
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005c60:	2300      	movs	r3, #0
 8005c62:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005c64:	2300      	movs	r3, #0
 8005c66:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f000 80cd 	beq.w	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c78:	4b86      	ldr	r3, [pc, #536]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10e      	bne.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c84:	4b83      	ldr	r3, [pc, #524]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005c86:	69db      	ldr	r3, [r3, #28]
 8005c88:	4a82      	ldr	r2, [pc, #520]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005c8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c8e:	61d3      	str	r3, [r2, #28]
 8005c90:	4b80      	ldr	r3, [pc, #512]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005c92:	69db      	ldr	r3, [r3, #28]
 8005c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c98:	60bb      	str	r3, [r7, #8]
 8005c9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ca2:	4b7d      	ldr	r3, [pc, #500]	; (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d118      	bne.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cae:	4b7a      	ldr	r3, [pc, #488]	; (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a79      	ldr	r2, [pc, #484]	; (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cb8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cba:	f7fc f991 	bl	8001fe0 <HAL_GetTick>
 8005cbe:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cc0:	e008      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cc2:	f7fc f98d 	bl	8001fe0 <HAL_GetTick>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	2b64      	cmp	r3, #100	; 0x64
 8005cce:	d901      	bls.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	e0db      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cd4:	4b70      	ldr	r3, [pc, #448]	; (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d0f0      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ce0:	4b6c      	ldr	r3, [pc, #432]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ce8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005cea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d07d      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x198>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cf8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d076      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cfe:	4b65      	ldr	r3, [pc, #404]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d0c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d10:	fa93 f3a3 	rbit	r3, r3
 8005d14:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d18:	fab3 f383 	clz	r3, r3
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	461a      	mov	r2, r3
 8005d20:	4b5e      	ldr	r3, [pc, #376]	; (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005d22:	4413      	add	r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	461a      	mov	r2, r3
 8005d28:	2301      	movs	r3, #1
 8005d2a:	6013      	str	r3, [r2, #0]
 8005d2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d30:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d34:	fa93 f3a3 	rbit	r3, r3
 8005d38:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005d3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d3c:	fab3 f383 	clz	r3, r3
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	461a      	mov	r2, r3
 8005d44:	4b55      	ldr	r3, [pc, #340]	; (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005d46:	4413      	add	r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d50:	4a50      	ldr	r2, [pc, #320]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d54:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d045      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d60:	f7fc f93e 	bl	8001fe0 <HAL_GetTick>
 8005d64:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d66:	e00a      	b.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d68:	f7fc f93a 	bl	8001fe0 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d901      	bls.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e086      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x238>
 8005d7e:	2302      	movs	r3, #2
 8005d80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d84:	fa93 f3a3 	rbit	r3, r3
 8005d88:	627b      	str	r3, [r7, #36]	; 0x24
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	623b      	str	r3, [r7, #32]
 8005d8e:	6a3b      	ldr	r3, [r7, #32]
 8005d90:	fa93 f3a3 	rbit	r3, r3
 8005d94:	61fb      	str	r3, [r7, #28]
  return result;
 8005d96:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d98:	fab3 f383 	clz	r3, r3
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	095b      	lsrs	r3, r3, #5
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	f043 0302 	orr.w	r3, r3, #2
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	2b02      	cmp	r3, #2
 8005daa:	d102      	bne.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005dac:	4b39      	ldr	r3, [pc, #228]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005dae:	6a1b      	ldr	r3, [r3, #32]
 8005db0:	e007      	b.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8005db2:	2302      	movs	r3, #2
 8005db4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	fa93 f3a3 	rbit	r3, r3
 8005dbc:	617b      	str	r3, [r7, #20]
 8005dbe:	4b35      	ldr	r3, [pc, #212]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	613a      	str	r2, [r7, #16]
 8005dc6:	693a      	ldr	r2, [r7, #16]
 8005dc8:	fa92 f2a2 	rbit	r2, r2
 8005dcc:	60fa      	str	r2, [r7, #12]
  return result;
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	fab2 f282 	clz	r2, r2
 8005dd4:	b2d2      	uxtb	r2, r2
 8005dd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	f002 021f 	and.w	r2, r2, #31
 8005de0:	2101      	movs	r1, #1
 8005de2:	fa01 f202 	lsl.w	r2, r1, r2
 8005de6:	4013      	ands	r3, r2
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d0bd      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005dec:	4b29      	ldr	r3, [pc, #164]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005dee:	6a1b      	ldr	r3, [r3, #32]
 8005df0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	4926      	ldr	r1, [pc, #152]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005dfe:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d105      	bne.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e06:	4b23      	ldr	r3, [pc, #140]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	4a22      	ldr	r2, [pc, #136]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e10:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0301 	and.w	r3, r3, #1
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d008      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e1e:	4b1d      	ldr	r3, [pc, #116]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e22:	f023 0203 	bic.w	r2, r3, #3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	491a      	ldr	r1, [pc, #104]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0320 	and.w	r3, r3, #32
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d008      	beq.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e3c:	4b15      	ldr	r3, [pc, #84]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e40:	f023 0210 	bic.w	r2, r3, #16
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	4912      	ldr	r1, [pc, #72]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d008      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e5a:	4b0e      	ldr	r3, [pc, #56]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	490b      	ldr	r1, [pc, #44]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d008      	beq.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005e78:	4b06      	ldr	r3, [pc, #24]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	695b      	ldr	r3, [r3, #20]
 8005e84:	4903      	ldr	r1, [pc, #12]	; (8005e94 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3748      	adds	r7, #72	; 0x48
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	40021000 	.word	0x40021000
 8005e98:	40007000 	.word	0x40007000
 8005e9c:	10908100 	.word	0x10908100

08005ea0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e049      	b.n	8005f46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d106      	bne.n	8005ecc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 f841 	bl	8005f4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3304      	adds	r3, #4
 8005edc:	4619      	mov	r1, r3
 8005ede:	4610      	mov	r0, r2
 8005ee0:	f000 f9e4 	bl	80062ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3708      	adds	r7, #8
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b083      	sub	sp, #12
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f56:	bf00      	nop
 8005f58:	370c      	adds	r7, #12
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr
	...

08005f64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d001      	beq.n	8005f7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e040      	b.n	8005ffe <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68da      	ldr	r2, [r3, #12]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f042 0201 	orr.w	r2, r2, #1
 8005f92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a1c      	ldr	r2, [pc, #112]	; (800600c <HAL_TIM_Base_Start_IT+0xa8>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d00e      	beq.n	8005fbc <HAL_TIM_Base_Start_IT+0x58>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fa6:	d009      	beq.n	8005fbc <HAL_TIM_Base_Start_IT+0x58>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a18      	ldr	r2, [pc, #96]	; (8006010 <HAL_TIM_Base_Start_IT+0xac>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d004      	beq.n	8005fbc <HAL_TIM_Base_Start_IT+0x58>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a17      	ldr	r2, [pc, #92]	; (8006014 <HAL_TIM_Base_Start_IT+0xb0>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d115      	bne.n	8005fe8 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689a      	ldr	r2, [r3, #8]
 8005fc2:	4b15      	ldr	r3, [pc, #84]	; (8006018 <HAL_TIM_Base_Start_IT+0xb4>)
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2b06      	cmp	r3, #6
 8005fcc:	d015      	beq.n	8005ffa <HAL_TIM_Base_Start_IT+0x96>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fd4:	d011      	beq.n	8005ffa <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f042 0201 	orr.w	r2, r2, #1
 8005fe4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fe6:	e008      	b.n	8005ffa <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f042 0201 	orr.w	r2, r2, #1
 8005ff6:	601a      	str	r2, [r3, #0]
 8005ff8:	e000      	b.n	8005ffc <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ffa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3714      	adds	r7, #20
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	40012c00 	.word	0x40012c00
 8006010:	40000400 	.word	0x40000400
 8006014:	40014000 	.word	0x40014000
 8006018:	00010007 	.word	0x00010007

0800601c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b082      	sub	sp, #8
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	691b      	ldr	r3, [r3, #16]
 800602a:	f003 0302 	and.w	r3, r3, #2
 800602e:	2b02      	cmp	r3, #2
 8006030:	d122      	bne.n	8006078 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	f003 0302 	and.w	r3, r3, #2
 800603c:	2b02      	cmp	r3, #2
 800603e:	d11b      	bne.n	8006078 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f06f 0202 	mvn.w	r2, #2
 8006048:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2201      	movs	r2, #1
 800604e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	f003 0303 	and.w	r3, r3, #3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f000 f905 	bl	800626e <HAL_TIM_IC_CaptureCallback>
 8006064:	e005      	b.n	8006072 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 f8f7 	bl	800625a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 f908 	bl	8006282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	f003 0304 	and.w	r3, r3, #4
 8006082:	2b04      	cmp	r3, #4
 8006084:	d122      	bne.n	80060cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	f003 0304 	and.w	r3, r3, #4
 8006090:	2b04      	cmp	r3, #4
 8006092:	d11b      	bne.n	80060cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f06f 0204 	mvn.w	r2, #4
 800609c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2202      	movs	r2, #2
 80060a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	699b      	ldr	r3, [r3, #24]
 80060aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d003      	beq.n	80060ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 f8db 	bl	800626e <HAL_TIM_IC_CaptureCallback>
 80060b8:	e005      	b.n	80060c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 f8cd 	bl	800625a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 f8de 	bl	8006282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	f003 0308 	and.w	r3, r3, #8
 80060d6:	2b08      	cmp	r3, #8
 80060d8:	d122      	bne.n	8006120 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	f003 0308 	and.w	r3, r3, #8
 80060e4:	2b08      	cmp	r3, #8
 80060e6:	d11b      	bne.n	8006120 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f06f 0208 	mvn.w	r2, #8
 80060f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2204      	movs	r2, #4
 80060f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	f003 0303 	and.w	r3, r3, #3
 8006102:	2b00      	cmp	r3, #0
 8006104:	d003      	beq.n	800610e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f8b1 	bl	800626e <HAL_TIM_IC_CaptureCallback>
 800610c:	e005      	b.n	800611a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f8a3 	bl	800625a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 f8b4 	bl	8006282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	f003 0310 	and.w	r3, r3, #16
 800612a:	2b10      	cmp	r3, #16
 800612c:	d122      	bne.n	8006174 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	f003 0310 	and.w	r3, r3, #16
 8006138:	2b10      	cmp	r3, #16
 800613a:	d11b      	bne.n	8006174 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f06f 0210 	mvn.w	r2, #16
 8006144:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2208      	movs	r2, #8
 800614a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f887 	bl	800626e <HAL_TIM_IC_CaptureCallback>
 8006160:	e005      	b.n	800616e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f879 	bl	800625a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 f88a 	bl	8006282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	2b01      	cmp	r3, #1
 8006180:	d10e      	bne.n	80061a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	2b01      	cmp	r3, #1
 800618e:	d107      	bne.n	80061a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f06f 0201 	mvn.w	r2, #1
 8006198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7fb fc5c 	bl	8001a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061aa:	2b80      	cmp	r3, #128	; 0x80
 80061ac:	d10e      	bne.n	80061cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061b8:	2b80      	cmp	r3, #128	; 0x80
 80061ba:	d107      	bne.n	80061cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f8f2 	bl	80063b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061da:	d10e      	bne.n	80061fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061e6:	2b80      	cmp	r3, #128	; 0x80
 80061e8:	d107      	bne.n	80061fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f000 f8e5 	bl	80063c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006204:	2b40      	cmp	r3, #64	; 0x40
 8006206:	d10e      	bne.n	8006226 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006212:	2b40      	cmp	r3, #64	; 0x40
 8006214:	d107      	bne.n	8006226 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800621e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f000 f838 	bl	8006296 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	691b      	ldr	r3, [r3, #16]
 800622c:	f003 0320 	and.w	r3, r3, #32
 8006230:	2b20      	cmp	r3, #32
 8006232:	d10e      	bne.n	8006252 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	f003 0320 	and.w	r3, r3, #32
 800623e:	2b20      	cmp	r3, #32
 8006240:	d107      	bne.n	8006252 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f06f 0220 	mvn.w	r2, #32
 800624a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 f8a5 	bl	800639c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006252:	bf00      	nop
 8006254:	3708      	adds	r7, #8
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}

0800625a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800625a:	b480      	push	{r7}
 800625c:	b083      	sub	sp, #12
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006262:	bf00      	nop
 8006264:	370c      	adds	r7, #12
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr

0800626e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800626e:	b480      	push	{r7}
 8006270:	b083      	sub	sp, #12
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006276:	bf00      	nop
 8006278:	370c      	adds	r7, #12
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr

08006282 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006282:	b480      	push	{r7}
 8006284:	b083      	sub	sp, #12
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800628a:	bf00      	nop
 800628c:	370c      	adds	r7, #12
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr

08006296 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006296:	b480      	push	{r7}
 8006298:	b083      	sub	sp, #12
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800629e:	bf00      	nop
 80062a0:	370c      	adds	r7, #12
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
	...

080062ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b085      	sub	sp, #20
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a32      	ldr	r2, [pc, #200]	; (8006388 <TIM_Base_SetConfig+0xdc>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d007      	beq.n	80062d4 <TIM_Base_SetConfig+0x28>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062ca:	d003      	beq.n	80062d4 <TIM_Base_SetConfig+0x28>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a2f      	ldr	r2, [pc, #188]	; (800638c <TIM_Base_SetConfig+0xe0>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d108      	bne.n	80062e6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a27      	ldr	r2, [pc, #156]	; (8006388 <TIM_Base_SetConfig+0xdc>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d013      	beq.n	8006316 <TIM_Base_SetConfig+0x6a>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062f4:	d00f      	beq.n	8006316 <TIM_Base_SetConfig+0x6a>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a24      	ldr	r2, [pc, #144]	; (800638c <TIM_Base_SetConfig+0xe0>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d00b      	beq.n	8006316 <TIM_Base_SetConfig+0x6a>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4a23      	ldr	r2, [pc, #140]	; (8006390 <TIM_Base_SetConfig+0xe4>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d007      	beq.n	8006316 <TIM_Base_SetConfig+0x6a>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a22      	ldr	r2, [pc, #136]	; (8006394 <TIM_Base_SetConfig+0xe8>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d003      	beq.n	8006316 <TIM_Base_SetConfig+0x6a>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a21      	ldr	r2, [pc, #132]	; (8006398 <TIM_Base_SetConfig+0xec>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d108      	bne.n	8006328 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800631c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	4313      	orrs	r3, r2
 8006326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	4313      	orrs	r3, r2
 8006334:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	689a      	ldr	r2, [r3, #8]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	4a0e      	ldr	r2, [pc, #56]	; (8006388 <TIM_Base_SetConfig+0xdc>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d00b      	beq.n	800636c <TIM_Base_SetConfig+0xc0>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a0e      	ldr	r2, [pc, #56]	; (8006390 <TIM_Base_SetConfig+0xe4>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d007      	beq.n	800636c <TIM_Base_SetConfig+0xc0>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a0d      	ldr	r2, [pc, #52]	; (8006394 <TIM_Base_SetConfig+0xe8>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d003      	beq.n	800636c <TIM_Base_SetConfig+0xc0>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a0c      	ldr	r2, [pc, #48]	; (8006398 <TIM_Base_SetConfig+0xec>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d103      	bne.n	8006374 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	691a      	ldr	r2, [r3, #16]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	615a      	str	r2, [r3, #20]
}
 800637a:	bf00      	nop
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	40012c00 	.word	0x40012c00
 800638c:	40000400 	.word	0x40000400
 8006390:	40014000 	.word	0x40014000
 8006394:	40014400 	.word	0x40014400
 8006398:	40014800 	.word	0x40014800

0800639c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063a4:	bf00      	nop
 80063a6:	370c      	adds	r7, #12
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr

080063b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063b8:	bf00      	nop
 80063ba:	370c      	adds	r7, #12
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80063cc:	bf00      	nop
 80063ce:	370c      	adds	r7, #12
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr

080063d8 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063de:	f3ef 8305 	mrs	r3, IPSR
 80063e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80063e4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d10f      	bne.n	800640a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063ea:	f3ef 8310 	mrs	r3, PRIMASK
 80063ee:	607b      	str	r3, [r7, #4]
  return(result);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d109      	bne.n	800640a <osKernelInitialize+0x32>
 80063f6:	4b11      	ldr	r3, [pc, #68]	; (800643c <osKernelInitialize+0x64>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d109      	bne.n	8006412 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80063fe:	f3ef 8311 	mrs	r3, BASEPRI
 8006402:	603b      	str	r3, [r7, #0]
  return(result);
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d003      	beq.n	8006412 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800640a:	f06f 0305 	mvn.w	r3, #5
 800640e:	60fb      	str	r3, [r7, #12]
 8006410:	e00c      	b.n	800642c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006412:	4b0a      	ldr	r3, [pc, #40]	; (800643c <osKernelInitialize+0x64>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d105      	bne.n	8006426 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800641a:	4b08      	ldr	r3, [pc, #32]	; (800643c <osKernelInitialize+0x64>)
 800641c:	2201      	movs	r2, #1
 800641e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006420:	2300      	movs	r3, #0
 8006422:	60fb      	str	r3, [r7, #12]
 8006424:	e002      	b.n	800642c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006426:	f04f 33ff 	mov.w	r3, #4294967295
 800642a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800642c:	68fb      	ldr	r3, [r7, #12]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3714      	adds	r7, #20
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	200002d4 	.word	0x200002d4

08006440 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006446:	f3ef 8305 	mrs	r3, IPSR
 800644a:	60bb      	str	r3, [r7, #8]
  return(result);
 800644c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10f      	bne.n	8006472 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006452:	f3ef 8310 	mrs	r3, PRIMASK
 8006456:	607b      	str	r3, [r7, #4]
  return(result);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d109      	bne.n	8006472 <osKernelStart+0x32>
 800645e:	4b11      	ldr	r3, [pc, #68]	; (80064a4 <osKernelStart+0x64>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2b02      	cmp	r3, #2
 8006464:	d109      	bne.n	800647a <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006466:	f3ef 8311 	mrs	r3, BASEPRI
 800646a:	603b      	str	r3, [r7, #0]
  return(result);
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <osKernelStart+0x3a>
    stat = osErrorISR;
 8006472:	f06f 0305 	mvn.w	r3, #5
 8006476:	60fb      	str	r3, [r7, #12]
 8006478:	e00e      	b.n	8006498 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800647a:	4b0a      	ldr	r3, [pc, #40]	; (80064a4 <osKernelStart+0x64>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d107      	bne.n	8006492 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8006482:	4b08      	ldr	r3, [pc, #32]	; (80064a4 <osKernelStart+0x64>)
 8006484:	2202      	movs	r2, #2
 8006486:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8006488:	f001 f880 	bl	800758c <vTaskStartScheduler>
      stat = osOK;
 800648c:	2300      	movs	r3, #0
 800648e:	60fb      	str	r3, [r7, #12]
 8006490:	e002      	b.n	8006498 <osKernelStart+0x58>
    } else {
      stat = osError;
 8006492:	f04f 33ff 	mov.w	r3, #4294967295
 8006496:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006498:	68fb      	ldr	r3, [r7, #12]
}
 800649a:	4618      	mov	r0, r3
 800649c:	3710      	adds	r7, #16
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	200002d4 	.word	0x200002d4

080064a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b092      	sub	sp, #72	; 0x48
 80064ac:	af04      	add	r7, sp, #16
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80064b4:	2300      	movs	r3, #0
 80064b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064b8:	f3ef 8305 	mrs	r3, IPSR
 80064bc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80064be:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f040 8094 	bne.w	80065ee <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064c6:	f3ef 8310 	mrs	r3, PRIMASK
 80064ca:	623b      	str	r3, [r7, #32]
  return(result);
 80064cc:	6a3b      	ldr	r3, [r7, #32]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	f040 808d 	bne.w	80065ee <osThreadNew+0x146>
 80064d4:	4b48      	ldr	r3, [pc, #288]	; (80065f8 <osThreadNew+0x150>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	2b02      	cmp	r3, #2
 80064da:	d106      	bne.n	80064ea <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80064dc:	f3ef 8311 	mrs	r3, BASEPRI
 80064e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f040 8082 	bne.w	80065ee <osThreadNew+0x146>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d07e      	beq.n	80065ee <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80064f0:	2380      	movs	r3, #128	; 0x80
 80064f2:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80064f4:	2318      	movs	r3, #24
 80064f6:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 80064f8:	2300      	movs	r3, #0
 80064fa:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80064fc:	f107 031b 	add.w	r3, r7, #27
 8006500:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8006502:	f04f 33ff 	mov.w	r3, #4294967295
 8006506:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d045      	beq.n	800659a <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d002      	beq.n	800651c <osThreadNew+0x74>
        name = attr->name;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d002      	beq.n	800652a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	699b      	ldr	r3, [r3, #24]
 8006528:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800652a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652c:	2b00      	cmp	r3, #0
 800652e:	d008      	beq.n	8006542 <osThreadNew+0x9a>
 8006530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006532:	2b38      	cmp	r3, #56	; 0x38
 8006534:	d805      	bhi.n	8006542 <osThreadNew+0x9a>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	f003 0301 	and.w	r3, r3, #1
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <osThreadNew+0x9e>
        return (NULL);
 8006542:	2300      	movs	r3, #0
 8006544:	e054      	b.n	80065f0 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	695b      	ldr	r3, [r3, #20]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d003      	beq.n	8006556 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	089b      	lsrs	r3, r3, #2
 8006554:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00e      	beq.n	800657c <osThreadNew+0xd4>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	2b5b      	cmp	r3, #91	; 0x5b
 8006564:	d90a      	bls.n	800657c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800656a:	2b00      	cmp	r3, #0
 800656c:	d006      	beq.n	800657c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d002      	beq.n	800657c <osThreadNew+0xd4>
        mem = 1;
 8006576:	2301      	movs	r3, #1
 8006578:	62bb      	str	r3, [r7, #40]	; 0x28
 800657a:	e010      	b.n	800659e <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d10c      	bne.n	800659e <osThreadNew+0xf6>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d108      	bne.n	800659e <osThreadNew+0xf6>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	691b      	ldr	r3, [r3, #16]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d104      	bne.n	800659e <osThreadNew+0xf6>
          mem = 0;
 8006594:	2300      	movs	r3, #0
 8006596:	62bb      	str	r3, [r7, #40]	; 0x28
 8006598:	e001      	b.n	800659e <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800659a:	2300      	movs	r3, #0
 800659c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800659e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d110      	bne.n	80065c6 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80065ac:	9202      	str	r2, [sp, #8]
 80065ae:	9301      	str	r3, [sp, #4]
 80065b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065b2:	9300      	str	r3, [sp, #0]
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065b8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80065ba:	68f8      	ldr	r0, [r7, #12]
 80065bc:	f000 fe1a 	bl	80071f4 <xTaskCreateStatic>
 80065c0:	4603      	mov	r3, r0
 80065c2:	617b      	str	r3, [r7, #20]
 80065c4:	e013      	b.n	80065ee <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80065c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d110      	bne.n	80065ee <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80065cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	f107 0314 	add.w	r3, r7, #20
 80065d4:	9301      	str	r3, [sp, #4]
 80065d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d8:	9300      	str	r3, [sp, #0]
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f000 fe64 	bl	80072ac <xTaskCreate>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d001      	beq.n	80065ee <osThreadNew+0x146>
          hTask = NULL;
 80065ea:	2300      	movs	r3, #0
 80065ec:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80065ee:	697b      	ldr	r3, [r7, #20]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3738      	adds	r7, #56	; 0x38
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}
 80065f8:	200002d4 	.word	0x200002d4

080065fc <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b086      	sub	sp, #24
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006604:	f3ef 8305 	mrs	r3, IPSR
 8006608:	613b      	str	r3, [r7, #16]
  return(result);
 800660a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800660c:	2b00      	cmp	r3, #0
 800660e:	d10f      	bne.n	8006630 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006610:	f3ef 8310 	mrs	r3, PRIMASK
 8006614:	60fb      	str	r3, [r7, #12]
  return(result);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d109      	bne.n	8006630 <osDelay+0x34>
 800661c:	4b0d      	ldr	r3, [pc, #52]	; (8006654 <osDelay+0x58>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	2b02      	cmp	r3, #2
 8006622:	d109      	bne.n	8006638 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006624:	f3ef 8311 	mrs	r3, BASEPRI
 8006628:	60bb      	str	r3, [r7, #8]
  return(result);
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d003      	beq.n	8006638 <osDelay+0x3c>
    stat = osErrorISR;
 8006630:	f06f 0305 	mvn.w	r3, #5
 8006634:	617b      	str	r3, [r7, #20]
 8006636:	e007      	b.n	8006648 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006638:	2300      	movs	r3, #0
 800663a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d002      	beq.n	8006648 <osDelay+0x4c>
      vTaskDelay(ticks);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 ff6e 	bl	8007524 <vTaskDelay>
    }
  }

  return (stat);
 8006648:	697b      	ldr	r3, [r7, #20]
}
 800664a:	4618      	mov	r0, r3
 800664c:	3718      	adds	r7, #24
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	200002d4 	.word	0x200002d4

08006658 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006658:	b480      	push	{r7}
 800665a:	b085      	sub	sp, #20
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	4a07      	ldr	r2, [pc, #28]	; (8006684 <vApplicationGetIdleTaskMemory+0x2c>)
 8006668:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	4a06      	ldr	r2, [pc, #24]	; (8006688 <vApplicationGetIdleTaskMemory+0x30>)
 800666e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2280      	movs	r2, #128	; 0x80
 8006674:	601a      	str	r2, [r3, #0]
}
 8006676:	bf00      	nop
 8006678:	3714      	adds	r7, #20
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	200002d8 	.word	0x200002d8
 8006688:	20000334 	.word	0x20000334

0800668c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800668c:	b480      	push	{r7}
 800668e:	b085      	sub	sp, #20
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	4a07      	ldr	r2, [pc, #28]	; (80066b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800669c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	4a06      	ldr	r2, [pc, #24]	; (80066bc <vApplicationGetTimerTaskMemory+0x30>)
 80066a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80066aa:	601a      	str	r2, [r3, #0]
}
 80066ac:	bf00      	nop
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr
 80066b8:	20000534 	.word	0x20000534
 80066bc:	20000590 	.word	0x20000590

080066c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f103 0208 	add.w	r2, r3, #8
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f04f 32ff 	mov.w	r2, #4294967295
 80066d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f103 0208 	add.w	r2, r3, #8
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f103 0208 	add.w	r2, r3, #8
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800670e:	bf00      	nop
 8006710:	370c      	adds	r7, #12
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr

0800671a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800671a:	b480      	push	{r7}
 800671c:	b085      	sub	sp, #20
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
 8006722:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	689a      	ldr	r2, [r3, #8]
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	683a      	ldr	r2, [r7, #0]
 800673e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	683a      	ldr	r2, [r7, #0]
 8006744:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	1c5a      	adds	r2, r3, #1
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	601a      	str	r2, [r3, #0]
}
 8006756:	bf00      	nop
 8006758:	3714      	adds	r7, #20
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr

08006762 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006762:	b480      	push	{r7}
 8006764:	b085      	sub	sp, #20
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
 800676a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006778:	d103      	bne.n	8006782 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	60fb      	str	r3, [r7, #12]
 8006780:	e00c      	b.n	800679c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	3308      	adds	r3, #8
 8006786:	60fb      	str	r3, [r7, #12]
 8006788:	e002      	b.n	8006790 <vListInsert+0x2e>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	60fb      	str	r3, [r7, #12]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	429a      	cmp	r2, r3
 800679a:	d2f6      	bcs.n	800678a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	683a      	ldr	r2, [r7, #0]
 80067aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	683a      	ldr	r2, [r7, #0]
 80067b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	1c5a      	adds	r2, r3, #1
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	601a      	str	r2, [r3, #0]
}
 80067c8:	bf00      	nop
 80067ca:	3714      	adds	r7, #20
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80067d4:	b480      	push	{r7}
 80067d6:	b085      	sub	sp, #20
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	691b      	ldr	r3, [r3, #16]
 80067e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	6892      	ldr	r2, [r2, #8]
 80067ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	6852      	ldr	r2, [r2, #4]
 80067f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d103      	bne.n	8006808 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	689a      	ldr	r2, [r3, #8]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	1e5a      	subs	r2, r3, #1
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
}
 800681c:	4618      	mov	r0, r3
 800681e:	3714      	adds	r7, #20
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d10a      	bne.n	8006852 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800683c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006840:	f383 8811 	msr	BASEPRI, r3
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800684e:	bf00      	nop
 8006850:	e7fe      	b.n	8006850 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006852:	f002 f80f 	bl	8008874 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800685e:	68f9      	ldr	r1, [r7, #12]
 8006860:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006862:	fb01 f303 	mul.w	r3, r1, r3
 8006866:	441a      	add	r2, r3
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681a      	ldr	r2, [r3, #0]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006882:	3b01      	subs	r3, #1
 8006884:	68f9      	ldr	r1, [r7, #12]
 8006886:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006888:	fb01 f303 	mul.w	r3, r1, r3
 800688c:	441a      	add	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	22ff      	movs	r2, #255	; 0xff
 8006896:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	22ff      	movs	r2, #255	; 0xff
 800689e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d114      	bne.n	80068d2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	691b      	ldr	r3, [r3, #16]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d01a      	beq.n	80068e6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	3310      	adds	r3, #16
 80068b4:	4618      	mov	r0, r3
 80068b6:	f001 f8f7 	bl	8007aa8 <xTaskRemoveFromEventList>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d012      	beq.n	80068e6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80068c0:	4b0c      	ldr	r3, [pc, #48]	; (80068f4 <xQueueGenericReset+0xcc>)
 80068c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068c6:	601a      	str	r2, [r3, #0]
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	f3bf 8f6f 	isb	sy
 80068d0:	e009      	b.n	80068e6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	3310      	adds	r3, #16
 80068d6:	4618      	mov	r0, r3
 80068d8:	f7ff fef2 	bl	80066c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	3324      	adds	r3, #36	; 0x24
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7ff feed 	bl	80066c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80068e6:	f001 fff5 	bl	80088d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80068ea:	2301      	movs	r3, #1
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3710      	adds	r7, #16
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	e000ed04 	.word	0xe000ed04

080068f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b08e      	sub	sp, #56	; 0x38
 80068fc:	af02      	add	r7, sp, #8
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	607a      	str	r2, [r7, #4]
 8006904:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10a      	bne.n	8006922 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800690c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006910:	f383 8811 	msr	BASEPRI, r3
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800691e:	bf00      	nop
 8006920:	e7fe      	b.n	8006920 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d10a      	bne.n	800693e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800692c:	f383 8811 	msr	BASEPRI, r3
 8006930:	f3bf 8f6f 	isb	sy
 8006934:	f3bf 8f4f 	dsb	sy
 8006938:	627b      	str	r3, [r7, #36]	; 0x24
}
 800693a:	bf00      	nop
 800693c:	e7fe      	b.n	800693c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d002      	beq.n	800694a <xQueueGenericCreateStatic+0x52>
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d001      	beq.n	800694e <xQueueGenericCreateStatic+0x56>
 800694a:	2301      	movs	r3, #1
 800694c:	e000      	b.n	8006950 <xQueueGenericCreateStatic+0x58>
 800694e:	2300      	movs	r3, #0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10a      	bne.n	800696a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006958:	f383 8811 	msr	BASEPRI, r3
 800695c:	f3bf 8f6f 	isb	sy
 8006960:	f3bf 8f4f 	dsb	sy
 8006964:	623b      	str	r3, [r7, #32]
}
 8006966:	bf00      	nop
 8006968:	e7fe      	b.n	8006968 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d102      	bne.n	8006976 <xQueueGenericCreateStatic+0x7e>
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d101      	bne.n	800697a <xQueueGenericCreateStatic+0x82>
 8006976:	2301      	movs	r3, #1
 8006978:	e000      	b.n	800697c <xQueueGenericCreateStatic+0x84>
 800697a:	2300      	movs	r3, #0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d10a      	bne.n	8006996 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006984:	f383 8811 	msr	BASEPRI, r3
 8006988:	f3bf 8f6f 	isb	sy
 800698c:	f3bf 8f4f 	dsb	sy
 8006990:	61fb      	str	r3, [r7, #28]
}
 8006992:	bf00      	nop
 8006994:	e7fe      	b.n	8006994 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006996:	2350      	movs	r3, #80	; 0x50
 8006998:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	2b50      	cmp	r3, #80	; 0x50
 800699e:	d00a      	beq.n	80069b6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80069a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a4:	f383 8811 	msr	BASEPRI, r3
 80069a8:	f3bf 8f6f 	isb	sy
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	61bb      	str	r3, [r7, #24]
}
 80069b2:	bf00      	nop
 80069b4:	e7fe      	b.n	80069b4 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80069ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00d      	beq.n	80069dc <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80069c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80069c8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80069cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	4613      	mov	r3, r2
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	68b9      	ldr	r1, [r7, #8]
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f000 f805 	bl	80069e6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80069dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80069de:	4618      	mov	r0, r3
 80069e0:	3730      	adds	r7, #48	; 0x30
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b084      	sub	sp, #16
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	607a      	str	r2, [r7, #4]
 80069f2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d103      	bne.n	8006a02 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	69ba      	ldr	r2, [r7, #24]
 80069fe:	601a      	str	r2, [r3, #0]
 8006a00:	e002      	b.n	8006a08 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006a14:	2101      	movs	r1, #1
 8006a16:	69b8      	ldr	r0, [r7, #24]
 8006a18:	f7ff ff06 	bl	8006828 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	78fa      	ldrb	r2, [r7, #3]
 8006a20:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006a24:	bf00      	nop
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b08e      	sub	sp, #56	; 0x38
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]
 8006a38:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10a      	bne.n	8006a5e <xQueueGenericSend+0x32>
	__asm volatile
 8006a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006a5a:	bf00      	nop
 8006a5c:	e7fe      	b.n	8006a5c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d103      	bne.n	8006a6c <xQueueGenericSend+0x40>
 8006a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d101      	bne.n	8006a70 <xQueueGenericSend+0x44>
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e000      	b.n	8006a72 <xQueueGenericSend+0x46>
 8006a70:	2300      	movs	r3, #0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d10a      	bne.n	8006a8c <xQueueGenericSend+0x60>
	__asm volatile
 8006a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a88:	bf00      	nop
 8006a8a:	e7fe      	b.n	8006a8a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d103      	bne.n	8006a9a <xQueueGenericSend+0x6e>
 8006a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d101      	bne.n	8006a9e <xQueueGenericSend+0x72>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e000      	b.n	8006aa0 <xQueueGenericSend+0x74>
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10a      	bne.n	8006aba <xQueueGenericSend+0x8e>
	__asm volatile
 8006aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	623b      	str	r3, [r7, #32]
}
 8006ab6:	bf00      	nop
 8006ab8:	e7fe      	b.n	8006ab8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006aba:	f001 f9b9 	bl	8007e30 <xTaskGetSchedulerState>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d102      	bne.n	8006aca <xQueueGenericSend+0x9e>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d101      	bne.n	8006ace <xQueueGenericSend+0xa2>
 8006aca:	2301      	movs	r3, #1
 8006acc:	e000      	b.n	8006ad0 <xQueueGenericSend+0xa4>
 8006ace:	2300      	movs	r3, #0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d10a      	bne.n	8006aea <xQueueGenericSend+0xbe>
	__asm volatile
 8006ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad8:	f383 8811 	msr	BASEPRI, r3
 8006adc:	f3bf 8f6f 	isb	sy
 8006ae0:	f3bf 8f4f 	dsb	sy
 8006ae4:	61fb      	str	r3, [r7, #28]
}
 8006ae6:	bf00      	nop
 8006ae8:	e7fe      	b.n	8006ae8 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006aea:	f001 fec3 	bl	8008874 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d302      	bcc.n	8006b00 <xQueueGenericSend+0xd4>
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d129      	bne.n	8006b54 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006b00:	683a      	ldr	r2, [r7, #0]
 8006b02:	68b9      	ldr	r1, [r7, #8]
 8006b04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b06:	f000 fa07 	bl	8006f18 <prvCopyDataToQueue>
 8006b0a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d010      	beq.n	8006b36 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b16:	3324      	adds	r3, #36	; 0x24
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 ffc5 	bl	8007aa8 <xTaskRemoveFromEventList>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d013      	beq.n	8006b4c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b24:	4b3f      	ldr	r3, [pc, #252]	; (8006c24 <xQueueGenericSend+0x1f8>)
 8006b26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b2a:	601a      	str	r2, [r3, #0]
 8006b2c:	f3bf 8f4f 	dsb	sy
 8006b30:	f3bf 8f6f 	isb	sy
 8006b34:	e00a      	b.n	8006b4c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d007      	beq.n	8006b4c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006b3c:	4b39      	ldr	r3, [pc, #228]	; (8006c24 <xQueueGenericSend+0x1f8>)
 8006b3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b42:	601a      	str	r2, [r3, #0]
 8006b44:	f3bf 8f4f 	dsb	sy
 8006b48:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006b4c:	f001 fec2 	bl	80088d4 <vPortExitCritical>
				return pdPASS;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e063      	b.n	8006c1c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d103      	bne.n	8006b62 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006b5a:	f001 febb 	bl	80088d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	e05c      	b.n	8006c1c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d106      	bne.n	8006b76 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b68:	f107 0314 	add.w	r3, r7, #20
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f000 ffff 	bl	8007b70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b72:	2301      	movs	r3, #1
 8006b74:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b76:	f001 fead 	bl	80088d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b7a:	f000 fd6d 	bl	8007658 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b7e:	f001 fe79 	bl	8008874 <vPortEnterCritical>
 8006b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b88:	b25b      	sxtb	r3, r3
 8006b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b8e:	d103      	bne.n	8006b98 <xQueueGenericSend+0x16c>
 8006b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b92:	2200      	movs	r2, #0
 8006b94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b9e:	b25b      	sxtb	r3, r3
 8006ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba4:	d103      	bne.n	8006bae <xQueueGenericSend+0x182>
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006bae:	f001 fe91 	bl	80088d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006bb2:	1d3a      	adds	r2, r7, #4
 8006bb4:	f107 0314 	add.w	r3, r7, #20
 8006bb8:	4611      	mov	r1, r2
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f000 ffee 	bl	8007b9c <xTaskCheckForTimeOut>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d124      	bne.n	8006c10 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006bc6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006bc8:	f000 fa9e 	bl	8007108 <prvIsQueueFull>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d018      	beq.n	8006c04 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd4:	3310      	adds	r3, #16
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	4611      	mov	r1, r2
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f000 ff14 	bl	8007a08 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006be0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006be2:	f000 fa29 	bl	8007038 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006be6:	f000 fd45 	bl	8007674 <xTaskResumeAll>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f47f af7c 	bne.w	8006aea <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006bf2:	4b0c      	ldr	r3, [pc, #48]	; (8006c24 <xQueueGenericSend+0x1f8>)
 8006bf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bf8:	601a      	str	r2, [r3, #0]
 8006bfa:	f3bf 8f4f 	dsb	sy
 8006bfe:	f3bf 8f6f 	isb	sy
 8006c02:	e772      	b.n	8006aea <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006c04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c06:	f000 fa17 	bl	8007038 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c0a:	f000 fd33 	bl	8007674 <xTaskResumeAll>
 8006c0e:	e76c      	b.n	8006aea <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006c10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c12:	f000 fa11 	bl	8007038 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c16:	f000 fd2d 	bl	8007674 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006c1a:	2300      	movs	r3, #0
		}
	}
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3738      	adds	r7, #56	; 0x38
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	e000ed04 	.word	0xe000ed04

08006c28 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b08e      	sub	sp, #56	; 0x38
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	607a      	str	r2, [r7, #4]
 8006c34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10a      	bne.n	8006c56 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c44:	f383 8811 	msr	BASEPRI, r3
 8006c48:	f3bf 8f6f 	isb	sy
 8006c4c:	f3bf 8f4f 	dsb	sy
 8006c50:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006c52:	bf00      	nop
 8006c54:	e7fe      	b.n	8006c54 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d103      	bne.n	8006c64 <xQueueGenericSendFromISR+0x3c>
 8006c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <xQueueGenericSendFromISR+0x40>
 8006c64:	2301      	movs	r3, #1
 8006c66:	e000      	b.n	8006c6a <xQueueGenericSendFromISR+0x42>
 8006c68:	2300      	movs	r3, #0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10a      	bne.n	8006c84 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c72:	f383 8811 	msr	BASEPRI, r3
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	623b      	str	r3, [r7, #32]
}
 8006c80:	bf00      	nop
 8006c82:	e7fe      	b.n	8006c82 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	d103      	bne.n	8006c92 <xQueueGenericSendFromISR+0x6a>
 8006c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d101      	bne.n	8006c96 <xQueueGenericSendFromISR+0x6e>
 8006c92:	2301      	movs	r3, #1
 8006c94:	e000      	b.n	8006c98 <xQueueGenericSendFromISR+0x70>
 8006c96:	2300      	movs	r3, #0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d10a      	bne.n	8006cb2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ca0:	f383 8811 	msr	BASEPRI, r3
 8006ca4:	f3bf 8f6f 	isb	sy
 8006ca8:	f3bf 8f4f 	dsb	sy
 8006cac:	61fb      	str	r3, [r7, #28]
}
 8006cae:	bf00      	nop
 8006cb0:	e7fe      	b.n	8006cb0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006cb2:	f001 fec1 	bl	8008a38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006cb6:	f3ef 8211 	mrs	r2, BASEPRI
 8006cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cbe:	f383 8811 	msr	BASEPRI, r3
 8006cc2:	f3bf 8f6f 	isb	sy
 8006cc6:	f3bf 8f4f 	dsb	sy
 8006cca:	61ba      	str	r2, [r7, #24]
 8006ccc:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006cce:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d302      	bcc.n	8006ce4 <xQueueGenericSendFromISR+0xbc>
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	2b02      	cmp	r3, #2
 8006ce2:	d12c      	bne.n	8006d3e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ce6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006cea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006cee:	683a      	ldr	r2, [r7, #0]
 8006cf0:	68b9      	ldr	r1, [r7, #8]
 8006cf2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006cf4:	f000 f910 	bl	8006f18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006cf8:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d00:	d112      	bne.n	8006d28 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d016      	beq.n	8006d38 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d0c:	3324      	adds	r3, #36	; 0x24
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f000 feca 	bl	8007aa8 <xTaskRemoveFromEventList>
 8006d14:	4603      	mov	r3, r0
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00e      	beq.n	8006d38 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00b      	beq.n	8006d38 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	e007      	b.n	8006d38 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006d28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	b25a      	sxtb	r2, r3
 8006d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006d3c:	e001      	b.n	8006d42 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	637b      	str	r3, [r7, #52]	; 0x34
 8006d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d44:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006d4c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006d4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3738      	adds	r7, #56	; 0x38
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b08c      	sub	sp, #48	; 0x30
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006d64:	2300      	movs	r3, #0
 8006d66:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d10a      	bne.n	8006d88 <xQueueReceive+0x30>
	__asm volatile
 8006d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d76:	f383 8811 	msr	BASEPRI, r3
 8006d7a:	f3bf 8f6f 	isb	sy
 8006d7e:	f3bf 8f4f 	dsb	sy
 8006d82:	623b      	str	r3, [r7, #32]
}
 8006d84:	bf00      	nop
 8006d86:	e7fe      	b.n	8006d86 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d103      	bne.n	8006d96 <xQueueReceive+0x3e>
 8006d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d101      	bne.n	8006d9a <xQueueReceive+0x42>
 8006d96:	2301      	movs	r3, #1
 8006d98:	e000      	b.n	8006d9c <xQueueReceive+0x44>
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d10a      	bne.n	8006db6 <xQueueReceive+0x5e>
	__asm volatile
 8006da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006da4:	f383 8811 	msr	BASEPRI, r3
 8006da8:	f3bf 8f6f 	isb	sy
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	61fb      	str	r3, [r7, #28]
}
 8006db2:	bf00      	nop
 8006db4:	e7fe      	b.n	8006db4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006db6:	f001 f83b 	bl	8007e30 <xTaskGetSchedulerState>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d102      	bne.n	8006dc6 <xQueueReceive+0x6e>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d101      	bne.n	8006dca <xQueueReceive+0x72>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e000      	b.n	8006dcc <xQueueReceive+0x74>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d10a      	bne.n	8006de6 <xQueueReceive+0x8e>
	__asm volatile
 8006dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd4:	f383 8811 	msr	BASEPRI, r3
 8006dd8:	f3bf 8f6f 	isb	sy
 8006ddc:	f3bf 8f4f 	dsb	sy
 8006de0:	61bb      	str	r3, [r7, #24]
}
 8006de2:	bf00      	nop
 8006de4:	e7fe      	b.n	8006de4 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006de6:	f001 fd45 	bl	8008874 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dee:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d01f      	beq.n	8006e36 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006df6:	68b9      	ldr	r1, [r7, #8]
 8006df8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dfa:	f000 f8f7 	bl	8006fec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e00:	1e5a      	subs	r2, r3, #1
 8006e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e04:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00f      	beq.n	8006e2e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e10:	3310      	adds	r3, #16
 8006e12:	4618      	mov	r0, r3
 8006e14:	f000 fe48 	bl	8007aa8 <xTaskRemoveFromEventList>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d007      	beq.n	8006e2e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006e1e:	4b3d      	ldr	r3, [pc, #244]	; (8006f14 <xQueueReceive+0x1bc>)
 8006e20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e24:	601a      	str	r2, [r3, #0]
 8006e26:	f3bf 8f4f 	dsb	sy
 8006e2a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006e2e:	f001 fd51 	bl	80088d4 <vPortExitCritical>
				return pdPASS;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e069      	b.n	8006f0a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d103      	bne.n	8006e44 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006e3c:	f001 fd4a 	bl	80088d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006e40:	2300      	movs	r3, #0
 8006e42:	e062      	b.n	8006f0a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d106      	bne.n	8006e58 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006e4a:	f107 0310 	add.w	r3, r7, #16
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 fe8e 	bl	8007b70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e54:	2301      	movs	r3, #1
 8006e56:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006e58:	f001 fd3c 	bl	80088d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006e5c:	f000 fbfc 	bl	8007658 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e60:	f001 fd08 	bl	8008874 <vPortEnterCritical>
 8006e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e66:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e6a:	b25b      	sxtb	r3, r3
 8006e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e70:	d103      	bne.n	8006e7a <xQueueReceive+0x122>
 8006e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e80:	b25b      	sxtb	r3, r3
 8006e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e86:	d103      	bne.n	8006e90 <xQueueReceive+0x138>
 8006e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e90:	f001 fd20 	bl	80088d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e94:	1d3a      	adds	r2, r7, #4
 8006e96:	f107 0310 	add.w	r3, r7, #16
 8006e9a:	4611      	mov	r1, r2
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f000 fe7d 	bl	8007b9c <xTaskCheckForTimeOut>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d123      	bne.n	8006ef0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ea8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006eaa:	f000 f917 	bl	80070dc <prvIsQueueEmpty>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d017      	beq.n	8006ee4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb6:	3324      	adds	r3, #36	; 0x24
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	4611      	mov	r1, r2
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f000 fda3 	bl	8007a08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006ec2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ec4:	f000 f8b8 	bl	8007038 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006ec8:	f000 fbd4 	bl	8007674 <xTaskResumeAll>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d189      	bne.n	8006de6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006ed2:	4b10      	ldr	r3, [pc, #64]	; (8006f14 <xQueueReceive+0x1bc>)
 8006ed4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ed8:	601a      	str	r2, [r3, #0]
 8006eda:	f3bf 8f4f 	dsb	sy
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	e780      	b.n	8006de6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006ee4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ee6:	f000 f8a7 	bl	8007038 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006eea:	f000 fbc3 	bl	8007674 <xTaskResumeAll>
 8006eee:	e77a      	b.n	8006de6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006ef0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ef2:	f000 f8a1 	bl	8007038 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ef6:	f000 fbbd 	bl	8007674 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006efa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006efc:	f000 f8ee 	bl	80070dc <prvIsQueueEmpty>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	f43f af6f 	beq.w	8006de6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006f08:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3730      	adds	r7, #48	; 0x30
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	e000ed04 	.word	0xe000ed04

08006f18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b086      	sub	sp, #24
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006f24:	2300      	movs	r3, #0
 8006f26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d10d      	bne.n	8006f52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d14d      	bne.n	8006fda <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f000 ff92 	bl	8007e6c <xTaskPriorityDisinherit>
 8006f48:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	605a      	str	r2, [r3, #4]
 8006f50:	e043      	b.n	8006fda <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d119      	bne.n	8006f8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6898      	ldr	r0, [r3, #8]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f60:	461a      	mov	r2, r3
 8006f62:	68b9      	ldr	r1, [r7, #8]
 8006f64:	f001 ffa6 	bl	8008eb4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	689a      	ldr	r2, [r3, #8]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f70:	441a      	add	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	689a      	ldr	r2, [r3, #8]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d32b      	bcc.n	8006fda <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	609a      	str	r2, [r3, #8]
 8006f8a:	e026      	b.n	8006fda <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	68d8      	ldr	r0, [r3, #12]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f94:	461a      	mov	r2, r3
 8006f96:	68b9      	ldr	r1, [r7, #8]
 8006f98:	f001 ff8c 	bl	8008eb4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	68da      	ldr	r2, [r3, #12]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa4:	425b      	negs	r3, r3
 8006fa6:	441a      	add	r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	68da      	ldr	r2, [r3, #12]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d207      	bcs.n	8006fc8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	685a      	ldr	r2, [r3, #4]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc0:	425b      	negs	r3, r3
 8006fc2:	441a      	add	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b02      	cmp	r3, #2
 8006fcc:	d105      	bne.n	8006fda <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	1c5a      	adds	r2, r3, #1
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006fe2:	697b      	ldr	r3, [r7, #20]
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3718      	adds	r7, #24
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d018      	beq.n	8007030 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	68da      	ldr	r2, [r3, #12]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007006:	441a      	add	r2, r3
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	68da      	ldr	r2, [r3, #12]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	429a      	cmp	r2, r3
 8007016:	d303      	bcc.n	8007020 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	68d9      	ldr	r1, [r3, #12]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007028:	461a      	mov	r2, r3
 800702a:	6838      	ldr	r0, [r7, #0]
 800702c:	f001 ff42 	bl	8008eb4 <memcpy>
	}
}
 8007030:	bf00      	nop
 8007032:	3708      	adds	r7, #8
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007040:	f001 fc18 	bl	8008874 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800704a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800704c:	e011      	b.n	8007072 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007052:	2b00      	cmp	r3, #0
 8007054:	d012      	beq.n	800707c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	3324      	adds	r3, #36	; 0x24
 800705a:	4618      	mov	r0, r3
 800705c:	f000 fd24 	bl	8007aa8 <xTaskRemoveFromEventList>
 8007060:	4603      	mov	r3, r0
 8007062:	2b00      	cmp	r3, #0
 8007064:	d001      	beq.n	800706a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007066:	f000 fdfb 	bl	8007c60 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800706a:	7bfb      	ldrb	r3, [r7, #15]
 800706c:	3b01      	subs	r3, #1
 800706e:	b2db      	uxtb	r3, r3
 8007070:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007076:	2b00      	cmp	r3, #0
 8007078:	dce9      	bgt.n	800704e <prvUnlockQueue+0x16>
 800707a:	e000      	b.n	800707e <prvUnlockQueue+0x46>
					break;
 800707c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	22ff      	movs	r2, #255	; 0xff
 8007082:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007086:	f001 fc25 	bl	80088d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800708a:	f001 fbf3 	bl	8008874 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007094:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007096:	e011      	b.n	80070bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	691b      	ldr	r3, [r3, #16]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d012      	beq.n	80070c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	3310      	adds	r3, #16
 80070a4:	4618      	mov	r0, r3
 80070a6:	f000 fcff 	bl	8007aa8 <xTaskRemoveFromEventList>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d001      	beq.n	80070b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80070b0:	f000 fdd6 	bl	8007c60 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80070b4:	7bbb      	ldrb	r3, [r7, #14]
 80070b6:	3b01      	subs	r3, #1
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80070bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	dce9      	bgt.n	8007098 <prvUnlockQueue+0x60>
 80070c4:	e000      	b.n	80070c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80070c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	22ff      	movs	r2, #255	; 0xff
 80070cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80070d0:	f001 fc00 	bl	80088d4 <vPortExitCritical>
}
 80070d4:	bf00      	nop
 80070d6:	3710      	adds	r7, #16
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80070e4:	f001 fbc6 	bl	8008874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d102      	bne.n	80070f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80070f0:	2301      	movs	r3, #1
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	e001      	b.n	80070fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80070f6:	2300      	movs	r3, #0
 80070f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80070fa:	f001 fbeb 	bl	80088d4 <vPortExitCritical>

	return xReturn;
 80070fe:	68fb      	ldr	r3, [r7, #12]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3710      	adds	r7, #16
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007110:	f001 fbb0 	bl	8008874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800711c:	429a      	cmp	r2, r3
 800711e:	d102      	bne.n	8007126 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007120:	2301      	movs	r3, #1
 8007122:	60fb      	str	r3, [r7, #12]
 8007124:	e001      	b.n	800712a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007126:	2300      	movs	r3, #0
 8007128:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800712a:	f001 fbd3 	bl	80088d4 <vPortExitCritical>

	return xReturn;
 800712e:	68fb      	ldr	r3, [r7, #12]
}
 8007130:	4618      	mov	r0, r3
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007138:	b480      	push	{r7}
 800713a:	b085      	sub	sp, #20
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007142:	2300      	movs	r3, #0
 8007144:	60fb      	str	r3, [r7, #12]
 8007146:	e014      	b.n	8007172 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007148:	4a0f      	ldr	r2, [pc, #60]	; (8007188 <vQueueAddToRegistry+0x50>)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d10b      	bne.n	800716c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007154:	490c      	ldr	r1, [pc, #48]	; (8007188 <vQueueAddToRegistry+0x50>)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800715e:	4a0a      	ldr	r2, [pc, #40]	; (8007188 <vQueueAddToRegistry+0x50>)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	00db      	lsls	r3, r3, #3
 8007164:	4413      	add	r3, r2
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800716a:	e006      	b.n	800717a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	3301      	adds	r3, #1
 8007170:	60fb      	str	r3, [r7, #12]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2b07      	cmp	r3, #7
 8007176:	d9e7      	bls.n	8007148 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007178:	bf00      	nop
 800717a:	bf00      	nop
 800717c:	3714      	adds	r7, #20
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop
 8007188:	20000990 	.word	0x20000990

0800718c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800718c:	b580      	push	{r7, lr}
 800718e:	b086      	sub	sp, #24
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800719c:	f001 fb6a 	bl	8008874 <vPortEnterCritical>
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071a6:	b25b      	sxtb	r3, r3
 80071a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ac:	d103      	bne.n	80071b6 <vQueueWaitForMessageRestricted+0x2a>
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071bc:	b25b      	sxtb	r3, r3
 80071be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c2:	d103      	bne.n	80071cc <vQueueWaitForMessageRestricted+0x40>
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071cc:	f001 fb82 	bl	80088d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d106      	bne.n	80071e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	3324      	adds	r3, #36	; 0x24
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	68b9      	ldr	r1, [r7, #8]
 80071e0:	4618      	mov	r0, r3
 80071e2:	f000 fc35 	bl	8007a50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80071e6:	6978      	ldr	r0, [r7, #20]
 80071e8:	f7ff ff26 	bl	8007038 <prvUnlockQueue>
	}
 80071ec:	bf00      	nop
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b08e      	sub	sp, #56	; 0x38
 80071f8:	af04      	add	r7, sp, #16
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	60b9      	str	r1, [r7, #8]
 80071fe:	607a      	str	r2, [r7, #4]
 8007200:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10a      	bne.n	800721e <xTaskCreateStatic+0x2a>
	__asm volatile
 8007208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800720c:	f383 8811 	msr	BASEPRI, r3
 8007210:	f3bf 8f6f 	isb	sy
 8007214:	f3bf 8f4f 	dsb	sy
 8007218:	623b      	str	r3, [r7, #32]
}
 800721a:	bf00      	nop
 800721c:	e7fe      	b.n	800721c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800721e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007220:	2b00      	cmp	r3, #0
 8007222:	d10a      	bne.n	800723a <xTaskCreateStatic+0x46>
	__asm volatile
 8007224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007228:	f383 8811 	msr	BASEPRI, r3
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f3bf 8f4f 	dsb	sy
 8007234:	61fb      	str	r3, [r7, #28]
}
 8007236:	bf00      	nop
 8007238:	e7fe      	b.n	8007238 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800723a:	235c      	movs	r3, #92	; 0x5c
 800723c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	2b5c      	cmp	r3, #92	; 0x5c
 8007242:	d00a      	beq.n	800725a <xTaskCreateStatic+0x66>
	__asm volatile
 8007244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007248:	f383 8811 	msr	BASEPRI, r3
 800724c:	f3bf 8f6f 	isb	sy
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	61bb      	str	r3, [r7, #24]
}
 8007256:	bf00      	nop
 8007258:	e7fe      	b.n	8007258 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800725a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800725c:	2b00      	cmp	r3, #0
 800725e:	d01e      	beq.n	800729e <xTaskCreateStatic+0xaa>
 8007260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007262:	2b00      	cmp	r3, #0
 8007264:	d01b      	beq.n	800729e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007268:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800726a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800726e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007272:	2202      	movs	r2, #2
 8007274:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007278:	2300      	movs	r3, #0
 800727a:	9303      	str	r3, [sp, #12]
 800727c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727e:	9302      	str	r3, [sp, #8]
 8007280:	f107 0314 	add.w	r3, r7, #20
 8007284:	9301      	str	r3, [sp, #4]
 8007286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007288:	9300      	str	r3, [sp, #0]
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	68b9      	ldr	r1, [r7, #8]
 8007290:	68f8      	ldr	r0, [r7, #12]
 8007292:	f000 f850 	bl	8007336 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007296:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007298:	f000 f8d4 	bl	8007444 <prvAddNewTaskToReadyList>
 800729c:	e001      	b.n	80072a2 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800729e:	2300      	movs	r3, #0
 80072a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80072a2:	697b      	ldr	r3, [r7, #20]
	}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3728      	adds	r7, #40	; 0x28
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b08c      	sub	sp, #48	; 0x30
 80072b0:	af04      	add	r7, sp, #16
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	60b9      	str	r1, [r7, #8]
 80072b6:	603b      	str	r3, [r7, #0]
 80072b8:	4613      	mov	r3, r2
 80072ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072bc:	88fb      	ldrh	r3, [r7, #6]
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	4618      	mov	r0, r3
 80072c2:	f001 fbf9 	bl	8008ab8 <pvPortMalloc>
 80072c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d00e      	beq.n	80072ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80072ce:	205c      	movs	r0, #92	; 0x5c
 80072d0:	f001 fbf2 	bl	8008ab8 <pvPortMalloc>
 80072d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80072d6:	69fb      	ldr	r3, [r7, #28]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d003      	beq.n	80072e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	697a      	ldr	r2, [r7, #20]
 80072e0:	631a      	str	r2, [r3, #48]	; 0x30
 80072e2:	e005      	b.n	80072f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80072e4:	6978      	ldr	r0, [r7, #20]
 80072e6:	f001 fcab 	bl	8008c40 <vPortFree>
 80072ea:	e001      	b.n	80072f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80072ec:	2300      	movs	r3, #0
 80072ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d017      	beq.n	8007326 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80072fe:	88fa      	ldrh	r2, [r7, #6]
 8007300:	2300      	movs	r3, #0
 8007302:	9303      	str	r3, [sp, #12]
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	9302      	str	r3, [sp, #8]
 8007308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800730a:	9301      	str	r3, [sp, #4]
 800730c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800730e:	9300      	str	r3, [sp, #0]
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	68b9      	ldr	r1, [r7, #8]
 8007314:	68f8      	ldr	r0, [r7, #12]
 8007316:	f000 f80e 	bl	8007336 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800731a:	69f8      	ldr	r0, [r7, #28]
 800731c:	f000 f892 	bl	8007444 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007320:	2301      	movs	r3, #1
 8007322:	61bb      	str	r3, [r7, #24]
 8007324:	e002      	b.n	800732c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007326:	f04f 33ff 	mov.w	r3, #4294967295
 800732a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800732c:	69bb      	ldr	r3, [r7, #24]
	}
 800732e:	4618      	mov	r0, r3
 8007330:	3720      	adds	r7, #32
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}

08007336 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007336:	b580      	push	{r7, lr}
 8007338:	b088      	sub	sp, #32
 800733a:	af00      	add	r7, sp, #0
 800733c:	60f8      	str	r0, [r7, #12]
 800733e:	60b9      	str	r1, [r7, #8]
 8007340:	607a      	str	r2, [r7, #4]
 8007342:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007346:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	461a      	mov	r2, r3
 800734e:	21a5      	movs	r1, #165	; 0xa5
 8007350:	f001 fdbe 	bl	8008ed0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007356:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800735e:	3b01      	subs	r3, #1
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	4413      	add	r3, r2
 8007364:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	f023 0307 	bic.w	r3, r3, #7
 800736c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800736e:	69bb      	ldr	r3, [r7, #24]
 8007370:	f003 0307 	and.w	r3, r3, #7
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00a      	beq.n	800738e <prvInitialiseNewTask+0x58>
	__asm volatile
 8007378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800737c:	f383 8811 	msr	BASEPRI, r3
 8007380:	f3bf 8f6f 	isb	sy
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	617b      	str	r3, [r7, #20]
}
 800738a:	bf00      	nop
 800738c:	e7fe      	b.n	800738c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800738e:	2300      	movs	r3, #0
 8007390:	61fb      	str	r3, [r7, #28]
 8007392:	e012      	b.n	80073ba <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007394:	68ba      	ldr	r2, [r7, #8]
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	4413      	add	r3, r2
 800739a:	7819      	ldrb	r1, [r3, #0]
 800739c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800739e:	69fb      	ldr	r3, [r7, #28]
 80073a0:	4413      	add	r3, r2
 80073a2:	3334      	adds	r3, #52	; 0x34
 80073a4:	460a      	mov	r2, r1
 80073a6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80073a8:	68ba      	ldr	r2, [r7, #8]
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	4413      	add	r3, r2
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d006      	beq.n	80073c2 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073b4:	69fb      	ldr	r3, [r7, #28]
 80073b6:	3301      	adds	r3, #1
 80073b8:	61fb      	str	r3, [r7, #28]
 80073ba:	69fb      	ldr	r3, [r7, #28]
 80073bc:	2b0f      	cmp	r3, #15
 80073be:	d9e9      	bls.n	8007394 <prvInitialiseNewTask+0x5e>
 80073c0:	e000      	b.n	80073c4 <prvInitialiseNewTask+0x8e>
		{
			break;
 80073c2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80073c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c6:	2200      	movs	r2, #0
 80073c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80073cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ce:	2b37      	cmp	r3, #55	; 0x37
 80073d0:	d901      	bls.n	80073d6 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80073d2:	2337      	movs	r3, #55	; 0x37
 80073d4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80073d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073da:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80073dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073e0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80073e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e4:	2200      	movs	r2, #0
 80073e6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80073e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ea:	3304      	adds	r3, #4
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7ff f987 	bl	8006700 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80073f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f4:	3318      	adds	r3, #24
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7ff f982 	bl	8006700 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80073fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007400:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007404:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800740c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007410:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007414:	2200      	movs	r2, #0
 8007416:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007420:	683a      	ldr	r2, [r7, #0]
 8007422:	68f9      	ldr	r1, [r7, #12]
 8007424:	69b8      	ldr	r0, [r7, #24]
 8007426:	f001 f8f5 	bl	8008614 <pxPortInitialiseStack>
 800742a:	4602      	mov	r2, r0
 800742c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007432:	2b00      	cmp	r3, #0
 8007434:	d002      	beq.n	800743c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007438:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800743a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800743c:	bf00      	nop
 800743e:	3720      	adds	r7, #32
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800744c:	f001 fa12 	bl	8008874 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007450:	4b2d      	ldr	r3, [pc, #180]	; (8007508 <prvAddNewTaskToReadyList+0xc4>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3301      	adds	r3, #1
 8007456:	4a2c      	ldr	r2, [pc, #176]	; (8007508 <prvAddNewTaskToReadyList+0xc4>)
 8007458:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800745a:	4b2c      	ldr	r3, [pc, #176]	; (800750c <prvAddNewTaskToReadyList+0xc8>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d109      	bne.n	8007476 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007462:	4a2a      	ldr	r2, [pc, #168]	; (800750c <prvAddNewTaskToReadyList+0xc8>)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007468:	4b27      	ldr	r3, [pc, #156]	; (8007508 <prvAddNewTaskToReadyList+0xc4>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	2b01      	cmp	r3, #1
 800746e:	d110      	bne.n	8007492 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007470:	f000 fc1a 	bl	8007ca8 <prvInitialiseTaskLists>
 8007474:	e00d      	b.n	8007492 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007476:	4b26      	ldr	r3, [pc, #152]	; (8007510 <prvAddNewTaskToReadyList+0xcc>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d109      	bne.n	8007492 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800747e:	4b23      	ldr	r3, [pc, #140]	; (800750c <prvAddNewTaskToReadyList+0xc8>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007488:	429a      	cmp	r2, r3
 800748a:	d802      	bhi.n	8007492 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800748c:	4a1f      	ldr	r2, [pc, #124]	; (800750c <prvAddNewTaskToReadyList+0xc8>)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007492:	4b20      	ldr	r3, [pc, #128]	; (8007514 <prvAddNewTaskToReadyList+0xd0>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	3301      	adds	r3, #1
 8007498:	4a1e      	ldr	r2, [pc, #120]	; (8007514 <prvAddNewTaskToReadyList+0xd0>)
 800749a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800749c:	4b1d      	ldr	r3, [pc, #116]	; (8007514 <prvAddNewTaskToReadyList+0xd0>)
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a8:	4b1b      	ldr	r3, [pc, #108]	; (8007518 <prvAddNewTaskToReadyList+0xd4>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d903      	bls.n	80074b8 <prvAddNewTaskToReadyList+0x74>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b4:	4a18      	ldr	r2, [pc, #96]	; (8007518 <prvAddNewTaskToReadyList+0xd4>)
 80074b6:	6013      	str	r3, [r2, #0]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074bc:	4613      	mov	r3, r2
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	4413      	add	r3, r2
 80074c2:	009b      	lsls	r3, r3, #2
 80074c4:	4a15      	ldr	r2, [pc, #84]	; (800751c <prvAddNewTaskToReadyList+0xd8>)
 80074c6:	441a      	add	r2, r3
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	3304      	adds	r3, #4
 80074cc:	4619      	mov	r1, r3
 80074ce:	4610      	mov	r0, r2
 80074d0:	f7ff f923 	bl	800671a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80074d4:	f001 f9fe 	bl	80088d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80074d8:	4b0d      	ldr	r3, [pc, #52]	; (8007510 <prvAddNewTaskToReadyList+0xcc>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00e      	beq.n	80074fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80074e0:	4b0a      	ldr	r3, [pc, #40]	; (800750c <prvAddNewTaskToReadyList+0xc8>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d207      	bcs.n	80074fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80074ee:	4b0c      	ldr	r3, [pc, #48]	; (8007520 <prvAddNewTaskToReadyList+0xdc>)
 80074f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074f4:	601a      	str	r2, [r3, #0]
 80074f6:	f3bf 8f4f 	dsb	sy
 80074fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074fe:	bf00      	nop
 8007500:	3708      	adds	r7, #8
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	20000ea4 	.word	0x20000ea4
 800750c:	200009d0 	.word	0x200009d0
 8007510:	20000eb0 	.word	0x20000eb0
 8007514:	20000ec0 	.word	0x20000ec0
 8007518:	20000eac 	.word	0x20000eac
 800751c:	200009d4 	.word	0x200009d4
 8007520:	e000ed04 	.word	0xe000ed04

08007524 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007524:	b580      	push	{r7, lr}
 8007526:	b084      	sub	sp, #16
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800752c:	2300      	movs	r3, #0
 800752e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d017      	beq.n	8007566 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007536:	4b13      	ldr	r3, [pc, #76]	; (8007584 <vTaskDelay+0x60>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00a      	beq.n	8007554 <vTaskDelay+0x30>
	__asm volatile
 800753e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007542:	f383 8811 	msr	BASEPRI, r3
 8007546:	f3bf 8f6f 	isb	sy
 800754a:	f3bf 8f4f 	dsb	sy
 800754e:	60bb      	str	r3, [r7, #8]
}
 8007550:	bf00      	nop
 8007552:	e7fe      	b.n	8007552 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007554:	f000 f880 	bl	8007658 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007558:	2100      	movs	r1, #0
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 fcf4 	bl	8007f48 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007560:	f000 f888 	bl	8007674 <xTaskResumeAll>
 8007564:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d107      	bne.n	800757c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800756c:	4b06      	ldr	r3, [pc, #24]	; (8007588 <vTaskDelay+0x64>)
 800756e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007572:	601a      	str	r2, [r3, #0]
 8007574:	f3bf 8f4f 	dsb	sy
 8007578:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800757c:	bf00      	nop
 800757e:	3710      	adds	r7, #16
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}
 8007584:	20000ecc 	.word	0x20000ecc
 8007588:	e000ed04 	.word	0xe000ed04

0800758c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b08a      	sub	sp, #40	; 0x28
 8007590:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007592:	2300      	movs	r3, #0
 8007594:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007596:	2300      	movs	r3, #0
 8007598:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800759a:	463a      	mov	r2, r7
 800759c:	1d39      	adds	r1, r7, #4
 800759e:	f107 0308 	add.w	r3, r7, #8
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7ff f858 	bl	8006658 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80075a8:	6839      	ldr	r1, [r7, #0]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	68ba      	ldr	r2, [r7, #8]
 80075ae:	9202      	str	r2, [sp, #8]
 80075b0:	9301      	str	r3, [sp, #4]
 80075b2:	2300      	movs	r3, #0
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	2300      	movs	r3, #0
 80075b8:	460a      	mov	r2, r1
 80075ba:	4921      	ldr	r1, [pc, #132]	; (8007640 <vTaskStartScheduler+0xb4>)
 80075bc:	4821      	ldr	r0, [pc, #132]	; (8007644 <vTaskStartScheduler+0xb8>)
 80075be:	f7ff fe19 	bl	80071f4 <xTaskCreateStatic>
 80075c2:	4603      	mov	r3, r0
 80075c4:	4a20      	ldr	r2, [pc, #128]	; (8007648 <vTaskStartScheduler+0xbc>)
 80075c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80075c8:	4b1f      	ldr	r3, [pc, #124]	; (8007648 <vTaskStartScheduler+0xbc>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d002      	beq.n	80075d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80075d0:	2301      	movs	r3, #1
 80075d2:	617b      	str	r3, [r7, #20]
 80075d4:	e001      	b.n	80075da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80075d6:	2300      	movs	r3, #0
 80075d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d102      	bne.n	80075e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80075e0:	f000 fd06 	bl	8007ff0 <xTimerCreateTimerTask>
 80075e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d116      	bne.n	800761a <vTaskStartScheduler+0x8e>
	__asm volatile
 80075ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f0:	f383 8811 	msr	BASEPRI, r3
 80075f4:	f3bf 8f6f 	isb	sy
 80075f8:	f3bf 8f4f 	dsb	sy
 80075fc:	613b      	str	r3, [r7, #16]
}
 80075fe:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007600:	4b12      	ldr	r3, [pc, #72]	; (800764c <vTaskStartScheduler+0xc0>)
 8007602:	f04f 32ff 	mov.w	r2, #4294967295
 8007606:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007608:	4b11      	ldr	r3, [pc, #68]	; (8007650 <vTaskStartScheduler+0xc4>)
 800760a:	2201      	movs	r2, #1
 800760c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800760e:	4b11      	ldr	r3, [pc, #68]	; (8007654 <vTaskStartScheduler+0xc8>)
 8007610:	2200      	movs	r2, #0
 8007612:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007614:	f001 f88c 	bl	8008730 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007618:	e00e      	b.n	8007638 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007620:	d10a      	bne.n	8007638 <vTaskStartScheduler+0xac>
	__asm volatile
 8007622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007626:	f383 8811 	msr	BASEPRI, r3
 800762a:	f3bf 8f6f 	isb	sy
 800762e:	f3bf 8f4f 	dsb	sy
 8007632:	60fb      	str	r3, [r7, #12]
}
 8007634:	bf00      	nop
 8007636:	e7fe      	b.n	8007636 <vTaskStartScheduler+0xaa>
}
 8007638:	bf00      	nop
 800763a:	3718      	adds	r7, #24
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}
 8007640:	08008f10 	.word	0x08008f10
 8007644:	08007c79 	.word	0x08007c79
 8007648:	20000ec8 	.word	0x20000ec8
 800764c:	20000ec4 	.word	0x20000ec4
 8007650:	20000eb0 	.word	0x20000eb0
 8007654:	20000ea8 	.word	0x20000ea8

08007658 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007658:	b480      	push	{r7}
 800765a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800765c:	4b04      	ldr	r3, [pc, #16]	; (8007670 <vTaskSuspendAll+0x18>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	3301      	adds	r3, #1
 8007662:	4a03      	ldr	r2, [pc, #12]	; (8007670 <vTaskSuspendAll+0x18>)
 8007664:	6013      	str	r3, [r2, #0]
}
 8007666:	bf00      	nop
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr
 8007670:	20000ecc 	.word	0x20000ecc

08007674 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800767a:	2300      	movs	r3, #0
 800767c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800767e:	2300      	movs	r3, #0
 8007680:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007682:	4b42      	ldr	r3, [pc, #264]	; (800778c <xTaskResumeAll+0x118>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10a      	bne.n	80076a0 <xTaskResumeAll+0x2c>
	__asm volatile
 800768a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800768e:	f383 8811 	msr	BASEPRI, r3
 8007692:	f3bf 8f6f 	isb	sy
 8007696:	f3bf 8f4f 	dsb	sy
 800769a:	603b      	str	r3, [r7, #0]
}
 800769c:	bf00      	nop
 800769e:	e7fe      	b.n	800769e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80076a0:	f001 f8e8 	bl	8008874 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80076a4:	4b39      	ldr	r3, [pc, #228]	; (800778c <xTaskResumeAll+0x118>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	3b01      	subs	r3, #1
 80076aa:	4a38      	ldr	r2, [pc, #224]	; (800778c <xTaskResumeAll+0x118>)
 80076ac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076ae:	4b37      	ldr	r3, [pc, #220]	; (800778c <xTaskResumeAll+0x118>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d162      	bne.n	800777c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80076b6:	4b36      	ldr	r3, [pc, #216]	; (8007790 <xTaskResumeAll+0x11c>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d05e      	beq.n	800777c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076be:	e02f      	b.n	8007720 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80076c0:	4b34      	ldr	r3, [pc, #208]	; (8007794 <xTaskResumeAll+0x120>)
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	68db      	ldr	r3, [r3, #12]
 80076c6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	3318      	adds	r3, #24
 80076cc:	4618      	mov	r0, r3
 80076ce:	f7ff f881 	bl	80067d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	3304      	adds	r3, #4
 80076d6:	4618      	mov	r0, r3
 80076d8:	f7ff f87c 	bl	80067d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076e0:	4b2d      	ldr	r3, [pc, #180]	; (8007798 <xTaskResumeAll+0x124>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d903      	bls.n	80076f0 <xTaskResumeAll+0x7c>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ec:	4a2a      	ldr	r2, [pc, #168]	; (8007798 <xTaskResumeAll+0x124>)
 80076ee:	6013      	str	r3, [r2, #0]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076f4:	4613      	mov	r3, r2
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	4413      	add	r3, r2
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	4a27      	ldr	r2, [pc, #156]	; (800779c <xTaskResumeAll+0x128>)
 80076fe:	441a      	add	r2, r3
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	3304      	adds	r3, #4
 8007704:	4619      	mov	r1, r3
 8007706:	4610      	mov	r0, r2
 8007708:	f7ff f807 	bl	800671a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007710:	4b23      	ldr	r3, [pc, #140]	; (80077a0 <xTaskResumeAll+0x12c>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007716:	429a      	cmp	r2, r3
 8007718:	d302      	bcc.n	8007720 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800771a:	4b22      	ldr	r3, [pc, #136]	; (80077a4 <xTaskResumeAll+0x130>)
 800771c:	2201      	movs	r2, #1
 800771e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007720:	4b1c      	ldr	r3, [pc, #112]	; (8007794 <xTaskResumeAll+0x120>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d1cb      	bne.n	80076c0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800772e:	f000 fb59 	bl	8007de4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007732:	4b1d      	ldr	r3, [pc, #116]	; (80077a8 <xTaskResumeAll+0x134>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d010      	beq.n	8007760 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800773e:	f000 f847 	bl	80077d0 <xTaskIncrementTick>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d002      	beq.n	800774e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007748:	4b16      	ldr	r3, [pc, #88]	; (80077a4 <xTaskResumeAll+0x130>)
 800774a:	2201      	movs	r2, #1
 800774c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	3b01      	subs	r3, #1
 8007752:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d1f1      	bne.n	800773e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800775a:	4b13      	ldr	r3, [pc, #76]	; (80077a8 <xTaskResumeAll+0x134>)
 800775c:	2200      	movs	r2, #0
 800775e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007760:	4b10      	ldr	r3, [pc, #64]	; (80077a4 <xTaskResumeAll+0x130>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d009      	beq.n	800777c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007768:	2301      	movs	r3, #1
 800776a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800776c:	4b0f      	ldr	r3, [pc, #60]	; (80077ac <xTaskResumeAll+0x138>)
 800776e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007772:	601a      	str	r2, [r3, #0]
 8007774:	f3bf 8f4f 	dsb	sy
 8007778:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800777c:	f001 f8aa 	bl	80088d4 <vPortExitCritical>

	return xAlreadyYielded;
 8007780:	68bb      	ldr	r3, [r7, #8]
}
 8007782:	4618      	mov	r0, r3
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	20000ecc 	.word	0x20000ecc
 8007790:	20000ea4 	.word	0x20000ea4
 8007794:	20000e64 	.word	0x20000e64
 8007798:	20000eac 	.word	0x20000eac
 800779c:	200009d4 	.word	0x200009d4
 80077a0:	200009d0 	.word	0x200009d0
 80077a4:	20000eb8 	.word	0x20000eb8
 80077a8:	20000eb4 	.word	0x20000eb4
 80077ac:	e000ed04 	.word	0xe000ed04

080077b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80077b6:	4b05      	ldr	r3, [pc, #20]	; (80077cc <xTaskGetTickCount+0x1c>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80077bc:	687b      	ldr	r3, [r7, #4]
}
 80077be:	4618      	mov	r0, r3
 80077c0:	370c      	adds	r7, #12
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop
 80077cc:	20000ea8 	.word	0x20000ea8

080077d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80077d6:	2300      	movs	r3, #0
 80077d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077da:	4b51      	ldr	r3, [pc, #324]	; (8007920 <xTaskIncrementTick+0x150>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	f040 808e 	bne.w	8007900 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80077e4:	4b4f      	ldr	r3, [pc, #316]	; (8007924 <xTaskIncrementTick+0x154>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	3301      	adds	r3, #1
 80077ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80077ec:	4a4d      	ldr	r2, [pc, #308]	; (8007924 <xTaskIncrementTick+0x154>)
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d120      	bne.n	800783a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80077f8:	4b4b      	ldr	r3, [pc, #300]	; (8007928 <xTaskIncrementTick+0x158>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d00a      	beq.n	8007818 <xTaskIncrementTick+0x48>
	__asm volatile
 8007802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007806:	f383 8811 	msr	BASEPRI, r3
 800780a:	f3bf 8f6f 	isb	sy
 800780e:	f3bf 8f4f 	dsb	sy
 8007812:	603b      	str	r3, [r7, #0]
}
 8007814:	bf00      	nop
 8007816:	e7fe      	b.n	8007816 <xTaskIncrementTick+0x46>
 8007818:	4b43      	ldr	r3, [pc, #268]	; (8007928 <xTaskIncrementTick+0x158>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	60fb      	str	r3, [r7, #12]
 800781e:	4b43      	ldr	r3, [pc, #268]	; (800792c <xTaskIncrementTick+0x15c>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a41      	ldr	r2, [pc, #260]	; (8007928 <xTaskIncrementTick+0x158>)
 8007824:	6013      	str	r3, [r2, #0]
 8007826:	4a41      	ldr	r2, [pc, #260]	; (800792c <xTaskIncrementTick+0x15c>)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6013      	str	r3, [r2, #0]
 800782c:	4b40      	ldr	r3, [pc, #256]	; (8007930 <xTaskIncrementTick+0x160>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	3301      	adds	r3, #1
 8007832:	4a3f      	ldr	r2, [pc, #252]	; (8007930 <xTaskIncrementTick+0x160>)
 8007834:	6013      	str	r3, [r2, #0]
 8007836:	f000 fad5 	bl	8007de4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800783a:	4b3e      	ldr	r3, [pc, #248]	; (8007934 <xTaskIncrementTick+0x164>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	693a      	ldr	r2, [r7, #16]
 8007840:	429a      	cmp	r2, r3
 8007842:	d34e      	bcc.n	80078e2 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007844:	4b38      	ldr	r3, [pc, #224]	; (8007928 <xTaskIncrementTick+0x158>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d101      	bne.n	8007852 <xTaskIncrementTick+0x82>
 800784e:	2301      	movs	r3, #1
 8007850:	e000      	b.n	8007854 <xTaskIncrementTick+0x84>
 8007852:	2300      	movs	r3, #0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d004      	beq.n	8007862 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007858:	4b36      	ldr	r3, [pc, #216]	; (8007934 <xTaskIncrementTick+0x164>)
 800785a:	f04f 32ff 	mov.w	r2, #4294967295
 800785e:	601a      	str	r2, [r3, #0]
					break;
 8007860:	e03f      	b.n	80078e2 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007862:	4b31      	ldr	r3, [pc, #196]	; (8007928 <xTaskIncrementTick+0x158>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007872:	693a      	ldr	r2, [r7, #16]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	429a      	cmp	r2, r3
 8007878:	d203      	bcs.n	8007882 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800787a:	4a2e      	ldr	r2, [pc, #184]	; (8007934 <xTaskIncrementTick+0x164>)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6013      	str	r3, [r2, #0]
						break;
 8007880:	e02f      	b.n	80078e2 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	3304      	adds	r3, #4
 8007886:	4618      	mov	r0, r3
 8007888:	f7fe ffa4 	bl	80067d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007890:	2b00      	cmp	r3, #0
 8007892:	d004      	beq.n	800789e <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	3318      	adds	r3, #24
 8007898:	4618      	mov	r0, r3
 800789a:	f7fe ff9b 	bl	80067d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078a2:	4b25      	ldr	r3, [pc, #148]	; (8007938 <xTaskIncrementTick+0x168>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d903      	bls.n	80078b2 <xTaskIncrementTick+0xe2>
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ae:	4a22      	ldr	r2, [pc, #136]	; (8007938 <xTaskIncrementTick+0x168>)
 80078b0:	6013      	str	r3, [r2, #0]
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078b6:	4613      	mov	r3, r2
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	4413      	add	r3, r2
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	4a1f      	ldr	r2, [pc, #124]	; (800793c <xTaskIncrementTick+0x16c>)
 80078c0:	441a      	add	r2, r3
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	3304      	adds	r3, #4
 80078c6:	4619      	mov	r1, r3
 80078c8:	4610      	mov	r0, r2
 80078ca:	f7fe ff26 	bl	800671a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d2:	4b1b      	ldr	r3, [pc, #108]	; (8007940 <xTaskIncrementTick+0x170>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d8:	429a      	cmp	r2, r3
 80078da:	d3b3      	bcc.n	8007844 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80078dc:	2301      	movs	r3, #1
 80078de:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078e0:	e7b0      	b.n	8007844 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80078e2:	4b17      	ldr	r3, [pc, #92]	; (8007940 <xTaskIncrementTick+0x170>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078e8:	4914      	ldr	r1, [pc, #80]	; (800793c <xTaskIncrementTick+0x16c>)
 80078ea:	4613      	mov	r3, r2
 80078ec:	009b      	lsls	r3, r3, #2
 80078ee:	4413      	add	r3, r2
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	440b      	add	r3, r1
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d907      	bls.n	800790a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80078fa:	2301      	movs	r3, #1
 80078fc:	617b      	str	r3, [r7, #20]
 80078fe:	e004      	b.n	800790a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007900:	4b10      	ldr	r3, [pc, #64]	; (8007944 <xTaskIncrementTick+0x174>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	3301      	adds	r3, #1
 8007906:	4a0f      	ldr	r2, [pc, #60]	; (8007944 <xTaskIncrementTick+0x174>)
 8007908:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800790a:	4b0f      	ldr	r3, [pc, #60]	; (8007948 <xTaskIncrementTick+0x178>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d001      	beq.n	8007916 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8007912:	2301      	movs	r3, #1
 8007914:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007916:	697b      	ldr	r3, [r7, #20]
}
 8007918:	4618      	mov	r0, r3
 800791a:	3718      	adds	r7, #24
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}
 8007920:	20000ecc 	.word	0x20000ecc
 8007924:	20000ea8 	.word	0x20000ea8
 8007928:	20000e5c 	.word	0x20000e5c
 800792c:	20000e60 	.word	0x20000e60
 8007930:	20000ebc 	.word	0x20000ebc
 8007934:	20000ec4 	.word	0x20000ec4
 8007938:	20000eac 	.word	0x20000eac
 800793c:	200009d4 	.word	0x200009d4
 8007940:	200009d0 	.word	0x200009d0
 8007944:	20000eb4 	.word	0x20000eb4
 8007948:	20000eb8 	.word	0x20000eb8

0800794c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800794c:	b480      	push	{r7}
 800794e:	b085      	sub	sp, #20
 8007950:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007952:	4b28      	ldr	r3, [pc, #160]	; (80079f4 <vTaskSwitchContext+0xa8>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d003      	beq.n	8007962 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800795a:	4b27      	ldr	r3, [pc, #156]	; (80079f8 <vTaskSwitchContext+0xac>)
 800795c:	2201      	movs	r2, #1
 800795e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007960:	e041      	b.n	80079e6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007962:	4b25      	ldr	r3, [pc, #148]	; (80079f8 <vTaskSwitchContext+0xac>)
 8007964:	2200      	movs	r2, #0
 8007966:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007968:	4b24      	ldr	r3, [pc, #144]	; (80079fc <vTaskSwitchContext+0xb0>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	60fb      	str	r3, [r7, #12]
 800796e:	e010      	b.n	8007992 <vTaskSwitchContext+0x46>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10a      	bne.n	800798c <vTaskSwitchContext+0x40>
	__asm volatile
 8007976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800797a:	f383 8811 	msr	BASEPRI, r3
 800797e:	f3bf 8f6f 	isb	sy
 8007982:	f3bf 8f4f 	dsb	sy
 8007986:	607b      	str	r3, [r7, #4]
}
 8007988:	bf00      	nop
 800798a:	e7fe      	b.n	800798a <vTaskSwitchContext+0x3e>
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	3b01      	subs	r3, #1
 8007990:	60fb      	str	r3, [r7, #12]
 8007992:	491b      	ldr	r1, [pc, #108]	; (8007a00 <vTaskSwitchContext+0xb4>)
 8007994:	68fa      	ldr	r2, [r7, #12]
 8007996:	4613      	mov	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4413      	add	r3, r2
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	440b      	add	r3, r1
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d0e4      	beq.n	8007970 <vTaskSwitchContext+0x24>
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	4613      	mov	r3, r2
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	4413      	add	r3, r2
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	4a13      	ldr	r2, [pc, #76]	; (8007a00 <vTaskSwitchContext+0xb4>)
 80079b2:	4413      	add	r3, r2
 80079b4:	60bb      	str	r3, [r7, #8]
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	685a      	ldr	r2, [r3, #4]
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	605a      	str	r2, [r3, #4]
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	685a      	ldr	r2, [r3, #4]
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	3308      	adds	r3, #8
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d104      	bne.n	80079d6 <vTaskSwitchContext+0x8a>
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	685a      	ldr	r2, [r3, #4]
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	605a      	str	r2, [r3, #4]
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	4a09      	ldr	r2, [pc, #36]	; (8007a04 <vTaskSwitchContext+0xb8>)
 80079de:	6013      	str	r3, [r2, #0]
 80079e0:	4a06      	ldr	r2, [pc, #24]	; (80079fc <vTaskSwitchContext+0xb0>)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6013      	str	r3, [r2, #0]
}
 80079e6:	bf00      	nop
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr
 80079f2:	bf00      	nop
 80079f4:	20000ecc 	.word	0x20000ecc
 80079f8:	20000eb8 	.word	0x20000eb8
 80079fc:	20000eac 	.word	0x20000eac
 8007a00:	200009d4 	.word	0x200009d4
 8007a04:	200009d0 	.word	0x200009d0

08007a08 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d10a      	bne.n	8007a2e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a1c:	f383 8811 	msr	BASEPRI, r3
 8007a20:	f3bf 8f6f 	isb	sy
 8007a24:	f3bf 8f4f 	dsb	sy
 8007a28:	60fb      	str	r3, [r7, #12]
}
 8007a2a:	bf00      	nop
 8007a2c:	e7fe      	b.n	8007a2c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a2e:	4b07      	ldr	r3, [pc, #28]	; (8007a4c <vTaskPlaceOnEventList+0x44>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	3318      	adds	r3, #24
 8007a34:	4619      	mov	r1, r3
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f7fe fe93 	bl	8006762 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	6838      	ldr	r0, [r7, #0]
 8007a40:	f000 fa82 	bl	8007f48 <prvAddCurrentTaskToDelayedList>
}
 8007a44:	bf00      	nop
 8007a46:	3710      	adds	r7, #16
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}
 8007a4c:	200009d0 	.word	0x200009d0

08007a50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b086      	sub	sp, #24
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d10a      	bne.n	8007a78 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a66:	f383 8811 	msr	BASEPRI, r3
 8007a6a:	f3bf 8f6f 	isb	sy
 8007a6e:	f3bf 8f4f 	dsb	sy
 8007a72:	617b      	str	r3, [r7, #20]
}
 8007a74:	bf00      	nop
 8007a76:	e7fe      	b.n	8007a76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a78:	4b0a      	ldr	r3, [pc, #40]	; (8007aa4 <vTaskPlaceOnEventListRestricted+0x54>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	3318      	adds	r3, #24
 8007a7e:	4619      	mov	r1, r3
 8007a80:	68f8      	ldr	r0, [r7, #12]
 8007a82:	f7fe fe4a 	bl	800671a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d002      	beq.n	8007a92 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8007a90:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007a92:	6879      	ldr	r1, [r7, #4]
 8007a94:	68b8      	ldr	r0, [r7, #8]
 8007a96:	f000 fa57 	bl	8007f48 <prvAddCurrentTaskToDelayedList>
	}
 8007a9a:	bf00      	nop
 8007a9c:	3718      	adds	r7, #24
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	200009d0 	.word	0x200009d0

08007aa8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b086      	sub	sp, #24
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	68db      	ldr	r3, [r3, #12]
 8007ab6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d10a      	bne.n	8007ad4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ac2:	f383 8811 	msr	BASEPRI, r3
 8007ac6:	f3bf 8f6f 	isb	sy
 8007aca:	f3bf 8f4f 	dsb	sy
 8007ace:	60fb      	str	r3, [r7, #12]
}
 8007ad0:	bf00      	nop
 8007ad2:	e7fe      	b.n	8007ad2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	3318      	adds	r3, #24
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f7fe fe7b 	bl	80067d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ade:	4b1e      	ldr	r3, [pc, #120]	; (8007b58 <xTaskRemoveFromEventList+0xb0>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d11d      	bne.n	8007b22 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	3304      	adds	r3, #4
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fe fe72 	bl	80067d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007af4:	4b19      	ldr	r3, [pc, #100]	; (8007b5c <xTaskRemoveFromEventList+0xb4>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d903      	bls.n	8007b04 <xTaskRemoveFromEventList+0x5c>
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b00:	4a16      	ldr	r2, [pc, #88]	; (8007b5c <xTaskRemoveFromEventList+0xb4>)
 8007b02:	6013      	str	r3, [r2, #0]
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b08:	4613      	mov	r3, r2
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	4413      	add	r3, r2
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	4a13      	ldr	r2, [pc, #76]	; (8007b60 <xTaskRemoveFromEventList+0xb8>)
 8007b12:	441a      	add	r2, r3
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	3304      	adds	r3, #4
 8007b18:	4619      	mov	r1, r3
 8007b1a:	4610      	mov	r0, r2
 8007b1c:	f7fe fdfd 	bl	800671a <vListInsertEnd>
 8007b20:	e005      	b.n	8007b2e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	3318      	adds	r3, #24
 8007b26:	4619      	mov	r1, r3
 8007b28:	480e      	ldr	r0, [pc, #56]	; (8007b64 <xTaskRemoveFromEventList+0xbc>)
 8007b2a:	f7fe fdf6 	bl	800671a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b32:	4b0d      	ldr	r3, [pc, #52]	; (8007b68 <xTaskRemoveFromEventList+0xc0>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d905      	bls.n	8007b48 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007b40:	4b0a      	ldr	r3, [pc, #40]	; (8007b6c <xTaskRemoveFromEventList+0xc4>)
 8007b42:	2201      	movs	r2, #1
 8007b44:	601a      	str	r2, [r3, #0]
 8007b46:	e001      	b.n	8007b4c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007b4c:	697b      	ldr	r3, [r7, #20]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3718      	adds	r7, #24
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	20000ecc 	.word	0x20000ecc
 8007b5c:	20000eac 	.word	0x20000eac
 8007b60:	200009d4 	.word	0x200009d4
 8007b64:	20000e64 	.word	0x20000e64
 8007b68:	200009d0 	.word	0x200009d0
 8007b6c:	20000eb8 	.word	0x20000eb8

08007b70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007b78:	4b06      	ldr	r3, [pc, #24]	; (8007b94 <vTaskInternalSetTimeOutState+0x24>)
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007b80:	4b05      	ldr	r3, [pc, #20]	; (8007b98 <vTaskInternalSetTimeOutState+0x28>)
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	605a      	str	r2, [r3, #4]
}
 8007b88:	bf00      	nop
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr
 8007b94:	20000ebc 	.word	0x20000ebc
 8007b98:	20000ea8 	.word	0x20000ea8

08007b9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b088      	sub	sp, #32
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d10a      	bne.n	8007bc2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb0:	f383 8811 	msr	BASEPRI, r3
 8007bb4:	f3bf 8f6f 	isb	sy
 8007bb8:	f3bf 8f4f 	dsb	sy
 8007bbc:	613b      	str	r3, [r7, #16]
}
 8007bbe:	bf00      	nop
 8007bc0:	e7fe      	b.n	8007bc0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d10a      	bne.n	8007bde <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bcc:	f383 8811 	msr	BASEPRI, r3
 8007bd0:	f3bf 8f6f 	isb	sy
 8007bd4:	f3bf 8f4f 	dsb	sy
 8007bd8:	60fb      	str	r3, [r7, #12]
}
 8007bda:	bf00      	nop
 8007bdc:	e7fe      	b.n	8007bdc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007bde:	f000 fe49 	bl	8008874 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007be2:	4b1d      	ldr	r3, [pc, #116]	; (8007c58 <xTaskCheckForTimeOut+0xbc>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	69ba      	ldr	r2, [r7, #24]
 8007bee:	1ad3      	subs	r3, r2, r3
 8007bf0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bfa:	d102      	bne.n	8007c02 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	61fb      	str	r3, [r7, #28]
 8007c00:	e023      	b.n	8007c4a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	4b15      	ldr	r3, [pc, #84]	; (8007c5c <xTaskCheckForTimeOut+0xc0>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d007      	beq.n	8007c1e <xTaskCheckForTimeOut+0x82>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	69ba      	ldr	r2, [r7, #24]
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d302      	bcc.n	8007c1e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	61fb      	str	r3, [r7, #28]
 8007c1c:	e015      	b.n	8007c4a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d20b      	bcs.n	8007c40 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	1ad2      	subs	r2, r2, r3
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f7ff ff9b 	bl	8007b70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	61fb      	str	r3, [r7, #28]
 8007c3e:	e004      	b.n	8007c4a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	2200      	movs	r2, #0
 8007c44:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007c46:	2301      	movs	r3, #1
 8007c48:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007c4a:	f000 fe43 	bl	80088d4 <vPortExitCritical>

	return xReturn;
 8007c4e:	69fb      	ldr	r3, [r7, #28]
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3720      	adds	r7, #32
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	20000ea8 	.word	0x20000ea8
 8007c5c:	20000ebc 	.word	0x20000ebc

08007c60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007c60:	b480      	push	{r7}
 8007c62:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007c64:	4b03      	ldr	r3, [pc, #12]	; (8007c74 <vTaskMissedYield+0x14>)
 8007c66:	2201      	movs	r2, #1
 8007c68:	601a      	str	r2, [r3, #0]
}
 8007c6a:	bf00      	nop
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr
 8007c74:	20000eb8 	.word	0x20000eb8

08007c78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007c80:	f000 f852 	bl	8007d28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007c84:	4b06      	ldr	r3, [pc, #24]	; (8007ca0 <prvIdleTask+0x28>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d9f9      	bls.n	8007c80 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007c8c:	4b05      	ldr	r3, [pc, #20]	; (8007ca4 <prvIdleTask+0x2c>)
 8007c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c92:	601a      	str	r2, [r3, #0]
 8007c94:	f3bf 8f4f 	dsb	sy
 8007c98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007c9c:	e7f0      	b.n	8007c80 <prvIdleTask+0x8>
 8007c9e:	bf00      	nop
 8007ca0:	200009d4 	.word	0x200009d4
 8007ca4:	e000ed04 	.word	0xe000ed04

08007ca8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b082      	sub	sp, #8
 8007cac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007cae:	2300      	movs	r3, #0
 8007cb0:	607b      	str	r3, [r7, #4]
 8007cb2:	e00c      	b.n	8007cce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	4613      	mov	r3, r2
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4413      	add	r3, r2
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	4a12      	ldr	r2, [pc, #72]	; (8007d08 <prvInitialiseTaskLists+0x60>)
 8007cc0:	4413      	add	r3, r2
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7fe fcfc 	bl	80066c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	607b      	str	r3, [r7, #4]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2b37      	cmp	r3, #55	; 0x37
 8007cd2:	d9ef      	bls.n	8007cb4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007cd4:	480d      	ldr	r0, [pc, #52]	; (8007d0c <prvInitialiseTaskLists+0x64>)
 8007cd6:	f7fe fcf3 	bl	80066c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007cda:	480d      	ldr	r0, [pc, #52]	; (8007d10 <prvInitialiseTaskLists+0x68>)
 8007cdc:	f7fe fcf0 	bl	80066c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ce0:	480c      	ldr	r0, [pc, #48]	; (8007d14 <prvInitialiseTaskLists+0x6c>)
 8007ce2:	f7fe fced 	bl	80066c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007ce6:	480c      	ldr	r0, [pc, #48]	; (8007d18 <prvInitialiseTaskLists+0x70>)
 8007ce8:	f7fe fcea 	bl	80066c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007cec:	480b      	ldr	r0, [pc, #44]	; (8007d1c <prvInitialiseTaskLists+0x74>)
 8007cee:	f7fe fce7 	bl	80066c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007cf2:	4b0b      	ldr	r3, [pc, #44]	; (8007d20 <prvInitialiseTaskLists+0x78>)
 8007cf4:	4a05      	ldr	r2, [pc, #20]	; (8007d0c <prvInitialiseTaskLists+0x64>)
 8007cf6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007cf8:	4b0a      	ldr	r3, [pc, #40]	; (8007d24 <prvInitialiseTaskLists+0x7c>)
 8007cfa:	4a05      	ldr	r2, [pc, #20]	; (8007d10 <prvInitialiseTaskLists+0x68>)
 8007cfc:	601a      	str	r2, [r3, #0]
}
 8007cfe:	bf00      	nop
 8007d00:	3708      	adds	r7, #8
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	200009d4 	.word	0x200009d4
 8007d0c:	20000e34 	.word	0x20000e34
 8007d10:	20000e48 	.word	0x20000e48
 8007d14:	20000e64 	.word	0x20000e64
 8007d18:	20000e78 	.word	0x20000e78
 8007d1c:	20000e90 	.word	0x20000e90
 8007d20:	20000e5c 	.word	0x20000e5c
 8007d24:	20000e60 	.word	0x20000e60

08007d28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d2e:	e019      	b.n	8007d64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007d30:	f000 fda0 	bl	8008874 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007d34:	4b10      	ldr	r3, [pc, #64]	; (8007d78 <prvCheckTasksWaitingTermination+0x50>)
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	3304      	adds	r3, #4
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7fe fd47 	bl	80067d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007d46:	4b0d      	ldr	r3, [pc, #52]	; (8007d7c <prvCheckTasksWaitingTermination+0x54>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	3b01      	subs	r3, #1
 8007d4c:	4a0b      	ldr	r2, [pc, #44]	; (8007d7c <prvCheckTasksWaitingTermination+0x54>)
 8007d4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007d50:	4b0b      	ldr	r3, [pc, #44]	; (8007d80 <prvCheckTasksWaitingTermination+0x58>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	3b01      	subs	r3, #1
 8007d56:	4a0a      	ldr	r2, [pc, #40]	; (8007d80 <prvCheckTasksWaitingTermination+0x58>)
 8007d58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007d5a:	f000 fdbb 	bl	80088d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f000 f810 	bl	8007d84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d64:	4b06      	ldr	r3, [pc, #24]	; (8007d80 <prvCheckTasksWaitingTermination+0x58>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d1e1      	bne.n	8007d30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007d6c:	bf00      	nop
 8007d6e:	bf00      	nop
 8007d70:	3708      	adds	r7, #8
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	20000e78 	.word	0x20000e78
 8007d7c:	20000ea4 	.word	0x20000ea4
 8007d80:	20000e8c 	.word	0x20000e8c

08007d84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d108      	bne.n	8007da8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f000 ff50 	bl	8008c40 <vPortFree>
				vPortFree( pxTCB );
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f000 ff4d 	bl	8008c40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007da6:	e018      	b.n	8007dda <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d103      	bne.n	8007dba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 ff44 	bl	8008c40 <vPortFree>
	}
 8007db8:	e00f      	b.n	8007dda <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d00a      	beq.n	8007dda <prvDeleteTCB+0x56>
	__asm volatile
 8007dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dc8:	f383 8811 	msr	BASEPRI, r3
 8007dcc:	f3bf 8f6f 	isb	sy
 8007dd0:	f3bf 8f4f 	dsb	sy
 8007dd4:	60fb      	str	r3, [r7, #12]
}
 8007dd6:	bf00      	nop
 8007dd8:	e7fe      	b.n	8007dd8 <prvDeleteTCB+0x54>
	}
 8007dda:	bf00      	nop
 8007ddc:	3710      	adds	r7, #16
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
	...

08007de4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007de4:	b480      	push	{r7}
 8007de6:	b083      	sub	sp, #12
 8007de8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007dea:	4b0f      	ldr	r3, [pc, #60]	; (8007e28 <prvResetNextTaskUnblockTime+0x44>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d101      	bne.n	8007df8 <prvResetNextTaskUnblockTime+0x14>
 8007df4:	2301      	movs	r3, #1
 8007df6:	e000      	b.n	8007dfa <prvResetNextTaskUnblockTime+0x16>
 8007df8:	2300      	movs	r3, #0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d004      	beq.n	8007e08 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007dfe:	4b0b      	ldr	r3, [pc, #44]	; (8007e2c <prvResetNextTaskUnblockTime+0x48>)
 8007e00:	f04f 32ff 	mov.w	r2, #4294967295
 8007e04:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007e06:	e008      	b.n	8007e1a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007e08:	4b07      	ldr	r3, [pc, #28]	; (8007e28 <prvResetNextTaskUnblockTime+0x44>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	4a05      	ldr	r2, [pc, #20]	; (8007e2c <prvResetNextTaskUnblockTime+0x48>)
 8007e18:	6013      	str	r3, [r2, #0]
}
 8007e1a:	bf00      	nop
 8007e1c:	370c      	adds	r7, #12
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	20000e5c 	.word	0x20000e5c
 8007e2c:	20000ec4 	.word	0x20000ec4

08007e30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007e36:	4b0b      	ldr	r3, [pc, #44]	; (8007e64 <xTaskGetSchedulerState+0x34>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d102      	bne.n	8007e44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	607b      	str	r3, [r7, #4]
 8007e42:	e008      	b.n	8007e56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e44:	4b08      	ldr	r3, [pc, #32]	; (8007e68 <xTaskGetSchedulerState+0x38>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d102      	bne.n	8007e52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	607b      	str	r3, [r7, #4]
 8007e50:	e001      	b.n	8007e56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007e52:	2300      	movs	r3, #0
 8007e54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007e56:	687b      	ldr	r3, [r7, #4]
	}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	370c      	adds	r7, #12
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e62:	4770      	bx	lr
 8007e64:	20000eb0 	.word	0x20000eb0
 8007e68:	20000ecc 	.word	0x20000ecc

08007e6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b086      	sub	sp, #24
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d056      	beq.n	8007f30 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007e82:	4b2e      	ldr	r3, [pc, #184]	; (8007f3c <xTaskPriorityDisinherit+0xd0>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d00a      	beq.n	8007ea2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e90:	f383 8811 	msr	BASEPRI, r3
 8007e94:	f3bf 8f6f 	isb	sy
 8007e98:	f3bf 8f4f 	dsb	sy
 8007e9c:	60fb      	str	r3, [r7, #12]
}
 8007e9e:	bf00      	nop
 8007ea0:	e7fe      	b.n	8007ea0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d10a      	bne.n	8007ec0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eae:	f383 8811 	msr	BASEPRI, r3
 8007eb2:	f3bf 8f6f 	isb	sy
 8007eb6:	f3bf 8f4f 	dsb	sy
 8007eba:	60bb      	str	r3, [r7, #8]
}
 8007ebc:	bf00      	nop
 8007ebe:	e7fe      	b.n	8007ebe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ec4:	1e5a      	subs	r2, r3, #1
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d02c      	beq.n	8007f30 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d128      	bne.n	8007f30 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	3304      	adds	r3, #4
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7fe fc76 	bl	80067d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ef4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f00:	4b0f      	ldr	r3, [pc, #60]	; (8007f40 <xTaskPriorityDisinherit+0xd4>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d903      	bls.n	8007f10 <xTaskPriorityDisinherit+0xa4>
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f0c:	4a0c      	ldr	r2, [pc, #48]	; (8007f40 <xTaskPriorityDisinherit+0xd4>)
 8007f0e:	6013      	str	r3, [r2, #0]
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f14:	4613      	mov	r3, r2
 8007f16:	009b      	lsls	r3, r3, #2
 8007f18:	4413      	add	r3, r2
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	4a09      	ldr	r2, [pc, #36]	; (8007f44 <xTaskPriorityDisinherit+0xd8>)
 8007f1e:	441a      	add	r2, r3
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	3304      	adds	r3, #4
 8007f24:	4619      	mov	r1, r3
 8007f26:	4610      	mov	r0, r2
 8007f28:	f7fe fbf7 	bl	800671a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007f30:	697b      	ldr	r3, [r7, #20]
	}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3718      	adds	r7, #24
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}
 8007f3a:	bf00      	nop
 8007f3c:	200009d0 	.word	0x200009d0
 8007f40:	20000eac 	.word	0x20000eac
 8007f44:	200009d4 	.word	0x200009d4

08007f48 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b084      	sub	sp, #16
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f52:	4b21      	ldr	r3, [pc, #132]	; (8007fd8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f58:	4b20      	ldr	r3, [pc, #128]	; (8007fdc <prvAddCurrentTaskToDelayedList+0x94>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	3304      	adds	r3, #4
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f7fe fc38 	bl	80067d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6a:	d10a      	bne.n	8007f82 <prvAddCurrentTaskToDelayedList+0x3a>
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d007      	beq.n	8007f82 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f72:	4b1a      	ldr	r3, [pc, #104]	; (8007fdc <prvAddCurrentTaskToDelayedList+0x94>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	3304      	adds	r3, #4
 8007f78:	4619      	mov	r1, r3
 8007f7a:	4819      	ldr	r0, [pc, #100]	; (8007fe0 <prvAddCurrentTaskToDelayedList+0x98>)
 8007f7c:	f7fe fbcd 	bl	800671a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007f80:	e026      	b.n	8007fd0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007f82:	68fa      	ldr	r2, [r7, #12]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4413      	add	r3, r2
 8007f88:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f8a:	4b14      	ldr	r3, [pc, #80]	; (8007fdc <prvAddCurrentTaskToDelayedList+0x94>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007f92:	68ba      	ldr	r2, [r7, #8]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d209      	bcs.n	8007fae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f9a:	4b12      	ldr	r3, [pc, #72]	; (8007fe4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	4b0f      	ldr	r3, [pc, #60]	; (8007fdc <prvAddCurrentTaskToDelayedList+0x94>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	3304      	adds	r3, #4
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	4610      	mov	r0, r2
 8007fa8:	f7fe fbdb 	bl	8006762 <vListInsert>
}
 8007fac:	e010      	b.n	8007fd0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fae:	4b0e      	ldr	r3, [pc, #56]	; (8007fe8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007fb0:	681a      	ldr	r2, [r3, #0]
 8007fb2:	4b0a      	ldr	r3, [pc, #40]	; (8007fdc <prvAddCurrentTaskToDelayedList+0x94>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3304      	adds	r3, #4
 8007fb8:	4619      	mov	r1, r3
 8007fba:	4610      	mov	r0, r2
 8007fbc:	f7fe fbd1 	bl	8006762 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007fc0:	4b0a      	ldr	r3, [pc, #40]	; (8007fec <prvAddCurrentTaskToDelayedList+0xa4>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68ba      	ldr	r2, [r7, #8]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d202      	bcs.n	8007fd0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007fca:	4a08      	ldr	r2, [pc, #32]	; (8007fec <prvAddCurrentTaskToDelayedList+0xa4>)
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	6013      	str	r3, [r2, #0]
}
 8007fd0:	bf00      	nop
 8007fd2:	3710      	adds	r7, #16
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	20000ea8 	.word	0x20000ea8
 8007fdc:	200009d0 	.word	0x200009d0
 8007fe0:	20000e90 	.word	0x20000e90
 8007fe4:	20000e60 	.word	0x20000e60
 8007fe8:	20000e5c 	.word	0x20000e5c
 8007fec:	20000ec4 	.word	0x20000ec4

08007ff0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b08a      	sub	sp, #40	; 0x28
 8007ff4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007ffa:	f000 facb 	bl	8008594 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007ffe:	4b1c      	ldr	r3, [pc, #112]	; (8008070 <xTimerCreateTimerTask+0x80>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d021      	beq.n	800804a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008006:	2300      	movs	r3, #0
 8008008:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800800a:	2300      	movs	r3, #0
 800800c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800800e:	1d3a      	adds	r2, r7, #4
 8008010:	f107 0108 	add.w	r1, r7, #8
 8008014:	f107 030c 	add.w	r3, r7, #12
 8008018:	4618      	mov	r0, r3
 800801a:	f7fe fb37 	bl	800668c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800801e:	6879      	ldr	r1, [r7, #4]
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	68fa      	ldr	r2, [r7, #12]
 8008024:	9202      	str	r2, [sp, #8]
 8008026:	9301      	str	r3, [sp, #4]
 8008028:	2302      	movs	r3, #2
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	2300      	movs	r3, #0
 800802e:	460a      	mov	r2, r1
 8008030:	4910      	ldr	r1, [pc, #64]	; (8008074 <xTimerCreateTimerTask+0x84>)
 8008032:	4811      	ldr	r0, [pc, #68]	; (8008078 <xTimerCreateTimerTask+0x88>)
 8008034:	f7ff f8de 	bl	80071f4 <xTaskCreateStatic>
 8008038:	4603      	mov	r3, r0
 800803a:	4a10      	ldr	r2, [pc, #64]	; (800807c <xTimerCreateTimerTask+0x8c>)
 800803c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800803e:	4b0f      	ldr	r3, [pc, #60]	; (800807c <xTimerCreateTimerTask+0x8c>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d001      	beq.n	800804a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008046:	2301      	movs	r3, #1
 8008048:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d10a      	bne.n	8008066 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008054:	f383 8811 	msr	BASEPRI, r3
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	613b      	str	r3, [r7, #16]
}
 8008062:	bf00      	nop
 8008064:	e7fe      	b.n	8008064 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008066:	697b      	ldr	r3, [r7, #20]
}
 8008068:	4618      	mov	r0, r3
 800806a:	3718      	adds	r7, #24
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}
 8008070:	20000f00 	.word	0x20000f00
 8008074:	08008f18 	.word	0x08008f18
 8008078:	0800819d 	.word	0x0800819d
 800807c:	20000f04 	.word	0x20000f04

08008080 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b08a      	sub	sp, #40	; 0x28
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	607a      	str	r2, [r7, #4]
 800808c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800808e:	2300      	movs	r3, #0
 8008090:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d10a      	bne.n	80080ae <xTimerGenericCommand+0x2e>
	__asm volatile
 8008098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800809c:	f383 8811 	msr	BASEPRI, r3
 80080a0:	f3bf 8f6f 	isb	sy
 80080a4:	f3bf 8f4f 	dsb	sy
 80080a8:	623b      	str	r3, [r7, #32]
}
 80080aa:	bf00      	nop
 80080ac:	e7fe      	b.n	80080ac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80080ae:	4b1a      	ldr	r3, [pc, #104]	; (8008118 <xTimerGenericCommand+0x98>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d02a      	beq.n	800810c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	2b05      	cmp	r3, #5
 80080c6:	dc18      	bgt.n	80080fa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80080c8:	f7ff feb2 	bl	8007e30 <xTaskGetSchedulerState>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d109      	bne.n	80080e6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80080d2:	4b11      	ldr	r3, [pc, #68]	; (8008118 <xTimerGenericCommand+0x98>)
 80080d4:	6818      	ldr	r0, [r3, #0]
 80080d6:	f107 0110 	add.w	r1, r7, #16
 80080da:	2300      	movs	r3, #0
 80080dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080de:	f7fe fca5 	bl	8006a2c <xQueueGenericSend>
 80080e2:	6278      	str	r0, [r7, #36]	; 0x24
 80080e4:	e012      	b.n	800810c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80080e6:	4b0c      	ldr	r3, [pc, #48]	; (8008118 <xTimerGenericCommand+0x98>)
 80080e8:	6818      	ldr	r0, [r3, #0]
 80080ea:	f107 0110 	add.w	r1, r7, #16
 80080ee:	2300      	movs	r3, #0
 80080f0:	2200      	movs	r2, #0
 80080f2:	f7fe fc9b 	bl	8006a2c <xQueueGenericSend>
 80080f6:	6278      	str	r0, [r7, #36]	; 0x24
 80080f8:	e008      	b.n	800810c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80080fa:	4b07      	ldr	r3, [pc, #28]	; (8008118 <xTimerGenericCommand+0x98>)
 80080fc:	6818      	ldr	r0, [r3, #0]
 80080fe:	f107 0110 	add.w	r1, r7, #16
 8008102:	2300      	movs	r3, #0
 8008104:	683a      	ldr	r2, [r7, #0]
 8008106:	f7fe fd8f 	bl	8006c28 <xQueueGenericSendFromISR>
 800810a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800810c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800810e:	4618      	mov	r0, r3
 8008110:	3728      	adds	r7, #40	; 0x28
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
 8008116:	bf00      	nop
 8008118:	20000f00 	.word	0x20000f00

0800811c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b088      	sub	sp, #32
 8008120:	af02      	add	r7, sp, #8
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008126:	4b1c      	ldr	r3, [pc, #112]	; (8008198 <prvProcessExpiredTimer+0x7c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68db      	ldr	r3, [r3, #12]
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	3304      	adds	r3, #4
 8008134:	4618      	mov	r0, r3
 8008136:	f7fe fb4d 	bl	80067d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	69db      	ldr	r3, [r3, #28]
 800813e:	2b01      	cmp	r3, #1
 8008140:	d122      	bne.n	8008188 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	699a      	ldr	r2, [r3, #24]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	18d1      	adds	r1, r2, r3
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	683a      	ldr	r2, [r7, #0]
 800814e:	6978      	ldr	r0, [r7, #20]
 8008150:	f000 f8c8 	bl	80082e4 <prvInsertTimerInActiveList>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d016      	beq.n	8008188 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800815a:	2300      	movs	r3, #0
 800815c:	9300      	str	r3, [sp, #0]
 800815e:	2300      	movs	r3, #0
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	2100      	movs	r1, #0
 8008164:	6978      	ldr	r0, [r7, #20]
 8008166:	f7ff ff8b 	bl	8008080 <xTimerGenericCommand>
 800816a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d10a      	bne.n	8008188 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8008172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008176:	f383 8811 	msr	BASEPRI, r3
 800817a:	f3bf 8f6f 	isb	sy
 800817e:	f3bf 8f4f 	dsb	sy
 8008182:	60fb      	str	r3, [r7, #12]
}
 8008184:	bf00      	nop
 8008186:	e7fe      	b.n	8008186 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818c:	6978      	ldr	r0, [r7, #20]
 800818e:	4798      	blx	r3
}
 8008190:	bf00      	nop
 8008192:	3718      	adds	r7, #24
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	20000ef8 	.word	0x20000ef8

0800819c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b084      	sub	sp, #16
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80081a4:	f107 0308 	add.w	r3, r7, #8
 80081a8:	4618      	mov	r0, r3
 80081aa:	f000 f857 	bl	800825c <prvGetNextExpireTime>
 80081ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	4619      	mov	r1, r3
 80081b4:	68f8      	ldr	r0, [r7, #12]
 80081b6:	f000 f803 	bl	80081c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80081ba:	f000 f8d5 	bl	8008368 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80081be:	e7f1      	b.n	80081a4 <prvTimerTask+0x8>

080081c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80081ca:	f7ff fa45 	bl	8007658 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80081ce:	f107 0308 	add.w	r3, r7, #8
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 f866 	bl	80082a4 <prvSampleTimeNow>
 80081d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d130      	bne.n	8008242 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d10a      	bne.n	80081fc <prvProcessTimerOrBlockTask+0x3c>
 80081e6:	687a      	ldr	r2, [r7, #4]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d806      	bhi.n	80081fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80081ee:	f7ff fa41 	bl	8007674 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80081f2:	68f9      	ldr	r1, [r7, #12]
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f7ff ff91 	bl	800811c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80081fa:	e024      	b.n	8008246 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d008      	beq.n	8008214 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008202:	4b13      	ldr	r3, [pc, #76]	; (8008250 <prvProcessTimerOrBlockTask+0x90>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	2b00      	cmp	r3, #0
 800820a:	bf0c      	ite	eq
 800820c:	2301      	moveq	r3, #1
 800820e:	2300      	movne	r3, #0
 8008210:	b2db      	uxtb	r3, r3
 8008212:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008214:	4b0f      	ldr	r3, [pc, #60]	; (8008254 <prvProcessTimerOrBlockTask+0x94>)
 8008216:	6818      	ldr	r0, [r3, #0]
 8008218:	687a      	ldr	r2, [r7, #4]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	1ad3      	subs	r3, r2, r3
 800821e:	683a      	ldr	r2, [r7, #0]
 8008220:	4619      	mov	r1, r3
 8008222:	f7fe ffb3 	bl	800718c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008226:	f7ff fa25 	bl	8007674 <xTaskResumeAll>
 800822a:	4603      	mov	r3, r0
 800822c:	2b00      	cmp	r3, #0
 800822e:	d10a      	bne.n	8008246 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008230:	4b09      	ldr	r3, [pc, #36]	; (8008258 <prvProcessTimerOrBlockTask+0x98>)
 8008232:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008236:	601a      	str	r2, [r3, #0]
 8008238:	f3bf 8f4f 	dsb	sy
 800823c:	f3bf 8f6f 	isb	sy
}
 8008240:	e001      	b.n	8008246 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008242:	f7ff fa17 	bl	8007674 <xTaskResumeAll>
}
 8008246:	bf00      	nop
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	20000efc 	.word	0x20000efc
 8008254:	20000f00 	.word	0x20000f00
 8008258:	e000ed04 	.word	0xe000ed04

0800825c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800825c:	b480      	push	{r7}
 800825e:	b085      	sub	sp, #20
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008264:	4b0e      	ldr	r3, [pc, #56]	; (80082a0 <prvGetNextExpireTime+0x44>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	2b00      	cmp	r3, #0
 800826c:	bf0c      	ite	eq
 800826e:	2301      	moveq	r3, #1
 8008270:	2300      	movne	r3, #0
 8008272:	b2db      	uxtb	r3, r3
 8008274:	461a      	mov	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d105      	bne.n	800828e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008282:	4b07      	ldr	r3, [pc, #28]	; (80082a0 <prvGetNextExpireTime+0x44>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	60fb      	str	r3, [r7, #12]
 800828c:	e001      	b.n	8008292 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800828e:	2300      	movs	r3, #0
 8008290:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008292:	68fb      	ldr	r3, [r7, #12]
}
 8008294:	4618      	mov	r0, r3
 8008296:	3714      	adds	r7, #20
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr
 80082a0:	20000ef8 	.word	0x20000ef8

080082a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80082ac:	f7ff fa80 	bl	80077b0 <xTaskGetTickCount>
 80082b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80082b2:	4b0b      	ldr	r3, [pc, #44]	; (80082e0 <prvSampleTimeNow+0x3c>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	68fa      	ldr	r2, [r7, #12]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d205      	bcs.n	80082c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80082bc:	f000 f908 	bl	80084d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2201      	movs	r2, #1
 80082c4:	601a      	str	r2, [r3, #0]
 80082c6:	e002      	b.n	80082ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80082ce:	4a04      	ldr	r2, [pc, #16]	; (80082e0 <prvSampleTimeNow+0x3c>)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80082d4:	68fb      	ldr	r3, [r7, #12]
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3710      	adds	r7, #16
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}
 80082de:	bf00      	nop
 80082e0:	20000f08 	.word	0x20000f08

080082e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b086      	sub	sp, #24
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	607a      	str	r2, [r7, #4]
 80082f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80082f2:	2300      	movs	r3, #0
 80082f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	68ba      	ldr	r2, [r7, #8]
 80082fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	68fa      	ldr	r2, [r7, #12]
 8008300:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008302:	68ba      	ldr	r2, [r7, #8]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	429a      	cmp	r2, r3
 8008308:	d812      	bhi.n	8008330 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	1ad2      	subs	r2, r2, r3
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	699b      	ldr	r3, [r3, #24]
 8008314:	429a      	cmp	r2, r3
 8008316:	d302      	bcc.n	800831e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008318:	2301      	movs	r3, #1
 800831a:	617b      	str	r3, [r7, #20]
 800831c:	e01b      	b.n	8008356 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800831e:	4b10      	ldr	r3, [pc, #64]	; (8008360 <prvInsertTimerInActiveList+0x7c>)
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	3304      	adds	r3, #4
 8008326:	4619      	mov	r1, r3
 8008328:	4610      	mov	r0, r2
 800832a:	f7fe fa1a 	bl	8006762 <vListInsert>
 800832e:	e012      	b.n	8008356 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	429a      	cmp	r2, r3
 8008336:	d206      	bcs.n	8008346 <prvInsertTimerInActiveList+0x62>
 8008338:	68ba      	ldr	r2, [r7, #8]
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	429a      	cmp	r2, r3
 800833e:	d302      	bcc.n	8008346 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008340:	2301      	movs	r3, #1
 8008342:	617b      	str	r3, [r7, #20]
 8008344:	e007      	b.n	8008356 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008346:	4b07      	ldr	r3, [pc, #28]	; (8008364 <prvInsertTimerInActiveList+0x80>)
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	3304      	adds	r3, #4
 800834e:	4619      	mov	r1, r3
 8008350:	4610      	mov	r0, r2
 8008352:	f7fe fa06 	bl	8006762 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008356:	697b      	ldr	r3, [r7, #20]
}
 8008358:	4618      	mov	r0, r3
 800835a:	3718      	adds	r7, #24
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}
 8008360:	20000efc 	.word	0x20000efc
 8008364:	20000ef8 	.word	0x20000ef8

08008368 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b08e      	sub	sp, #56	; 0x38
 800836c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800836e:	e09d      	b.n	80084ac <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2b00      	cmp	r3, #0
 8008374:	da18      	bge.n	80083a8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008376:	1d3b      	adds	r3, r7, #4
 8008378:	3304      	adds	r3, #4
 800837a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800837c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800837e:	2b00      	cmp	r3, #0
 8008380:	d10a      	bne.n	8008398 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008386:	f383 8811 	msr	BASEPRI, r3
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	61fb      	str	r3, [r7, #28]
}
 8008394:	bf00      	nop
 8008396:	e7fe      	b.n	8008396 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800839e:	6850      	ldr	r0, [r2, #4]
 80083a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083a2:	6892      	ldr	r2, [r2, #8]
 80083a4:	4611      	mov	r1, r2
 80083a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	db7d      	blt.n	80084aa <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80083b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b4:	695b      	ldr	r3, [r3, #20]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d004      	beq.n	80083c4 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083bc:	3304      	adds	r3, #4
 80083be:	4618      	mov	r0, r3
 80083c0:	f7fe fa08 	bl	80067d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80083c4:	463b      	mov	r3, r7
 80083c6:	4618      	mov	r0, r3
 80083c8:	f7ff ff6c 	bl	80082a4 <prvSampleTimeNow>
 80083cc:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2b09      	cmp	r3, #9
 80083d2:	d86b      	bhi.n	80084ac <prvProcessReceivedCommands+0x144>
 80083d4:	a201      	add	r2, pc, #4	; (adr r2, 80083dc <prvProcessReceivedCommands+0x74>)
 80083d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083da:	bf00      	nop
 80083dc:	08008405 	.word	0x08008405
 80083e0:	08008405 	.word	0x08008405
 80083e4:	08008405 	.word	0x08008405
 80083e8:	080084ad 	.word	0x080084ad
 80083ec:	08008461 	.word	0x08008461
 80083f0:	08008499 	.word	0x08008499
 80083f4:	08008405 	.word	0x08008405
 80083f8:	08008405 	.word	0x08008405
 80083fc:	080084ad 	.word	0x080084ad
 8008400:	08008461 	.word	0x08008461
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008404:	68ba      	ldr	r2, [r7, #8]
 8008406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008408:	699b      	ldr	r3, [r3, #24]
 800840a:	18d1      	adds	r1, r2, r3
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008410:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008412:	f7ff ff67 	bl	80082e4 <prvInsertTimerInActiveList>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d047      	beq.n	80084ac <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800841c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800841e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008420:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008422:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008426:	69db      	ldr	r3, [r3, #28]
 8008428:	2b01      	cmp	r3, #1
 800842a:	d13f      	bne.n	80084ac <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800842c:	68ba      	ldr	r2, [r7, #8]
 800842e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008430:	699b      	ldr	r3, [r3, #24]
 8008432:	441a      	add	r2, r3
 8008434:	2300      	movs	r3, #0
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	2300      	movs	r3, #0
 800843a:	2100      	movs	r1, #0
 800843c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800843e:	f7ff fe1f 	bl	8008080 <xTimerGenericCommand>
 8008442:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008444:	6a3b      	ldr	r3, [r7, #32]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d130      	bne.n	80084ac <prvProcessReceivedCommands+0x144>
	__asm volatile
 800844a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	61bb      	str	r3, [r7, #24]
}
 800845c:	bf00      	nop
 800845e:	e7fe      	b.n	800845e <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008460:	68ba      	ldr	r2, [r7, #8]
 8008462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008464:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008468:	699b      	ldr	r3, [r3, #24]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d10a      	bne.n	8008484 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800846e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008472:	f383 8811 	msr	BASEPRI, r3
 8008476:	f3bf 8f6f 	isb	sy
 800847a:	f3bf 8f4f 	dsb	sy
 800847e:	617b      	str	r3, [r7, #20]
}
 8008480:	bf00      	nop
 8008482:	e7fe      	b.n	8008482 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008486:	699a      	ldr	r2, [r3, #24]
 8008488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848a:	18d1      	adds	r1, r2, r3
 800848c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008490:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008492:	f7ff ff27 	bl	80082e4 <prvInsertTimerInActiveList>
					break;
 8008496:	e009      	b.n	80084ac <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d104      	bne.n	80084ac <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 80084a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084a4:	f000 fbcc 	bl	8008c40 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80084a8:	e000      	b.n	80084ac <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80084aa:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80084ac:	4b07      	ldr	r3, [pc, #28]	; (80084cc <prvProcessReceivedCommands+0x164>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	1d39      	adds	r1, r7, #4
 80084b2:	2200      	movs	r2, #0
 80084b4:	4618      	mov	r0, r3
 80084b6:	f7fe fc4f 	bl	8006d58 <xQueueReceive>
 80084ba:	4603      	mov	r3, r0
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f47f af57 	bne.w	8008370 <prvProcessReceivedCommands+0x8>
	}
}
 80084c2:	bf00      	nop
 80084c4:	bf00      	nop
 80084c6:	3730      	adds	r7, #48	; 0x30
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}
 80084cc:	20000f00 	.word	0x20000f00

080084d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b088      	sub	sp, #32
 80084d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80084d6:	e045      	b.n	8008564 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80084d8:	4b2c      	ldr	r3, [pc, #176]	; (800858c <prvSwitchTimerLists+0xbc>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80084e2:	4b2a      	ldr	r3, [pc, #168]	; (800858c <prvSwitchTimerLists+0xbc>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	3304      	adds	r3, #4
 80084f0:	4618      	mov	r0, r3
 80084f2:	f7fe f96f 	bl	80067d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084fa:	68f8      	ldr	r0, [r7, #12]
 80084fc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	69db      	ldr	r3, [r3, #28]
 8008502:	2b01      	cmp	r3, #1
 8008504:	d12e      	bne.n	8008564 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	699b      	ldr	r3, [r3, #24]
 800850a:	693a      	ldr	r2, [r7, #16]
 800850c:	4413      	add	r3, r2
 800850e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	429a      	cmp	r2, r3
 8008516:	d90e      	bls.n	8008536 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	68ba      	ldr	r2, [r7, #8]
 800851c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	68fa      	ldr	r2, [r7, #12]
 8008522:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008524:	4b19      	ldr	r3, [pc, #100]	; (800858c <prvSwitchTimerLists+0xbc>)
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	3304      	adds	r3, #4
 800852c:	4619      	mov	r1, r3
 800852e:	4610      	mov	r0, r2
 8008530:	f7fe f917 	bl	8006762 <vListInsert>
 8008534:	e016      	b.n	8008564 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008536:	2300      	movs	r3, #0
 8008538:	9300      	str	r3, [sp, #0]
 800853a:	2300      	movs	r3, #0
 800853c:	693a      	ldr	r2, [r7, #16]
 800853e:	2100      	movs	r1, #0
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f7ff fd9d 	bl	8008080 <xTimerGenericCommand>
 8008546:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d10a      	bne.n	8008564 <prvSwitchTimerLists+0x94>
	__asm volatile
 800854e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	603b      	str	r3, [r7, #0]
}
 8008560:	bf00      	nop
 8008562:	e7fe      	b.n	8008562 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008564:	4b09      	ldr	r3, [pc, #36]	; (800858c <prvSwitchTimerLists+0xbc>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d1b4      	bne.n	80084d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800856e:	4b07      	ldr	r3, [pc, #28]	; (800858c <prvSwitchTimerLists+0xbc>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008574:	4b06      	ldr	r3, [pc, #24]	; (8008590 <prvSwitchTimerLists+0xc0>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a04      	ldr	r2, [pc, #16]	; (800858c <prvSwitchTimerLists+0xbc>)
 800857a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800857c:	4a04      	ldr	r2, [pc, #16]	; (8008590 <prvSwitchTimerLists+0xc0>)
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	6013      	str	r3, [r2, #0]
}
 8008582:	bf00      	nop
 8008584:	3718      	adds	r7, #24
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	20000ef8 	.word	0x20000ef8
 8008590:	20000efc 	.word	0x20000efc

08008594 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b082      	sub	sp, #8
 8008598:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800859a:	f000 f96b 	bl	8008874 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800859e:	4b15      	ldr	r3, [pc, #84]	; (80085f4 <prvCheckForValidListAndQueue+0x60>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d120      	bne.n	80085e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80085a6:	4814      	ldr	r0, [pc, #80]	; (80085f8 <prvCheckForValidListAndQueue+0x64>)
 80085a8:	f7fe f88a 	bl	80066c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80085ac:	4813      	ldr	r0, [pc, #76]	; (80085fc <prvCheckForValidListAndQueue+0x68>)
 80085ae:	f7fe f887 	bl	80066c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80085b2:	4b13      	ldr	r3, [pc, #76]	; (8008600 <prvCheckForValidListAndQueue+0x6c>)
 80085b4:	4a10      	ldr	r2, [pc, #64]	; (80085f8 <prvCheckForValidListAndQueue+0x64>)
 80085b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80085b8:	4b12      	ldr	r3, [pc, #72]	; (8008604 <prvCheckForValidListAndQueue+0x70>)
 80085ba:	4a10      	ldr	r2, [pc, #64]	; (80085fc <prvCheckForValidListAndQueue+0x68>)
 80085bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80085be:	2300      	movs	r3, #0
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	4b11      	ldr	r3, [pc, #68]	; (8008608 <prvCheckForValidListAndQueue+0x74>)
 80085c4:	4a11      	ldr	r2, [pc, #68]	; (800860c <prvCheckForValidListAndQueue+0x78>)
 80085c6:	2110      	movs	r1, #16
 80085c8:	200a      	movs	r0, #10
 80085ca:	f7fe f995 	bl	80068f8 <xQueueGenericCreateStatic>
 80085ce:	4603      	mov	r3, r0
 80085d0:	4a08      	ldr	r2, [pc, #32]	; (80085f4 <prvCheckForValidListAndQueue+0x60>)
 80085d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80085d4:	4b07      	ldr	r3, [pc, #28]	; (80085f4 <prvCheckForValidListAndQueue+0x60>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d005      	beq.n	80085e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80085dc:	4b05      	ldr	r3, [pc, #20]	; (80085f4 <prvCheckForValidListAndQueue+0x60>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	490b      	ldr	r1, [pc, #44]	; (8008610 <prvCheckForValidListAndQueue+0x7c>)
 80085e2:	4618      	mov	r0, r3
 80085e4:	f7fe fda8 	bl	8007138 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80085e8:	f000 f974 	bl	80088d4 <vPortExitCritical>
}
 80085ec:	bf00      	nop
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	20000f00 	.word	0x20000f00
 80085f8:	20000ed0 	.word	0x20000ed0
 80085fc:	20000ee4 	.word	0x20000ee4
 8008600:	20000ef8 	.word	0x20000ef8
 8008604:	20000efc 	.word	0x20000efc
 8008608:	20000fac 	.word	0x20000fac
 800860c:	20000f0c 	.word	0x20000f0c
 8008610:	08008f20 	.word	0x08008f20

08008614 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008614:	b480      	push	{r7}
 8008616:	b085      	sub	sp, #20
 8008618:	af00      	add	r7, sp, #0
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	3b04      	subs	r3, #4
 8008624:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800862c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	3b04      	subs	r3, #4
 8008632:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	f023 0201 	bic.w	r2, r3, #1
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	3b04      	subs	r3, #4
 8008642:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008644:	4a0c      	ldr	r2, [pc, #48]	; (8008678 <pxPortInitialiseStack+0x64>)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	3b14      	subs	r3, #20
 800864e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	3b04      	subs	r3, #4
 800865a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f06f 0202 	mvn.w	r2, #2
 8008662:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	3b20      	subs	r3, #32
 8008668:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800866a:	68fb      	ldr	r3, [r7, #12]
}
 800866c:	4618      	mov	r0, r3
 800866e:	3714      	adds	r7, #20
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr
 8008678:	0800867d 	.word	0x0800867d

0800867c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800867c:	b480      	push	{r7}
 800867e:	b085      	sub	sp, #20
 8008680:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008682:	2300      	movs	r3, #0
 8008684:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008686:	4b12      	ldr	r3, [pc, #72]	; (80086d0 <prvTaskExitError+0x54>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800868e:	d00a      	beq.n	80086a6 <prvTaskExitError+0x2a>
	__asm volatile
 8008690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008694:	f383 8811 	msr	BASEPRI, r3
 8008698:	f3bf 8f6f 	isb	sy
 800869c:	f3bf 8f4f 	dsb	sy
 80086a0:	60fb      	str	r3, [r7, #12]
}
 80086a2:	bf00      	nop
 80086a4:	e7fe      	b.n	80086a4 <prvTaskExitError+0x28>
	__asm volatile
 80086a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086aa:	f383 8811 	msr	BASEPRI, r3
 80086ae:	f3bf 8f6f 	isb	sy
 80086b2:	f3bf 8f4f 	dsb	sy
 80086b6:	60bb      	str	r3, [r7, #8]
}
 80086b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80086ba:	bf00      	nop
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d0fc      	beq.n	80086bc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80086c2:	bf00      	nop
 80086c4:	bf00      	nop
 80086c6:	3714      	adds	r7, #20
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr
 80086d0:	2000000c 	.word	0x2000000c
	...

080086e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80086e0:	4b07      	ldr	r3, [pc, #28]	; (8008700 <pxCurrentTCBConst2>)
 80086e2:	6819      	ldr	r1, [r3, #0]
 80086e4:	6808      	ldr	r0, [r1, #0]
 80086e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ea:	f380 8809 	msr	PSP, r0
 80086ee:	f3bf 8f6f 	isb	sy
 80086f2:	f04f 0000 	mov.w	r0, #0
 80086f6:	f380 8811 	msr	BASEPRI, r0
 80086fa:	4770      	bx	lr
 80086fc:	f3af 8000 	nop.w

08008700 <pxCurrentTCBConst2>:
 8008700:	200009d0 	.word	0x200009d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008704:	bf00      	nop
 8008706:	bf00      	nop

08008708 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008708:	4808      	ldr	r0, [pc, #32]	; (800872c <prvPortStartFirstTask+0x24>)
 800870a:	6800      	ldr	r0, [r0, #0]
 800870c:	6800      	ldr	r0, [r0, #0]
 800870e:	f380 8808 	msr	MSP, r0
 8008712:	f04f 0000 	mov.w	r0, #0
 8008716:	f380 8814 	msr	CONTROL, r0
 800871a:	b662      	cpsie	i
 800871c:	b661      	cpsie	f
 800871e:	f3bf 8f4f 	dsb	sy
 8008722:	f3bf 8f6f 	isb	sy
 8008726:	df00      	svc	0
 8008728:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800872a:	bf00      	nop
 800872c:	e000ed08 	.word	0xe000ed08

08008730 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b086      	sub	sp, #24
 8008734:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008736:	4b46      	ldr	r3, [pc, #280]	; (8008850 <xPortStartScheduler+0x120>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a46      	ldr	r2, [pc, #280]	; (8008854 <xPortStartScheduler+0x124>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d10a      	bne.n	8008756 <xPortStartScheduler+0x26>
	__asm volatile
 8008740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008744:	f383 8811 	msr	BASEPRI, r3
 8008748:	f3bf 8f6f 	isb	sy
 800874c:	f3bf 8f4f 	dsb	sy
 8008750:	613b      	str	r3, [r7, #16]
}
 8008752:	bf00      	nop
 8008754:	e7fe      	b.n	8008754 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008756:	4b3e      	ldr	r3, [pc, #248]	; (8008850 <xPortStartScheduler+0x120>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a3f      	ldr	r2, [pc, #252]	; (8008858 <xPortStartScheduler+0x128>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d10a      	bne.n	8008776 <xPortStartScheduler+0x46>
	__asm volatile
 8008760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008764:	f383 8811 	msr	BASEPRI, r3
 8008768:	f3bf 8f6f 	isb	sy
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	60fb      	str	r3, [r7, #12]
}
 8008772:	bf00      	nop
 8008774:	e7fe      	b.n	8008774 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008776:	4b39      	ldr	r3, [pc, #228]	; (800885c <xPortStartScheduler+0x12c>)
 8008778:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	781b      	ldrb	r3, [r3, #0]
 800877e:	b2db      	uxtb	r3, r3
 8008780:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	22ff      	movs	r2, #255	; 0xff
 8008786:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	b2db      	uxtb	r3, r3
 800878e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008790:	78fb      	ldrb	r3, [r7, #3]
 8008792:	b2db      	uxtb	r3, r3
 8008794:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008798:	b2da      	uxtb	r2, r3
 800879a:	4b31      	ldr	r3, [pc, #196]	; (8008860 <xPortStartScheduler+0x130>)
 800879c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800879e:	4b31      	ldr	r3, [pc, #196]	; (8008864 <xPortStartScheduler+0x134>)
 80087a0:	2207      	movs	r2, #7
 80087a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087a4:	e009      	b.n	80087ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80087a6:	4b2f      	ldr	r3, [pc, #188]	; (8008864 <xPortStartScheduler+0x134>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	3b01      	subs	r3, #1
 80087ac:	4a2d      	ldr	r2, [pc, #180]	; (8008864 <xPortStartScheduler+0x134>)
 80087ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80087b0:	78fb      	ldrb	r3, [r7, #3]
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	005b      	lsls	r3, r3, #1
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087ba:	78fb      	ldrb	r3, [r7, #3]
 80087bc:	b2db      	uxtb	r3, r3
 80087be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087c2:	2b80      	cmp	r3, #128	; 0x80
 80087c4:	d0ef      	beq.n	80087a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80087c6:	4b27      	ldr	r3, [pc, #156]	; (8008864 <xPortStartScheduler+0x134>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f1c3 0307 	rsb	r3, r3, #7
 80087ce:	2b04      	cmp	r3, #4
 80087d0:	d00a      	beq.n	80087e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80087d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d6:	f383 8811 	msr	BASEPRI, r3
 80087da:	f3bf 8f6f 	isb	sy
 80087de:	f3bf 8f4f 	dsb	sy
 80087e2:	60bb      	str	r3, [r7, #8]
}
 80087e4:	bf00      	nop
 80087e6:	e7fe      	b.n	80087e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80087e8:	4b1e      	ldr	r3, [pc, #120]	; (8008864 <xPortStartScheduler+0x134>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	021b      	lsls	r3, r3, #8
 80087ee:	4a1d      	ldr	r2, [pc, #116]	; (8008864 <xPortStartScheduler+0x134>)
 80087f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80087f2:	4b1c      	ldr	r3, [pc, #112]	; (8008864 <xPortStartScheduler+0x134>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80087fa:	4a1a      	ldr	r2, [pc, #104]	; (8008864 <xPortStartScheduler+0x134>)
 80087fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	b2da      	uxtb	r2, r3
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008806:	4b18      	ldr	r3, [pc, #96]	; (8008868 <xPortStartScheduler+0x138>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a17      	ldr	r2, [pc, #92]	; (8008868 <xPortStartScheduler+0x138>)
 800880c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008810:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008812:	4b15      	ldr	r3, [pc, #84]	; (8008868 <xPortStartScheduler+0x138>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a14      	ldr	r2, [pc, #80]	; (8008868 <xPortStartScheduler+0x138>)
 8008818:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800881c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800881e:	f000 f8dd 	bl	80089dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008822:	4b12      	ldr	r3, [pc, #72]	; (800886c <xPortStartScheduler+0x13c>)
 8008824:	2200      	movs	r2, #0
 8008826:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008828:	f000 f8fc 	bl	8008a24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800882c:	4b10      	ldr	r3, [pc, #64]	; (8008870 <xPortStartScheduler+0x140>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a0f      	ldr	r2, [pc, #60]	; (8008870 <xPortStartScheduler+0x140>)
 8008832:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008836:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008838:	f7ff ff66 	bl	8008708 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800883c:	f7ff f886 	bl	800794c <vTaskSwitchContext>
	prvTaskExitError();
 8008840:	f7ff ff1c 	bl	800867c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008844:	2300      	movs	r3, #0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3718      	adds	r7, #24
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	e000ed00 	.word	0xe000ed00
 8008854:	410fc271 	.word	0x410fc271
 8008858:	410fc270 	.word	0x410fc270
 800885c:	e000e400 	.word	0xe000e400
 8008860:	20000ffc 	.word	0x20000ffc
 8008864:	20001000 	.word	0x20001000
 8008868:	e000ed20 	.word	0xe000ed20
 800886c:	2000000c 	.word	0x2000000c
 8008870:	e000ef34 	.word	0xe000ef34

08008874 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
	__asm volatile
 800887a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800887e:	f383 8811 	msr	BASEPRI, r3
 8008882:	f3bf 8f6f 	isb	sy
 8008886:	f3bf 8f4f 	dsb	sy
 800888a:	607b      	str	r3, [r7, #4]
}
 800888c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800888e:	4b0f      	ldr	r3, [pc, #60]	; (80088cc <vPortEnterCritical+0x58>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	3301      	adds	r3, #1
 8008894:	4a0d      	ldr	r2, [pc, #52]	; (80088cc <vPortEnterCritical+0x58>)
 8008896:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008898:	4b0c      	ldr	r3, [pc, #48]	; (80088cc <vPortEnterCritical+0x58>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	2b01      	cmp	r3, #1
 800889e:	d10f      	bne.n	80088c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80088a0:	4b0b      	ldr	r3, [pc, #44]	; (80088d0 <vPortEnterCritical+0x5c>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d00a      	beq.n	80088c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80088aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ae:	f383 8811 	msr	BASEPRI, r3
 80088b2:	f3bf 8f6f 	isb	sy
 80088b6:	f3bf 8f4f 	dsb	sy
 80088ba:	603b      	str	r3, [r7, #0]
}
 80088bc:	bf00      	nop
 80088be:	e7fe      	b.n	80088be <vPortEnterCritical+0x4a>
	}
}
 80088c0:	bf00      	nop
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr
 80088cc:	2000000c 	.word	0x2000000c
 80088d0:	e000ed04 	.word	0xe000ed04

080088d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80088d4:	b480      	push	{r7}
 80088d6:	b083      	sub	sp, #12
 80088d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80088da:	4b12      	ldr	r3, [pc, #72]	; (8008924 <vPortExitCritical+0x50>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d10a      	bne.n	80088f8 <vPortExitCritical+0x24>
	__asm volatile
 80088e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	607b      	str	r3, [r7, #4]
}
 80088f4:	bf00      	nop
 80088f6:	e7fe      	b.n	80088f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80088f8:	4b0a      	ldr	r3, [pc, #40]	; (8008924 <vPortExitCritical+0x50>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	3b01      	subs	r3, #1
 80088fe:	4a09      	ldr	r2, [pc, #36]	; (8008924 <vPortExitCritical+0x50>)
 8008900:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008902:	4b08      	ldr	r3, [pc, #32]	; (8008924 <vPortExitCritical+0x50>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d105      	bne.n	8008916 <vPortExitCritical+0x42>
 800890a:	2300      	movs	r3, #0
 800890c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	f383 8811 	msr	BASEPRI, r3
}
 8008914:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008916:	bf00      	nop
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	2000000c 	.word	0x2000000c
	...

08008930 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008930:	f3ef 8009 	mrs	r0, PSP
 8008934:	f3bf 8f6f 	isb	sy
 8008938:	4b15      	ldr	r3, [pc, #84]	; (8008990 <pxCurrentTCBConst>)
 800893a:	681a      	ldr	r2, [r3, #0]
 800893c:	f01e 0f10 	tst.w	lr, #16
 8008940:	bf08      	it	eq
 8008942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800894a:	6010      	str	r0, [r2, #0]
 800894c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008950:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008954:	f380 8811 	msr	BASEPRI, r0
 8008958:	f3bf 8f4f 	dsb	sy
 800895c:	f3bf 8f6f 	isb	sy
 8008960:	f7fe fff4 	bl	800794c <vTaskSwitchContext>
 8008964:	f04f 0000 	mov.w	r0, #0
 8008968:	f380 8811 	msr	BASEPRI, r0
 800896c:	bc09      	pop	{r0, r3}
 800896e:	6819      	ldr	r1, [r3, #0]
 8008970:	6808      	ldr	r0, [r1, #0]
 8008972:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008976:	f01e 0f10 	tst.w	lr, #16
 800897a:	bf08      	it	eq
 800897c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008980:	f380 8809 	msr	PSP, r0
 8008984:	f3bf 8f6f 	isb	sy
 8008988:	4770      	bx	lr
 800898a:	bf00      	nop
 800898c:	f3af 8000 	nop.w

08008990 <pxCurrentTCBConst>:
 8008990:	200009d0 	.word	0x200009d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008994:	bf00      	nop
 8008996:	bf00      	nop

08008998 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b082      	sub	sp, #8
 800899c:	af00      	add	r7, sp, #0
	__asm volatile
 800899e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a2:	f383 8811 	msr	BASEPRI, r3
 80089a6:	f3bf 8f6f 	isb	sy
 80089aa:	f3bf 8f4f 	dsb	sy
 80089ae:	607b      	str	r3, [r7, #4]
}
 80089b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80089b2:	f7fe ff0d 	bl	80077d0 <xTaskIncrementTick>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d003      	beq.n	80089c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80089bc:	4b06      	ldr	r3, [pc, #24]	; (80089d8 <SysTick_Handler+0x40>)
 80089be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089c2:	601a      	str	r2, [r3, #0]
 80089c4:	2300      	movs	r3, #0
 80089c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	f383 8811 	msr	BASEPRI, r3
}
 80089ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80089d0:	bf00      	nop
 80089d2:	3708      	adds	r7, #8
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}
 80089d8:	e000ed04 	.word	0xe000ed04

080089dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80089dc:	b480      	push	{r7}
 80089de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80089e0:	4b0b      	ldr	r3, [pc, #44]	; (8008a10 <vPortSetupTimerInterrupt+0x34>)
 80089e2:	2200      	movs	r2, #0
 80089e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80089e6:	4b0b      	ldr	r3, [pc, #44]	; (8008a14 <vPortSetupTimerInterrupt+0x38>)
 80089e8:	2200      	movs	r2, #0
 80089ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80089ec:	4b0a      	ldr	r3, [pc, #40]	; (8008a18 <vPortSetupTimerInterrupt+0x3c>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a0a      	ldr	r2, [pc, #40]	; (8008a1c <vPortSetupTimerInterrupt+0x40>)
 80089f2:	fba2 2303 	umull	r2, r3, r2, r3
 80089f6:	099b      	lsrs	r3, r3, #6
 80089f8:	4a09      	ldr	r2, [pc, #36]	; (8008a20 <vPortSetupTimerInterrupt+0x44>)
 80089fa:	3b01      	subs	r3, #1
 80089fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80089fe:	4b04      	ldr	r3, [pc, #16]	; (8008a10 <vPortSetupTimerInterrupt+0x34>)
 8008a00:	2207      	movs	r2, #7
 8008a02:	601a      	str	r2, [r3, #0]
}
 8008a04:	bf00      	nop
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	e000e010 	.word	0xe000e010
 8008a14:	e000e018 	.word	0xe000e018
 8008a18:	20000000 	.word	0x20000000
 8008a1c:	10624dd3 	.word	0x10624dd3
 8008a20:	e000e014 	.word	0xe000e014

08008a24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008a34 <vPortEnableVFP+0x10>
 8008a28:	6801      	ldr	r1, [r0, #0]
 8008a2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008a2e:	6001      	str	r1, [r0, #0]
 8008a30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008a32:	bf00      	nop
 8008a34:	e000ed88 	.word	0xe000ed88

08008a38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008a38:	b480      	push	{r7}
 8008a3a:	b085      	sub	sp, #20
 8008a3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008a3e:	f3ef 8305 	mrs	r3, IPSR
 8008a42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2b0f      	cmp	r3, #15
 8008a48:	d914      	bls.n	8008a74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008a4a:	4a17      	ldr	r2, [pc, #92]	; (8008aa8 <vPortValidateInterruptPriority+0x70>)
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	4413      	add	r3, r2
 8008a50:	781b      	ldrb	r3, [r3, #0]
 8008a52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008a54:	4b15      	ldr	r3, [pc, #84]	; (8008aac <vPortValidateInterruptPriority+0x74>)
 8008a56:	781b      	ldrb	r3, [r3, #0]
 8008a58:	7afa      	ldrb	r2, [r7, #11]
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d20a      	bcs.n	8008a74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a62:	f383 8811 	msr	BASEPRI, r3
 8008a66:	f3bf 8f6f 	isb	sy
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	607b      	str	r3, [r7, #4]
}
 8008a70:	bf00      	nop
 8008a72:	e7fe      	b.n	8008a72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008a74:	4b0e      	ldr	r3, [pc, #56]	; (8008ab0 <vPortValidateInterruptPriority+0x78>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008a7c:	4b0d      	ldr	r3, [pc, #52]	; (8008ab4 <vPortValidateInterruptPriority+0x7c>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d90a      	bls.n	8008a9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a88:	f383 8811 	msr	BASEPRI, r3
 8008a8c:	f3bf 8f6f 	isb	sy
 8008a90:	f3bf 8f4f 	dsb	sy
 8008a94:	603b      	str	r3, [r7, #0]
}
 8008a96:	bf00      	nop
 8008a98:	e7fe      	b.n	8008a98 <vPortValidateInterruptPriority+0x60>
	}
 8008a9a:	bf00      	nop
 8008a9c:	3714      	adds	r7, #20
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	e000e3f0 	.word	0xe000e3f0
 8008aac:	20000ffc 	.word	0x20000ffc
 8008ab0:	e000ed0c 	.word	0xe000ed0c
 8008ab4:	20001000 	.word	0x20001000

08008ab8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b08a      	sub	sp, #40	; 0x28
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ac4:	f7fe fdc8 	bl	8007658 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ac8:	4b58      	ldr	r3, [pc, #352]	; (8008c2c <pvPortMalloc+0x174>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d101      	bne.n	8008ad4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ad0:	f000 f910 	bl	8008cf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008ad4:	4b56      	ldr	r3, [pc, #344]	; (8008c30 <pvPortMalloc+0x178>)
 8008ad6:	681a      	ldr	r2, [r3, #0]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	4013      	ands	r3, r2
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	f040 808e 	bne.w	8008bfe <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d01d      	beq.n	8008b24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008ae8:	2208      	movs	r2, #8
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	4413      	add	r3, r2
 8008aee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f003 0307 	and.w	r3, r3, #7
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d014      	beq.n	8008b24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f023 0307 	bic.w	r3, r3, #7
 8008b00:	3308      	adds	r3, #8
 8008b02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f003 0307 	and.w	r3, r3, #7
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d00a      	beq.n	8008b24 <pvPortMalloc+0x6c>
	__asm volatile
 8008b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b12:	f383 8811 	msr	BASEPRI, r3
 8008b16:	f3bf 8f6f 	isb	sy
 8008b1a:	f3bf 8f4f 	dsb	sy
 8008b1e:	617b      	str	r3, [r7, #20]
}
 8008b20:	bf00      	nop
 8008b22:	e7fe      	b.n	8008b22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d069      	beq.n	8008bfe <pvPortMalloc+0x146>
 8008b2a:	4b42      	ldr	r3, [pc, #264]	; (8008c34 <pvPortMalloc+0x17c>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d864      	bhi.n	8008bfe <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008b34:	4b40      	ldr	r3, [pc, #256]	; (8008c38 <pvPortMalloc+0x180>)
 8008b36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b38:	4b3f      	ldr	r3, [pc, #252]	; (8008c38 <pvPortMalloc+0x180>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b3e:	e004      	b.n	8008b4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	687a      	ldr	r2, [r7, #4]
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d903      	bls.n	8008b5c <pvPortMalloc+0xa4>
 8008b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d1f1      	bne.n	8008b40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008b5c:	4b33      	ldr	r3, [pc, #204]	; (8008c2c <pvPortMalloc+0x174>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b62:	429a      	cmp	r2, r3
 8008b64:	d04b      	beq.n	8008bfe <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2208      	movs	r2, #8
 8008b6c:	4413      	add	r3, r2
 8008b6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	6a3b      	ldr	r3, [r7, #32]
 8008b76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b7a:	685a      	ldr	r2, [r3, #4]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	1ad2      	subs	r2, r2, r3
 8008b80:	2308      	movs	r3, #8
 8008b82:	005b      	lsls	r3, r3, #1
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d91f      	bls.n	8008bc8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	4413      	add	r3, r2
 8008b8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	f003 0307 	and.w	r3, r3, #7
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d00a      	beq.n	8008bb0 <pvPortMalloc+0xf8>
	__asm volatile
 8008b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b9e:	f383 8811 	msr	BASEPRI, r3
 8008ba2:	f3bf 8f6f 	isb	sy
 8008ba6:	f3bf 8f4f 	dsb	sy
 8008baa:	613b      	str	r3, [r7, #16]
}
 8008bac:	bf00      	nop
 8008bae:	e7fe      	b.n	8008bae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb2:	685a      	ldr	r2, [r3, #4]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	1ad2      	subs	r2, r2, r3
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008bc2:	69b8      	ldr	r0, [r7, #24]
 8008bc4:	f000 f8f8 	bl	8008db8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008bc8:	4b1a      	ldr	r3, [pc, #104]	; (8008c34 <pvPortMalloc+0x17c>)
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	1ad3      	subs	r3, r2, r3
 8008bd2:	4a18      	ldr	r2, [pc, #96]	; (8008c34 <pvPortMalloc+0x17c>)
 8008bd4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008bd6:	4b17      	ldr	r3, [pc, #92]	; (8008c34 <pvPortMalloc+0x17c>)
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	4b18      	ldr	r3, [pc, #96]	; (8008c3c <pvPortMalloc+0x184>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	429a      	cmp	r2, r3
 8008be0:	d203      	bcs.n	8008bea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008be2:	4b14      	ldr	r3, [pc, #80]	; (8008c34 <pvPortMalloc+0x17c>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	4a15      	ldr	r2, [pc, #84]	; (8008c3c <pvPortMalloc+0x184>)
 8008be8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bec:	685a      	ldr	r2, [r3, #4]
 8008bee:	4b10      	ldr	r3, [pc, #64]	; (8008c30 <pvPortMalloc+0x178>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	431a      	orrs	r2, r3
 8008bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008bfe:	f7fe fd39 	bl	8007674 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	f003 0307 	and.w	r3, r3, #7
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00a      	beq.n	8008c22 <pvPortMalloc+0x16a>
	__asm volatile
 8008c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c10:	f383 8811 	msr	BASEPRI, r3
 8008c14:	f3bf 8f6f 	isb	sy
 8008c18:	f3bf 8f4f 	dsb	sy
 8008c1c:	60fb      	str	r3, [r7, #12]
}
 8008c1e:	bf00      	nop
 8008c20:	e7fe      	b.n	8008c20 <pvPortMalloc+0x168>
	return pvReturn;
 8008c22:	69fb      	ldr	r3, [r7, #28]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3728      	adds	r7, #40	; 0x28
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	20001c0c 	.word	0x20001c0c
 8008c30:	20001c18 	.word	0x20001c18
 8008c34:	20001c10 	.word	0x20001c10
 8008c38:	20001c04 	.word	0x20001c04
 8008c3c:	20001c14 	.word	0x20001c14

08008c40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d048      	beq.n	8008ce4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008c52:	2308      	movs	r3, #8
 8008c54:	425b      	negs	r3, r3
 8008c56:	697a      	ldr	r2, [r7, #20]
 8008c58:	4413      	add	r3, r2
 8008c5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	685a      	ldr	r2, [r3, #4]
 8008c64:	4b21      	ldr	r3, [pc, #132]	; (8008cec <vPortFree+0xac>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4013      	ands	r3, r2
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10a      	bne.n	8008c84 <vPortFree+0x44>
	__asm volatile
 8008c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c72:	f383 8811 	msr	BASEPRI, r3
 8008c76:	f3bf 8f6f 	isb	sy
 8008c7a:	f3bf 8f4f 	dsb	sy
 8008c7e:	60fb      	str	r3, [r7, #12]
}
 8008c80:	bf00      	nop
 8008c82:	e7fe      	b.n	8008c82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d00a      	beq.n	8008ca2 <vPortFree+0x62>
	__asm volatile
 8008c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c90:	f383 8811 	msr	BASEPRI, r3
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	60bb      	str	r3, [r7, #8]
}
 8008c9e:	bf00      	nop
 8008ca0:	e7fe      	b.n	8008ca0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	4b11      	ldr	r3, [pc, #68]	; (8008cec <vPortFree+0xac>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4013      	ands	r3, r2
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d019      	beq.n	8008ce4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d115      	bne.n	8008ce4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	685a      	ldr	r2, [r3, #4]
 8008cbc:	4b0b      	ldr	r3, [pc, #44]	; (8008cec <vPortFree+0xac>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	43db      	mvns	r3, r3
 8008cc2:	401a      	ands	r2, r3
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008cc8:	f7fe fcc6 	bl	8007658 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	4b07      	ldr	r3, [pc, #28]	; (8008cf0 <vPortFree+0xb0>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	4a06      	ldr	r2, [pc, #24]	; (8008cf0 <vPortFree+0xb0>)
 8008cd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008cda:	6938      	ldr	r0, [r7, #16]
 8008cdc:	f000 f86c 	bl	8008db8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008ce0:	f7fe fcc8 	bl	8007674 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008ce4:	bf00      	nop
 8008ce6:	3718      	adds	r7, #24
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	20001c18 	.word	0x20001c18
 8008cf0:	20001c10 	.word	0x20001c10

08008cf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b085      	sub	sp, #20
 8008cf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008cfa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008cfe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d00:	4b27      	ldr	r3, [pc, #156]	; (8008da0 <prvHeapInit+0xac>)
 8008d02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f003 0307 	and.w	r3, r3, #7
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d00c      	beq.n	8008d28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	3307      	adds	r3, #7
 8008d12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f023 0307 	bic.w	r3, r3, #7
 8008d1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d1c:	68ba      	ldr	r2, [r7, #8]
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	1ad3      	subs	r3, r2, r3
 8008d22:	4a1f      	ldr	r2, [pc, #124]	; (8008da0 <prvHeapInit+0xac>)
 8008d24:	4413      	add	r3, r2
 8008d26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008d2c:	4a1d      	ldr	r2, [pc, #116]	; (8008da4 <prvHeapInit+0xb0>)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008d32:	4b1c      	ldr	r3, [pc, #112]	; (8008da4 <prvHeapInit+0xb0>)
 8008d34:	2200      	movs	r2, #0
 8008d36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	68ba      	ldr	r2, [r7, #8]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008d40:	2208      	movs	r2, #8
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	1a9b      	subs	r3, r3, r2
 8008d46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f023 0307 	bic.w	r3, r3, #7
 8008d4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	4a15      	ldr	r2, [pc, #84]	; (8008da8 <prvHeapInit+0xb4>)
 8008d54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008d56:	4b14      	ldr	r3, [pc, #80]	; (8008da8 <prvHeapInit+0xb4>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008d5e:	4b12      	ldr	r3, [pc, #72]	; (8008da8 <prvHeapInit+0xb4>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2200      	movs	r2, #0
 8008d64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	68fa      	ldr	r2, [r7, #12]
 8008d6e:	1ad2      	subs	r2, r2, r3
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008d74:	4b0c      	ldr	r3, [pc, #48]	; (8008da8 <prvHeapInit+0xb4>)
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	4a0a      	ldr	r2, [pc, #40]	; (8008dac <prvHeapInit+0xb8>)
 8008d82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	4a09      	ldr	r2, [pc, #36]	; (8008db0 <prvHeapInit+0xbc>)
 8008d8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008d8c:	4b09      	ldr	r3, [pc, #36]	; (8008db4 <prvHeapInit+0xc0>)
 8008d8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008d92:	601a      	str	r2, [r3, #0]
}
 8008d94:	bf00      	nop
 8008d96:	3714      	adds	r7, #20
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr
 8008da0:	20001004 	.word	0x20001004
 8008da4:	20001c04 	.word	0x20001c04
 8008da8:	20001c0c 	.word	0x20001c0c
 8008dac:	20001c14 	.word	0x20001c14
 8008db0:	20001c10 	.word	0x20001c10
 8008db4:	20001c18 	.word	0x20001c18

08008db8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008db8:	b480      	push	{r7}
 8008dba:	b085      	sub	sp, #20
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008dc0:	4b28      	ldr	r3, [pc, #160]	; (8008e64 <prvInsertBlockIntoFreeList+0xac>)
 8008dc2:	60fb      	str	r3, [r7, #12]
 8008dc4:	e002      	b.n	8008dcc <prvInsertBlockIntoFreeList+0x14>
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	60fb      	str	r3, [r7, #12]
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d8f7      	bhi.n	8008dc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	4413      	add	r3, r2
 8008de2:	687a      	ldr	r2, [r7, #4]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d108      	bne.n	8008dfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	441a      	add	r2, r3
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	685b      	ldr	r3, [r3, #4]
 8008e02:	68ba      	ldr	r2, [r7, #8]
 8008e04:	441a      	add	r2, r3
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d118      	bne.n	8008e40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681a      	ldr	r2, [r3, #0]
 8008e12:	4b15      	ldr	r3, [pc, #84]	; (8008e68 <prvInsertBlockIntoFreeList+0xb0>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d00d      	beq.n	8008e36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	685a      	ldr	r2, [r3, #4]
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	441a      	add	r2, r3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	681a      	ldr	r2, [r3, #0]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	601a      	str	r2, [r3, #0]
 8008e34:	e008      	b.n	8008e48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008e36:	4b0c      	ldr	r3, [pc, #48]	; (8008e68 <prvInsertBlockIntoFreeList+0xb0>)
 8008e38:	681a      	ldr	r2, [r3, #0]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	601a      	str	r2, [r3, #0]
 8008e3e:	e003      	b.n	8008e48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008e48:	68fa      	ldr	r2, [r7, #12]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d002      	beq.n	8008e56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e56:	bf00      	nop
 8008e58:	3714      	adds	r7, #20
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	20001c04 	.word	0x20001c04
 8008e68:	20001c0c 	.word	0x20001c0c

08008e6c <__libc_init_array>:
 8008e6c:	b570      	push	{r4, r5, r6, lr}
 8008e6e:	4d0d      	ldr	r5, [pc, #52]	; (8008ea4 <__libc_init_array+0x38>)
 8008e70:	4c0d      	ldr	r4, [pc, #52]	; (8008ea8 <__libc_init_array+0x3c>)
 8008e72:	1b64      	subs	r4, r4, r5
 8008e74:	10a4      	asrs	r4, r4, #2
 8008e76:	2600      	movs	r6, #0
 8008e78:	42a6      	cmp	r6, r4
 8008e7a:	d109      	bne.n	8008e90 <__libc_init_array+0x24>
 8008e7c:	4d0b      	ldr	r5, [pc, #44]	; (8008eac <__libc_init_array+0x40>)
 8008e7e:	4c0c      	ldr	r4, [pc, #48]	; (8008eb0 <__libc_init_array+0x44>)
 8008e80:	f000 f82e 	bl	8008ee0 <_init>
 8008e84:	1b64      	subs	r4, r4, r5
 8008e86:	10a4      	asrs	r4, r4, #2
 8008e88:	2600      	movs	r6, #0
 8008e8a:	42a6      	cmp	r6, r4
 8008e8c:	d105      	bne.n	8008e9a <__libc_init_array+0x2e>
 8008e8e:	bd70      	pop	{r4, r5, r6, pc}
 8008e90:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e94:	4798      	blx	r3
 8008e96:	3601      	adds	r6, #1
 8008e98:	e7ee      	b.n	8008e78 <__libc_init_array+0xc>
 8008e9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e9e:	4798      	blx	r3
 8008ea0:	3601      	adds	r6, #1
 8008ea2:	e7f2      	b.n	8008e8a <__libc_init_array+0x1e>
 8008ea4:	08008fa8 	.word	0x08008fa8
 8008ea8:	08008fa8 	.word	0x08008fa8
 8008eac:	08008fa8 	.word	0x08008fa8
 8008eb0:	08008fac 	.word	0x08008fac

08008eb4 <memcpy>:
 8008eb4:	440a      	add	r2, r1
 8008eb6:	4291      	cmp	r1, r2
 8008eb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ebc:	d100      	bne.n	8008ec0 <memcpy+0xc>
 8008ebe:	4770      	bx	lr
 8008ec0:	b510      	push	{r4, lr}
 8008ec2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ec6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008eca:	4291      	cmp	r1, r2
 8008ecc:	d1f9      	bne.n	8008ec2 <memcpy+0xe>
 8008ece:	bd10      	pop	{r4, pc}

08008ed0 <memset>:
 8008ed0:	4402      	add	r2, r0
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d100      	bne.n	8008eda <memset+0xa>
 8008ed8:	4770      	bx	lr
 8008eda:	f803 1b01 	strb.w	r1, [r3], #1
 8008ede:	e7f9      	b.n	8008ed4 <memset+0x4>

08008ee0 <_init>:
 8008ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ee2:	bf00      	nop
 8008ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ee6:	bc08      	pop	{r3}
 8008ee8:	469e      	mov	lr, r3
 8008eea:	4770      	bx	lr

08008eec <_fini>:
 8008eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eee:	bf00      	nop
 8008ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ef2:	bc08      	pop	{r3}
 8008ef4:	469e      	mov	lr, r3
 8008ef6:	4770      	bx	lr
