<map id="lib/Target/AMDGPU/R600InstrInfo.h" name="lib/Target/AMDGPU/R600InstrInfo.h">
<area shape="rect" id="node1" title="Interface definition for R600InstrInfo." alt="" coords="227,5,425,47"/>
<area shape="rect" id="node2" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="5,169,204,211"/>
<area shape="rect" id="node3" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="229,169,423,211"/>
<area shape="rect" id="node4" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="1516,95,1755,121"/>
<area shape="rect" id="node5" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="2165,169,2386,211"/>
<area shape="rect" id="node6" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="2410,169,2645,211"/>
<area shape="rect" id="node20" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="2669,177,2970,203"/>
<area shape="rect" id="node21" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="2995,169,3193,211"/>
<area shape="rect" id="node22" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="3218,169,3431,211"/>
<area shape="rect" id="node23" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="3456,169,3671,211"/>
<area shape="rect" id="node24" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="448,169,647,211"/>
<area shape="rect" id="node25" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="671,169,887,211"/>
<area shape="rect" id="node26" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="912,169,1121,211"/>
<area shape="rect" id="node27" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="1146,169,1367,211"/>
<area shape="rect" id="node28" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="1392,169,1615,211"/>
<area shape="rect" id="node29" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="1639,177,1896,203"/>
<area shape="rect" id="node30" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="1920,169,2140,211"/>
<area shape="rect" id="node7" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="828,259,1067,300"/>
<area shape="rect" id="node8" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="1091,259,1345,300"/>
<area shape="rect" id="node9" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="1370,259,1591,300"/>
<area shape="rect" id="node10" href="$AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc." alt="" coords="1616,259,1847,300"/>
<area shape="rect" id="node11" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="1871,259,2131,300"/>
<area shape="rect" id="node12" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="2155,259,2377,300"/>
<area shape="rect" id="node13" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="2402,259,2653,300"/>
<area shape="rect" id="node14" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst." alt="" coords="2677,259,2919,300"/>
<area shape="rect" id="node15" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2944,266,3223,293"/>
<area shape="rect" id="node16" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="3247,259,3482,300"/>
<area shape="rect" id="node17" href="$AMDGPUTargetTransformInfo_8cpp.html" title=" " alt="" coords="3506,259,3741,300"/>
<area shape="rect" id="node18" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="3765,259,3943,300"/>
<area shape="rect" id="node19" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="3967,259,4170,300"/>
</map>
