
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 859.762 ; gain = 234.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:55]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'c1' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:151]
INFO: [Synth 8-638] synthesizing module 'flip_flop8' [C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:44]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flip_flop8' (1#1) [C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:44]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'c2' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:152]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'c3' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:153]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/tm780870/project_5/project_5.runs/synth_1/.Xil/Vivado-12252-g121-14/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo1' of component 'fifo_generator_0' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:155]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/tm780870/project_5/project_5.runs/synth_1/.Xil/Vivado-12252-g121-14/realtime/fifo_generator_0_stub.vhdl:26]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'bascule1' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:171]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'c4' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:172]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'c5' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:173]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'c6' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:174]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/tm780870/project_5/project_5.runs/synth_1/.Xil/Vivado-12252-g121-14/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo2' of component 'fifo_generator_0' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:176]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'bascule2' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:192]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'c7' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:193]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'c8' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:194]
	Parameter bus_width bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop8' declared at 'C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd:34' bound to instance 'c9' of component 'flip_flop8' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:195]
INFO: [Synth 8-4471] merging register 'PX1_reg[7:0]' into 'Q1_reg[7:0]' [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element PX1_reg was removed.  [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/tm780870/Downloads/PROJET_TP/top.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 935.848 ; gain = 310.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 935.848 ; gain = 310.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 935.848 ; gain = 310.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 935.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tm780870/project_5/project_5.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo1'
Finished Parsing XDC File [c:/Users/tm780870/project_5/project_5.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo1'
Parsing XDC File [c:/Users/tm780870/project_5/project_5.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo2'
Finished Parsing XDC File [c:/Users/tm780870/project_5/project_5.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo2'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1021.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1021.090 ; gain = 396.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1021.090 ; gain = 396.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fifo1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1021.090 ; gain = 396.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1021.090 ; gain = 396.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 7     
Module flip_flop8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.090 ; gain = 396.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1021.090 ; gain = 396.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1021.090 ; gain = 396.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1021.090 ; gain = 396.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.250 ; gain = 409.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.250 ; gain = 409.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.250 ; gain = 409.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.250 ; gain = 409.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.250 ; gain = 409.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.250 ; gain = 409.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |fifo_generator_0_bbox_1 |     1|
|2     |fifo_generator_0_bbox_2 |     1|
|3     |BUFG                    |     1|
|4     |LUT2                    |    72|
|5     |FDCE                    |    83|
|6     |FDRE                    |   106|
|7     |IBUF                    |    11|
|8     |OBUF                    |    81|
+------+------------------------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   406|
|2     |  bascule1 |flip_flop8   |     1|
|3     |  bascule2 |flip_flop8_0 |     1|
|4     |  c1       |flip_flop8_1 |    25|
|5     |  c2       |flip_flop8_2 |    17|
|6     |  c3       |flip_flop8_3 |     9|
|7     |  c4       |flip_flop8_4 |    25|
|8     |  c5       |flip_flop8_5 |    17|
|9     |  c6       |flip_flop8_6 |     9|
|10    |  c7       |flip_flop8_7 |    25|
|11    |  c8       |flip_flop8_8 |    17|
|12    |  c9       |flip_flop8_9 |     9|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.250 ; gain = 409.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1034.250 ; gain = 323.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.250 ; gain = 409.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1034.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1045.313 ; gain = 708.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1045.313 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tm780870/project_5/project_5.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 17:07:06 2021...
