INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SSC_CS145/project_files/projects/lab01/lab01.srcs/sources_1/new/flowing_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_light
INFO: [VRFC 10-2458] undeclared symbol CLK_i, assumed default net type wire [E:/SSC_CS145/project_files/projects/lab01/lab01.srcs/sources_1/new/flowing_light.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SSC_CS145/project_files/projects/lab01/lab01.srcs/sim_1/new/flowing_light_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_light_tb
