<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="883pt" height="638pt"
 viewBox="0.00 0.00 883.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-634 879,-634 879,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 855,-8 855,-8 861,-8 867,-14 867,-20 867,-20 867,-610 867,-610 867,-616 861,-622 855,-622 855,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="437.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="437.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="byte_order=little&#10;cache_line_size=256&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 847,-16 847,-16 853,-16 859,-22 859,-28 859,-28 859,-564 859,-564 859,-570 853,-576 847,-576 847,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="437.5" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="437.5" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred=system.cpu.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=100000000&#10;mmu=system.cpu.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu.tracer&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M347,-24C347,-24 837,-24 837,-24 843,-24 849,-30 849,-36 849,-36 849,-334 849,-334 849,-340 843,-346 837,-346 837,-346 347,-346 347,-346 341,-346 335,-340 335,-334 335,-334 335,-36 335,-36 335,-30 341,-24 347,-24"/>
<text text-anchor="middle" x="592" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="592" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust89"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;dtb_walker=system.cpu.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;itb_walker=system.cpu.mmu.itb_walker&#10;stage2_dtb=system.cpu.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M571,-155C571,-155 829,-155 829,-155 835,-155 841,-161 841,-167 841,-167 841,-288 841,-288 841,-294 835,-300 829,-300 829,-300 571,-300 571,-300 565,-300 559,-294 559,-288 559,-288 559,-167 559,-167 559,-161 565,-155 571,-155"/>
<text text-anchor="middle" x="700" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="700" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust94"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M716,-163C716,-163 821,-163 821,-163 827,-163 833,-169 833,-175 833,-175 833,-242 833,-242 833,-248 827,-254 821,-254 821,-254 716,-254 716,-254 710,-254 704,-248 704,-242 704,-242 704,-175 704,-175 704,-169 710,-163 716,-163"/>
<text text-anchor="middle" x="768.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="768.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust96"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M579,-163C579,-163 684,-163 684,-163 690,-163 696,-169 696,-175 696,-175 696,-242 696,-242 696,-248 690,-254 684,-254 684,-254 579,-254 579,-254 573,-254 567,-248 567,-242 567,-242 567,-175 567,-175 567,-169 573,-163 579,-163"/>
<text text-anchor="middle" x="631.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="631.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust106"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=1&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M608,-32C608,-32 778,-32 778,-32 784,-32 790,-38 790,-44 790,-44 790,-111 790,-111 790,-117 784,-123 778,-123 778,-123 608,-123 608,-123 602,-123 596,-117 596,-111 596,-111 596,-44 596,-44 596,-38 602,-32 608,-32"/>
<text text-anchor="middle" x="693" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="693" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust112" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust112"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M355,-32C355,-32 525,-32 525,-32 531,-32 537,-38 537,-44 537,-44 537,-111 537,-111 537,-117 531,-123 525,-123 525,-123 355,-123 355,-123 349,-123 343,-117 343,-111 343,-111 343,-44 343,-44 343,-38 349,-32 355,-32"/>
<text text-anchor="middle" x="440" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="440" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust123"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-354C36,-354 288,-354 288,-354 294,-354 300,-360 300,-366 300,-366 300,-433 300,-433 300,-439 294,-445 288,-445 288,-445 36,-445 36,-445 30,-445 24,-439 24,-433 24,-433 24,-366 24,-366 24,-360 30,-354 36,-354"/>
<text text-anchor="middle" x="162" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="162" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust126" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust126"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=1&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=262144&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M131,-163C131,-163 301,-163 301,-163 307,-163 313,-169 313,-175 313,-175 313,-242 313,-242 313,-248 307,-254 301,-254 301,-254 131,-254 131,-254 125,-254 119,-248 119,-242 119,-242 119,-175 119,-175 119,-169 125,-163 131,-163"/>
<text text-anchor="middle" x="216" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="216" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust132" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust132"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M433,-354C433,-354 685,-354 685,-354 691,-354 697,-360 697,-366 697,-366 697,-433 697,-433 697,-439 691,-445 685,-445 685,-445 433,-445 433,-445 427,-445 421,-439 421,-433 421,-433 421,-366 421,-366 421,-360 427,-354 433,-354"/>
<text text-anchor="middle" x="559" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="559" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust135"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 99,-163 99,-163 105,-163 111,-169 111,-175 111,-175 111,-242 111,-242 111,-248 105,-254 99,-254 99,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="67.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="67.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M198,-493.5C198,-493.5 270,-493.5 270,-493.5 276,-493.5 282,-499.5 282,-505.5 282,-505.5 282,-517.5 282,-517.5 282,-523.5 276,-529.5 270,-529.5 270,-529.5 198,-529.5 198,-529.5 192,-529.5 186,-523.5 186,-517.5 186,-517.5 186,-505.5 186,-505.5 186,-499.5 192,-493.5 198,-493.5"/>
<text text-anchor="middle" x="234" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M188,-362.5C188,-362.5 280,-362.5 280,-362.5 286,-362.5 292,-368.5 292,-374.5 292,-374.5 292,-386.5 292,-386.5 292,-392.5 286,-398.5 280,-398.5 280,-398.5 188,-398.5 188,-398.5 182,-398.5 176,-392.5 176,-386.5 176,-386.5 176,-374.5 176,-374.5 176,-368.5 182,-362.5 188,-362.5"/>
<text text-anchor="middle" x="234" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M234,-493.285C234,-471.3856 234,-434.3861 234,-408.7663"/>
<polygon fill="#000000" stroke="#000000" points="237.5001,-408.5603 234,-398.5603 230.5001,-408.5603 237.5001,-408.5603"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M471,-171.5C471,-171.5 539,-171.5 539,-171.5 545,-171.5 551,-177.5 551,-183.5 551,-183.5 551,-195.5 551,-195.5 551,-201.5 545,-207.5 539,-207.5 539,-207.5 471,-207.5 471,-207.5 465,-207.5 459,-201.5 459,-195.5 459,-195.5 459,-183.5 459,-183.5 459,-177.5 465,-171.5 471,-171.5"/>
<text text-anchor="middle" x="505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M616,-40.5C616,-40.5 668,-40.5 668,-40.5 674,-40.5 680,-46.5 680,-52.5 680,-52.5 680,-64.5 680,-64.5 680,-70.5 674,-76.5 668,-76.5 668,-76.5 616,-76.5 616,-76.5 610,-76.5 604,-70.5 604,-64.5 604,-64.5 604,-52.5 604,-52.5 604,-46.5 610,-40.5 616,-40.5"/>
<text text-anchor="middle" x="642" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M524.0493,-171.285C547.8719,-148.5057 588.7807,-109.3885 615.6092,-83.735"/>
<polygon fill="#000000" stroke="#000000" points="618.3038,-86.001 623.1125,-76.5603 613.4661,-80.9417 618.3038,-86.001"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M355,-171.5C355,-171.5 429,-171.5 429,-171.5 435,-171.5 441,-177.5 441,-183.5 441,-183.5 441,-195.5 441,-195.5 441,-201.5 435,-207.5 429,-207.5 429,-207.5 355,-207.5 355,-207.5 349,-207.5 343,-201.5 343,-195.5 343,-195.5 343,-183.5 343,-183.5 343,-177.5 349,-171.5 355,-171.5"/>
<text text-anchor="middle" x="392" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M465,-40.5C465,-40.5 517,-40.5 517,-40.5 523,-40.5 529,-46.5 529,-52.5 529,-52.5 529,-64.5 529,-64.5 529,-70.5 523,-76.5 517,-76.5 517,-76.5 465,-76.5 465,-76.5 459,-76.5 453,-70.5 453,-64.5 453,-64.5 453,-52.5 453,-52.5 453,-46.5 459,-40.5 465,-40.5"/>
<text text-anchor="middle" x="491" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M406.5148,-171.2823C417.0386,-157.9906 431.5488,-139.4922 444,-123 453.4051,-110.5426 463.6343,-96.5585 472.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="474.9809,-86.8496 477.9943,-76.6923 469.3044,-82.7534 474.9809,-86.8496"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M724,-171.5C724,-171.5 754,-171.5 754,-171.5 760,-171.5 766,-177.5 766,-183.5 766,-183.5 766,-195.5 766,-195.5 766,-201.5 760,-207.5 754,-207.5 754,-207.5 724,-207.5 724,-207.5 718,-207.5 712,-201.5 712,-195.5 712,-195.5 712,-183.5 712,-183.5 712,-177.5 718,-171.5 724,-171.5"/>
<text text-anchor="middle" x="739" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M616,-171.5C616,-171.5 646,-171.5 646,-171.5 652,-171.5 658,-177.5 658,-183.5 658,-183.5 658,-195.5 658,-195.5 658,-201.5 652,-207.5 646,-207.5 646,-207.5 616,-207.5 616,-207.5 610,-207.5 604,-201.5 604,-195.5 604,-195.5 604,-183.5 604,-183.5 604,-177.5 610,-171.5 616,-171.5"/>
<text text-anchor="middle" x="631" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M710,-40.5C710,-40.5 770,-40.5 770,-40.5 776,-40.5 782,-46.5 782,-52.5 782,-52.5 782,-64.5 782,-64.5 782,-70.5 776,-76.5 770,-76.5 770,-76.5 710,-76.5 710,-76.5 704,-76.5 698,-70.5 698,-64.5 698,-64.5 698,-52.5 698,-52.5 698,-46.5 704,-40.5 710,-40.5"/>
<text text-anchor="middle" x="740" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M363,-40.5C363,-40.5 423,-40.5 423,-40.5 429,-40.5 435,-46.5 435,-52.5 435,-52.5 435,-64.5 435,-64.5 435,-70.5 429,-76.5 423,-76.5 423,-76.5 363,-76.5 363,-76.5 357,-76.5 351,-70.5 351,-64.5 351,-64.5 351,-52.5 351,-52.5 351,-46.5 357,-40.5 363,-40.5"/>
<text text-anchor="middle" x="393" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node13" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M139,-171.5C139,-171.5 199,-171.5 199,-171.5 205,-171.5 211,-177.5 211,-183.5 211,-183.5 211,-195.5 211,-195.5 211,-201.5 205,-207.5 199,-207.5 199,-207.5 139,-207.5 139,-207.5 133,-207.5 127,-201.5 127,-195.5 127,-195.5 127,-183.5 127,-183.5 127,-177.5 133,-171.5 139,-171.5"/>
<text text-anchor="middle" x="169" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M222.6037,-352.9093C221.7025,-350.5799 220.8235,-348.254 220,-346 201.9574,-296.6119 183.5043,-237.371 174.5517,-207.9547"/>
<polygon fill="#000000" stroke="#000000" points="219.4018,-354.3296 226.3474,-362.3303 225.907,-351.7446 219.4018,-354.3296"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node11" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44.5,-362.5C44.5,-362.5 145.5,-362.5 145.5,-362.5 151.5,-362.5 157.5,-368.5 157.5,-374.5 157.5,-374.5 157.5,-386.5 157.5,-386.5 157.5,-392.5 151.5,-398.5 145.5,-398.5 145.5,-398.5 44.5,-398.5 44.5,-398.5 38.5,-398.5 32.5,-392.5 32.5,-386.5 32.5,-386.5 32.5,-374.5 32.5,-374.5 32.5,-368.5 38.5,-362.5 44.5,-362.5"/>
<text text-anchor="middle" x="95" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node16" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M61,-171.5C61,-171.5 91,-171.5 91,-171.5 97,-171.5 103,-177.5 103,-183.5 103,-183.5 103,-195.5 103,-195.5 103,-201.5 97,-207.5 91,-207.5 91,-207.5 61,-207.5 61,-207.5 55,-207.5 49,-201.5 49,-195.5 49,-195.5 49,-183.5 49,-183.5 49,-177.5 55,-171.5 61,-171.5"/>
<text text-anchor="middle" x="76" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="#000000" d="M93.1782,-362.1861C89.8515,-328.7443 82.773,-257.586 78.8196,-217.8441"/>
<polygon fill="#000000" stroke="#000000" points="82.2891,-217.3628 77.8163,-207.7584 75.3234,-218.0558 82.2891,-217.3628"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node12" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M241,-171.5C241,-171.5 293,-171.5 293,-171.5 299,-171.5 305,-177.5 305,-183.5 305,-183.5 305,-195.5 305,-195.5 305,-201.5 299,-207.5 293,-207.5 293,-207.5 241,-207.5 241,-207.5 235,-207.5 229,-201.5 229,-195.5 229,-195.5 229,-183.5 229,-183.5 229,-177.5 235,-171.5 241,-171.5"/>
<text text-anchor="middle" x="267" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M585,-362.5C585,-362.5 677,-362.5 677,-362.5 683,-362.5 689,-368.5 689,-374.5 689,-374.5 689,-386.5 689,-386.5 689,-392.5 683,-398.5 677,-398.5 677,-398.5 585,-398.5 585,-398.5 579,-398.5 573,-392.5 573,-386.5 573,-386.5 573,-374.5 573,-374.5 573,-368.5 579,-362.5 585,-362.5"/>
<text text-anchor="middle" x="631" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port -->
<g id="edge8" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port</title>
<path fill="none" stroke="#000000" d="M688.8393,-356.7916C692.9812,-353.5965 696.7842,-350.012 700,-346 733.0993,-304.7061 738.5827,-239.0835 739.1858,-207.5626"/>
<polygon fill="#000000" stroke="#000000" points="686.8103,-353.9389 680.5221,-362.4659 690.7553,-359.7214 686.8103,-353.9389"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port -->
<g id="edge9" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port</title>
<path fill="none" stroke="#000000" d="M631,-352.09C631,-312.3133 631,-241.1585 631,-207.7584"/>
<polygon fill="#000000" stroke="#000000" points="627.5001,-352.1861 631,-362.1861 634.5001,-352.1862 627.5001,-352.1861"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M699.0091,-373.479C755.485,-366.9451 827.9939,-356.6399 837,-346 891.8446,-281.2065 869.5869,-233.3851 837,-155 823.1395,-121.6596 791.542,-93.8909 768.1566,-76.8313"/>
<polygon fill="#000000" stroke="#000000" points="698.5674,-370.0065 689.027,-374.6143 699.3585,-376.9617 698.5674,-370.0065"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M582.5169,-359.1014C576.3783,-357.0557 570.1075,-355.2729 564,-354 551.3204,-351.3573 340,-355.3143 331,-346 316.2533,-330.7383 325.0223,-175.3629 331,-155 339.8623,-124.8109 361.4023,-95.1276 376.5951,-76.8255"/>
<polygon fill="#000000" stroke="#000000" points="581.4176,-362.4252 592.0122,-362.4969 583.7746,-355.834 581.4176,-362.4252"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M441.5,-362.5C441.5,-362.5 542.5,-362.5 542.5,-362.5 548.5,-362.5 554.5,-368.5 554.5,-374.5 554.5,-374.5 554.5,-386.5 554.5,-386.5 554.5,-392.5 548.5,-398.5 542.5,-398.5 542.5,-398.5 441.5,-398.5 441.5,-398.5 435.5,-398.5 429.5,-392.5 429.5,-386.5 429.5,-386.5 429.5,-374.5 429.5,-374.5 429.5,-368.5 435.5,-362.5 441.5,-362.5"/>
<text text-anchor="middle" x="492" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge10" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M429.331,-374.6319C386.7442,-369.4345 335.2985,-360.3939 319,-346 281.8541,-313.1949 271.1673,-253.204 268.1413,-217.7882"/>
<polygon fill="#000000" stroke="#000000" points="271.6208,-217.373 267.4273,-207.6434 264.6381,-217.8645 271.6208,-217.373"/>
</g>
</g>
</svg>
