INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Syn/Documents/xbarto0c/Digital-electronics-1/Labs/Project_code_lock/DE1_project_code_lock/DE1_project_code_lock.srcs/sim_1/new/tb_clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clock_divider'
