{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708297012792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708297012793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 18 16:56:52 2024 " "Processing started: Sun Feb 18 16:56:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708297012793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708297012793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708297012793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708297013216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708297013217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_1-synth " "Found design unit 1: sum_1-synth" {  } { { "sum_1.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/sum_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023113 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_1 " "Found entity 1: sum_1" {  } { { "sum_1.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/sum_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708297023113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_1_tb-testbench " "Found design unit 1: sum_1_tb-testbench" {  } { { "sum_1_tb.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/sum_1_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023115 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_1_tb " "Found entity 1: sum_1_tb" {  } { { "sum_1_tb.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/sum_1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708297023115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_4-adder " "Found design unit 1: sum_4-adder" {  } { { "sum_4.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/sum_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023116 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_4 " "Found entity 1: sum_4" {  } { { "sum_4.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/sum_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708297023116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_4_tb-testbench " "Found design unit 1: sum_4_tb-testbench" {  } { { "sum_4_tb.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/sum_4_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023119 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_4_tb " "Found entity 1: sum_4_tb" {  } { { "sum_4_tb.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/sum_4_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708297023119 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 seven_segments.vhd(75) " "VHDL error at seven_segments.vhd(75): block comments are not supported in VHDL_1993" {  } { { "seven_segments.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/seven_segments.vhd" 75 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Design Software" 0 -1 1708297023120 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement seven_segments.vhd(84) " "VHDL syntax error at seven_segments.vhd(84) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "seven_segments.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/seven_segments.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1708297023120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segments.vhd 0 0 " "Found 0 design units, including 0 entities, in source file seven_segments.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708297023121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segmets_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segmets_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segmets_tb-testbench " "Found design unit 1: seven_segmets_tb-testbench" {  } { { "seven_segmets_tb.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/seven_segmets_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023123 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segmets_tb " "Found entity 1: seven_segmets_tb" {  } { { "seven_segmets_tb.vhd" "" { Text "C:/Users/Usuario/Documents/TallerDisenoDigital/jVargas_kZheng_jEspinoza_digital_design_lab_2024/problema2/seven_segmets_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708297023123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708297023123 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708297023209 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 18 16:57:03 2024 " "Processing ended: Sun Feb 18 16:57:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708297023209 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708297023209 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708297023209 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708297023209 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708297023907 ""}
