<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DATAPATH_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECSTAGE_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DECSTAGE_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DECSTAGE_TEST_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DECSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECSTAGE_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TOP_LEVEL_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553821425" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553821425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553832786" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553832786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="G:/lab3_test/ALUSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/AND32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/Addition32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/BRANCH_BOX.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/CONTROL.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/DATAPATH.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/DATAPATH_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/DECSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/DECSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/Extender.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/IFSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/Lab1_A/ALU.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MEMSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MUX10to5.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MUX10to5_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MUX2TO1.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MUX64to32.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/OR32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/PC.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/RAM.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/ROTL.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/ROTR.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/SLLOGIC.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/SRLOGIC.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/Subtraction32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/TEST_MEMSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/TOP_LEVEL.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/TOP_LEVEL_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/decoder5x32.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/decoder5x32_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/extender_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/multiplexer1024to32.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/multiplexer32to1.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/regist.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/register_file.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/shiftBox.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/shiftBox_TEST.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553832801" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7625370484213520907" xil_pn:start_ts="1553832801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553832801" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9180316639270973239" xil_pn:start_ts="1553832801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553821425" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5800925272695697224" xil_pn:start_ts="1553821425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553832786" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553832786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="G:/lab3_test/ALUSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/AND32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/Addition32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/BRANCH_BOX.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/CONTROL.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/DATAPATH.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/DATAPATH_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/DECSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/DECSTAGE_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/Extender.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/IFSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/Lab1_A/ALU.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MEMSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MUX10to5.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MUX10to5_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MUX2TO1.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/MUX64to32.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/OR32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/PC.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/RAM.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/ROTL.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/ROTR.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/SLLOGIC.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/SRLOGIC.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/Subtraction32BIT.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/TEST_MEMSTAGE.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/TOP_LEVEL.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/TOP_LEVEL_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/decoder5x32.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/decoder5x32_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/extender_TEST.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/multiplexer1024to32.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/multiplexer32to1.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/regist.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/register_file.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/shiftBox.vhd"/>
      <outfile xil_pn:name="G:/lab3_test/shiftBox_TEST.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553832805" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5573162978207173772" xil_pn:start_ts="1553832801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DECSTAGE_TEST_beh.prj"/>
      <outfile xil_pn:name="DECSTAGE_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553832805" xil_pn:in_ck="8666080738855673802" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1347585928965470503" xil_pn:start_ts="1553832805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DECSTAGE_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
