Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Sun Jan 26 01:38:52 2020

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------------------------------------------------+
| Topcell | I2C_Instruction_RAM                                                                  |
| Format  | Verilog                                                                              |
| Source  | C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\I2C_Instruction_RAM.vm |
+---------+--------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 275  | 12084 | 2.28       |
| DFF                       | 121  | 12084 | 1.00       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 81   | 84    | 96.43      |
| -- Single-ended I/O       | 81   | 84    | 96.43      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 1    | 22    | 4.55       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 2    | 8     | 25.00      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 239  | 85  |
| RAM64x18 Interface Logic | 36   | 36  |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 275  | 121 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 2    |
| 5      | 1    |
| 9      | 2    |
| 15     | 1    |
| 16     | 1    |
| 17     | 1    |
| Total  | 8    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 49           | 0           | 0               |
| Output I/O                    | 32           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  49   |  32    |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  81   | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------+
| Fanout | Type    | Name                              |
+--------+---------+-----------------------------------+
| 88     | INT_NET | Net   : PCLK_c                    |
|        |         | Driver: PCLK_ibuf_RNIFTKA/U0_RGB1 |
|        |         | Source: NETLIST                   |
| 82     | INT_NET | Net   : RSTn_c                    |
|        |         | Driver: RSTn_ibuf_RNICUT3/U0_RGB1 |
|        |         | Source: NETLIST                   |
+--------+---------+-----------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-----------------------------------------------------------------+
| Fanout | Type    | Name                                                            |
+--------+---------+-----------------------------------------------------------------+
| 26     | INT_NET | Net   : NN_1                                                    |
|        |         | Driver: seq_enable_ibuf                                         |
| 22     | INT_NET | Net   : I2C_Core_0/N_222_i                                      |
|        |         | Driver: I2C_Core_0/i2c_clk_pulse_RNICRHO                        |
| 21     | INT_NET | Net   : status_sig_RNI3SH5[0]                                   |
|        |         | Driver: I2C_Core_0/status_sig_RNI3SH5[0]                        |
| 21     | INT_NET | Net   : I2C_Core_0/from_bus_Z                                   |
|        |         | Driver: I2C_Core_0/from_bus                                     |
| 20     | INT_NET | Net   : I2C_Core_0/N_230_i                                      |
|        |         | Driver: I2C_Core_0/from_bus_RNIH819                             |
| 19     | INT_NET | Net   : I2C_Core_0/i2c_state_cur[16]                            |
|        |         | Driver: I2C_Core_0/i2c_state_cur[16]                            |
| 18     | INT_NET | Net   : I2C_Core_0/un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z |
|        |         | Driver: I2C_Core_0/un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5   |
| 16     | INT_NET | Net   : I2C_Core_0/i2c_clk_cnte                                 |
|        |         | Driver: I2C_Core_0/un1_i2c_bus_ready_1_sqmuxa_1_i_0_RNITKAP5    |
| 13     | INT_NET | Net   : seq_state_cur[0]                                        |
|        |         | Driver: seq_state_cur[0]                                        |
| 12     | INT_NET | Net   : seq_state_cur[1]                                        |
|        |         | Driver: seq_state_cur[1]                                        |
+--------+---------+-----------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-----------------------------------------------------------------+
| Fanout | Type    | Name                                                            |
+--------+---------+-----------------------------------------------------------------+
| 26     | INT_NET | Net   : NN_1                                                    |
|        |         | Driver: seq_enable_ibuf                                         |
| 22     | INT_NET | Net   : I2C_Core_0/N_222_i                                      |
|        |         | Driver: I2C_Core_0/i2c_clk_pulse_RNICRHO                        |
| 21     | INT_NET | Net   : status_sig_RNI3SH5[0]                                   |
|        |         | Driver: I2C_Core_0/status_sig_RNI3SH5[0]                        |
| 21     | INT_NET | Net   : I2C_Core_0/from_bus_Z                                   |
|        |         | Driver: I2C_Core_0/from_bus                                     |
| 20     | INT_NET | Net   : I2C_Core_0/N_230_i                                      |
|        |         | Driver: I2C_Core_0/from_bus_RNIH819                             |
| 19     | INT_NET | Net   : I2C_Core_0/i2c_state_cur[16]                            |
|        |         | Driver: I2C_Core_0/i2c_state_cur[16]                            |
| 18     | INT_NET | Net   : I2C_Core_0/un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5_Z |
|        |         | Driver: I2C_Core_0/un1_i2c_bus_ready_1_sqmuxa_1_i_o2_RNI0QQE5   |
| 16     | INT_NET | Net   : I2C_Core_0/i2c_clk_cnte                                 |
|        |         | Driver: I2C_Core_0/un1_i2c_bus_ready_1_sqmuxa_1_i_0_RNITKAP5    |
| 13     | INT_NET | Net   : seq_state_cur[0]                                        |
|        |         | Driver: seq_state_cur[0]                                        |
| 12     | INT_NET | Net   : seq_state_cur[1]                                        |
|        |         | Driver: seq_state_cur[1]                                        |
+--------+---------+-----------------------------------------------------------------+

