#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d6aa80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d6ac10 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d75c20 .functor NOT 1, L_0x1da04a0, C4<0>, C4<0>, C4<0>;
L_0x1da0200 .functor XOR 1, L_0x1da00a0, L_0x1da0160, C4<0>, C4<0>;
L_0x1da0390 .functor XOR 1, L_0x1da0200, L_0x1da02c0, C4<0>, C4<0>;
v0x1d9c590_0 .net *"_ivl_10", 0 0, L_0x1da02c0;  1 drivers
v0x1d9c690_0 .net *"_ivl_12", 0 0, L_0x1da0390;  1 drivers
v0x1d9c770_0 .net *"_ivl_2", 0 0, L_0x1d9e470;  1 drivers
v0x1d9c830_0 .net *"_ivl_4", 0 0, L_0x1da00a0;  1 drivers
v0x1d9c910_0 .net *"_ivl_6", 0 0, L_0x1da0160;  1 drivers
v0x1d9ca40_0 .net *"_ivl_8", 0 0, L_0x1da0200;  1 drivers
v0x1d9cb20_0 .net "a", 0 0, v0x1d99450_0;  1 drivers
v0x1d9cbc0_0 .net "b", 0 0, v0x1d994f0_0;  1 drivers
v0x1d9cc60_0 .net "c", 0 0, v0x1d99590_0;  1 drivers
v0x1d9cd00_0 .var "clk", 0 0;
v0x1d9cda0_0 .net "d", 0 0, v0x1d996d0_0;  1 drivers
v0x1d9ce40_0 .net "q_dut", 0 0, L_0x1d9ff40;  1 drivers
v0x1d9cee0_0 .net "q_ref", 0 0, L_0x1d75c90;  1 drivers
v0x1d9cf80_0 .var/2u "stats1", 159 0;
v0x1d9d020_0 .var/2u "strobe", 0 0;
v0x1d9d0c0_0 .net "tb_match", 0 0, L_0x1da04a0;  1 drivers
v0x1d9d180_0 .net "tb_mismatch", 0 0, L_0x1d75c20;  1 drivers
v0x1d9d240_0 .net "wavedrom_enable", 0 0, v0x1d997c0_0;  1 drivers
v0x1d9d2e0_0 .net "wavedrom_title", 511 0, v0x1d99860_0;  1 drivers
L_0x1d9e470 .concat [ 1 0 0 0], L_0x1d75c90;
L_0x1da00a0 .concat [ 1 0 0 0], L_0x1d75c90;
L_0x1da0160 .concat [ 1 0 0 0], L_0x1d9ff40;
L_0x1da02c0 .concat [ 1 0 0 0], L_0x1d75c90;
L_0x1da04a0 .cmp/eeq 1, L_0x1d9e470, L_0x1da0390;
S_0x1d6ada0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1d6ac10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d56ea0 .functor OR 1, v0x1d99450_0, v0x1d994f0_0, C4<0>, C4<0>;
L_0x1d6b500 .functor OR 1, v0x1d99590_0, v0x1d996d0_0, C4<0>, C4<0>;
L_0x1d75c90 .functor AND 1, L_0x1d56ea0, L_0x1d6b500, C4<1>, C4<1>;
v0x1d75e90_0 .net *"_ivl_0", 0 0, L_0x1d56ea0;  1 drivers
v0x1d75f30_0 .net *"_ivl_2", 0 0, L_0x1d6b500;  1 drivers
v0x1d56ff0_0 .net "a", 0 0, v0x1d99450_0;  alias, 1 drivers
v0x1d57090_0 .net "b", 0 0, v0x1d994f0_0;  alias, 1 drivers
v0x1d988d0_0 .net "c", 0 0, v0x1d99590_0;  alias, 1 drivers
v0x1d989e0_0 .net "d", 0 0, v0x1d996d0_0;  alias, 1 drivers
v0x1d98aa0_0 .net "q", 0 0, L_0x1d75c90;  alias, 1 drivers
S_0x1d98c00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1d6ac10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d99450_0 .var "a", 0 0;
v0x1d994f0_0 .var "b", 0 0;
v0x1d99590_0 .var "c", 0 0;
v0x1d99630_0 .net "clk", 0 0, v0x1d9cd00_0;  1 drivers
v0x1d996d0_0 .var "d", 0 0;
v0x1d997c0_0 .var "wavedrom_enable", 0 0;
v0x1d99860_0 .var "wavedrom_title", 511 0;
E_0x1d65a20/0 .event negedge, v0x1d99630_0;
E_0x1d65a20/1 .event posedge, v0x1d99630_0;
E_0x1d65a20 .event/or E_0x1d65a20/0, E_0x1d65a20/1;
E_0x1d65c70 .event posedge, v0x1d99630_0;
E_0x1d4f9f0 .event negedge, v0x1d99630_0;
S_0x1d98f50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d98c00;
 .timescale -12 -12;
v0x1d99150_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d99250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d98c00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d999c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1d6ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d9d610 .functor NOT 1, v0x1d99450_0, C4<0>, C4<0>, C4<0>;
L_0x1d9d6a0 .functor NOT 1, v0x1d994f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9d730 .functor AND 1, L_0x1d9d610, L_0x1d9d6a0, C4<1>, C4<1>;
L_0x1d9d7a0 .functor NOT 1, v0x1d99590_0, C4<0>, C4<0>, C4<0>;
L_0x1d9d840 .functor AND 1, L_0x1d9d730, L_0x1d9d7a0, C4<1>, C4<1>;
L_0x1d9d950 .functor AND 1, L_0x1d9d840, v0x1d996d0_0, C4<1>, C4<1>;
L_0x1d9da50 .functor NOT 1, v0x1d99450_0, C4<0>, C4<0>, C4<0>;
L_0x1d9dac0 .functor NOT 1, v0x1d994f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9db80 .functor AND 1, L_0x1d9da50, L_0x1d9dac0, C4<1>, C4<1>;
L_0x1d9dc90 .functor AND 1, L_0x1d9db80, v0x1d99590_0, C4<1>, C4<1>;
L_0x1d9ddb0 .functor NOT 1, v0x1d996d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9de20 .functor AND 1, L_0x1d9dc90, L_0x1d9ddb0, C4<1>, C4<1>;
L_0x1d9df50 .functor OR 1, L_0x1d9d950, L_0x1d9de20, C4<0>, C4<0>;
L_0x1d9e060 .functor NOT 1, v0x1d99450_0, C4<0>, C4<0>, C4<0>;
L_0x1d9dee0 .functor AND 1, L_0x1d9e060, v0x1d994f0_0, C4<1>, C4<1>;
L_0x1d9e1a0 .functor NOT 1, v0x1d99590_0, C4<0>, C4<0>, C4<0>;
L_0x1d9e2a0 .functor AND 1, L_0x1d9dee0, L_0x1d9e1a0, C4<1>, C4<1>;
L_0x1d9e3b0 .functor AND 1, L_0x1d9e2a0, v0x1d996d0_0, C4<1>, C4<1>;
L_0x1d9e510 .functor OR 1, L_0x1d9df50, L_0x1d9e3b0, C4<0>, C4<0>;
L_0x1d9e620 .functor NOT 1, v0x1d99590_0, C4<0>, C4<0>, C4<0>;
L_0x1d9e850 .functor AND 1, v0x1d994f0_0, L_0x1d9e620, C4<1>, C4<1>;
L_0x1d9ea20 .functor AND 1, L_0x1d9e850, v0x1d996d0_0, C4<1>, C4<1>;
L_0x1d9ecb0 .functor OR 1, L_0x1d9e510, L_0x1d9ea20, C4<0>, C4<0>;
L_0x1d9edc0 .functor AND 1, v0x1d994f0_0, v0x1d99590_0, C4<1>, C4<1>;
L_0x1d9ef00 .functor NOT 1, v0x1d996d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9ef70 .functor AND 1, L_0x1d9edc0, L_0x1d9ef00, C4<1>, C4<1>;
L_0x1d9f160 .functor OR 1, L_0x1d9ecb0, L_0x1d9ef70, C4<0>, C4<0>;
L_0x1d9f270 .functor AND 1, v0x1d994f0_0, v0x1d99590_0, C4<1>, C4<1>;
L_0x1d9f3d0 .functor AND 1, L_0x1d9f270, v0x1d996d0_0, C4<1>, C4<1>;
L_0x1d9f490 .functor OR 1, L_0x1d9f160, L_0x1d9f3d0, C4<0>, C4<0>;
L_0x1d9f6a0 .functor NOT 1, v0x1d994f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9f710 .functor AND 1, v0x1d99450_0, L_0x1d9f6a0, C4<1>, C4<1>;
L_0x1d9f9f0 .functor NOT 1, v0x1d99590_0, C4<0>, C4<0>, C4<0>;
L_0x1d9fa60 .functor AND 1, L_0x1d9f710, L_0x1d9f9f0, C4<1>, C4<1>;
L_0x1d9fc90 .functor NOT 1, v0x1d996d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9fd00 .functor AND 1, L_0x1d9fa60, L_0x1d9fc90, C4<1>, C4<1>;
L_0x1d9ff40 .functor OR 1, L_0x1d9f490, L_0x1d9fd00, C4<0>, C4<0>;
v0x1d99cb0_0 .net *"_ivl_0", 0 0, L_0x1d9d610;  1 drivers
v0x1d99d90_0 .net *"_ivl_10", 0 0, L_0x1d9d950;  1 drivers
v0x1d99e70_0 .net *"_ivl_12", 0 0, L_0x1d9da50;  1 drivers
v0x1d99f60_0 .net *"_ivl_14", 0 0, L_0x1d9dac0;  1 drivers
v0x1d9a040_0 .net *"_ivl_16", 0 0, L_0x1d9db80;  1 drivers
v0x1d9a170_0 .net *"_ivl_18", 0 0, L_0x1d9dc90;  1 drivers
v0x1d9a250_0 .net *"_ivl_2", 0 0, L_0x1d9d6a0;  1 drivers
v0x1d9a330_0 .net *"_ivl_20", 0 0, L_0x1d9ddb0;  1 drivers
v0x1d9a410_0 .net *"_ivl_22", 0 0, L_0x1d9de20;  1 drivers
v0x1d9a4f0_0 .net *"_ivl_24", 0 0, L_0x1d9df50;  1 drivers
v0x1d9a5d0_0 .net *"_ivl_26", 0 0, L_0x1d9e060;  1 drivers
v0x1d9a6b0_0 .net *"_ivl_28", 0 0, L_0x1d9dee0;  1 drivers
v0x1d9a790_0 .net *"_ivl_30", 0 0, L_0x1d9e1a0;  1 drivers
v0x1d9a870_0 .net *"_ivl_32", 0 0, L_0x1d9e2a0;  1 drivers
v0x1d9a950_0 .net *"_ivl_34", 0 0, L_0x1d9e3b0;  1 drivers
v0x1d9aa30_0 .net *"_ivl_36", 0 0, L_0x1d9e510;  1 drivers
v0x1d9ab10_0 .net *"_ivl_38", 0 0, L_0x1d9e620;  1 drivers
v0x1d9abf0_0 .net *"_ivl_4", 0 0, L_0x1d9d730;  1 drivers
v0x1d9acd0_0 .net *"_ivl_40", 0 0, L_0x1d9e850;  1 drivers
v0x1d9adb0_0 .net *"_ivl_42", 0 0, L_0x1d9ea20;  1 drivers
v0x1d9ae90_0 .net *"_ivl_44", 0 0, L_0x1d9ecb0;  1 drivers
v0x1d9af70_0 .net *"_ivl_46", 0 0, L_0x1d9edc0;  1 drivers
v0x1d9b050_0 .net *"_ivl_48", 0 0, L_0x1d9ef00;  1 drivers
v0x1d9b130_0 .net *"_ivl_50", 0 0, L_0x1d9ef70;  1 drivers
v0x1d9b210_0 .net *"_ivl_52", 0 0, L_0x1d9f160;  1 drivers
v0x1d9b2f0_0 .net *"_ivl_54", 0 0, L_0x1d9f270;  1 drivers
v0x1d9b3d0_0 .net *"_ivl_56", 0 0, L_0x1d9f3d0;  1 drivers
v0x1d9b4b0_0 .net *"_ivl_58", 0 0, L_0x1d9f490;  1 drivers
v0x1d9b590_0 .net *"_ivl_6", 0 0, L_0x1d9d7a0;  1 drivers
v0x1d9b670_0 .net *"_ivl_60", 0 0, L_0x1d9f6a0;  1 drivers
v0x1d9b750_0 .net *"_ivl_62", 0 0, L_0x1d9f710;  1 drivers
v0x1d9b830_0 .net *"_ivl_64", 0 0, L_0x1d9f9f0;  1 drivers
v0x1d9b910_0 .net *"_ivl_66", 0 0, L_0x1d9fa60;  1 drivers
v0x1d9bc00_0 .net *"_ivl_68", 0 0, L_0x1d9fc90;  1 drivers
v0x1d9bce0_0 .net *"_ivl_70", 0 0, L_0x1d9fd00;  1 drivers
v0x1d9bdc0_0 .net *"_ivl_8", 0 0, L_0x1d9d840;  1 drivers
v0x1d9bea0_0 .net "a", 0 0, v0x1d99450_0;  alias, 1 drivers
v0x1d9bf40_0 .net "b", 0 0, v0x1d994f0_0;  alias, 1 drivers
v0x1d9c030_0 .net "c", 0 0, v0x1d99590_0;  alias, 1 drivers
v0x1d9c120_0 .net "d", 0 0, v0x1d996d0_0;  alias, 1 drivers
v0x1d9c210_0 .net "q", 0 0, L_0x1d9ff40;  alias, 1 drivers
S_0x1d9c370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1d6ac10;
 .timescale -12 -12;
E_0x1d657c0 .event anyedge, v0x1d9d020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d9d020_0;
    %nor/r;
    %assign/vec4 v0x1d9d020_0, 0;
    %wait E_0x1d657c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d98c00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d996d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d99590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d994f0_0, 0;
    %assign/vec4 v0x1d99450_0, 0;
    %wait E_0x1d4f9f0;
    %wait E_0x1d65c70;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d996d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d99590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d994f0_0, 0;
    %assign/vec4 v0x1d99450_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d65a20;
    %load/vec4 v0x1d99450_0;
    %load/vec4 v0x1d994f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d99590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d996d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d996d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d99590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d994f0_0, 0;
    %assign/vec4 v0x1d99450_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d99250;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d65a20;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d996d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d99590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d994f0_0, 0;
    %assign/vec4 v0x1d99450_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d6ac10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9d020_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d6ac10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d9cd00_0;
    %inv;
    %store/vec4 v0x1d9cd00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d6ac10;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d99630_0, v0x1d9d180_0, v0x1d9cb20_0, v0x1d9cbc0_0, v0x1d9cc60_0, v0x1d9cda0_0, v0x1d9cee0_0, v0x1d9ce40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d6ac10;
T_7 ;
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d6ac10;
T_8 ;
    %wait E_0x1d65a20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9cf80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9cf80_0, 4, 32;
    %load/vec4 v0x1d9d0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9cf80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9cf80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9cf80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d9cee0_0;
    %load/vec4 v0x1d9cee0_0;
    %load/vec4 v0x1d9ce40_0;
    %xor;
    %load/vec4 v0x1d9cee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9cf80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d9cf80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9cf80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter4/response0/top_module.sv";
