0.6
2019.2
Nov  6 2019
21:57:16
S:/digital system design/Lab_E/Lab_E.srcs/sources_1/new/six_bit_ripple_adder.v,1709900277,verilog,,S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/six_xnor.v,,six_bit_ripple_adder,,,,,,,,
S:/digital system design/Lab_E/full_adder.v,1707818353,verilog,,S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/fxn_function.v,,FullAdder,,,,,,,,
S:/digital system design/assignmnet_1/LabB-codes/eq1.v,1709822375,verilog,,S:/digital system design/assignmnet_1/LabB-codes/eq2.v,,eq1,,,,,,,,
S:/digital system design/assignmnet_1/LabB-codes/eq2.v,1709825295,verilog,,S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/eq6.v,,eq2,,,,,,,,
S:/digital system design/assignmnet_1/assignment_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
S:/digital system design/assignmnet_1/assignment_1.srcs/sim_1/new/test_bench.v,1710152607,verilog,,,,test_bench,,,,,,,,
S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/eq6.v,1709901808,verilog,,S:/digital system design/Lab_E/full_adder.v,,eq6,,,,,,,,
S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/fxn_function.v,1709901060,verilog,,S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/greater2.v,,fxn_function,,,,,,,,
S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/greater2.v,1709897189,verilog,,S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/invert.v,,greater2,,,,,,,,
S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/invert.v,1709831166,verilog,,S:/digital system design/Lab_E/Lab_E.srcs/sources_1/new/six_bit_ripple_adder.v,,invert,,,,,,,,
S:/digital system design/assignmnet_1/assignment_1.srcs/sources_1/new/six_xnor.v,1709812571,verilog,,S:/digital system design/assignmnet_1/assignment_1.srcs/sim_1/new/test_bench.v,,six_xnor,,,,,,,,
