From d6d9e87c5b6d058d504830fc56d2d7d105953001 Mon Sep 17 00:00:00 2001
From: Jets Yan <jets.yan@amlogic.com>
Date: Wed, 20 May 2015 13:26:40 +0800
Subject: [PATCH 5628/5965] PD#106652: vout: leave vdac uncontrolled in HD mode
 for g9tv/g9bb

Change-Id: Ia5617d4eebaabc085e613437949644353b830f92
---
 arch/arm/mach-mesong9bb/include/mach/tvregs.h | 66 -------------------
 arch/arm/mach-mesong9tv/include/mach/tvregs.h | 66 -------------------
 drivers/amlogic/display/vout/tvconf.c         | 11 ++++
 drivers/amlogic/display/vout/tvoutc.c         |  9 +++
 4 files changed, 20 insertions(+), 132 deletions(-)

diff --git a/arch/arm/mach-mesong9bb/include/mach/tvregs.h b/arch/arm/mach-mesong9bb/include/mach/tvregs.h
index 1c6a3fd28cde..3fe484c179b3 100644
--- a/arch/arm/mach-mesong9bb/include/mach/tvregs.h
+++ b/arch/arm/mach-mesong9bb/include/mach/tvregs.h
@@ -138,12 +138,6 @@ static const  reg_t tvregs_720p[] = {
     {P_VENC_UPSAMPLE_CTRL0,        0x9061,},
     {P_VENC_UPSAMPLE_CTRL1,        0xa061,},
     {P_VENC_UPSAMPLE_CTRL2,        0xb061,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,},
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,},
     {P_ENCP_DACSEL_0,              0x3102,},
@@ -231,12 +225,6 @@ static const  reg_t tvregs_720p_50hz[] = {
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,},
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCP_VIDEO_EN,              1,     },
     {P_ENCI_VIDEO_EN,              0,     },
     {MREG_END_MARKER,            0      }
@@ -291,12 +279,6 @@ static const reg_t tvregs_480i[] = {
     {P_VENC_UPSAMPLE_CTRL0,          0x0061,},
     {P_VENC_UPSAMPLE_CTRL1,          0x4061,},
     {P_VENC_UPSAMPLE_CTRL2,          0x5061,},
-    {P_VENC_VDAC_DACSEL0,            0x0000,},
-    {P_VENC_VDAC_DACSEL1,            0x0000,},
-    {P_VENC_VDAC_DACSEL2,            0x0000,},
-    {P_VENC_VDAC_DACSEL3,            0x0000,},
-    {P_VENC_VDAC_DACSEL4,            0x0000,},
-    {P_VENC_VDAC_DACSEL5,            0x0000,},
     {P_VPU_VIU_VENC_MUX_CTRL,        0x0005,},
     {P_VENC_VDAC_FIFO_CTRL,          0x2000,},
     {P_ENCI_DACSEL_0,                0x0011 },
@@ -430,12 +412,6 @@ static const reg_t tvregs_480p[] = {
     {P_VENC_UPSAMPLE_CTRL0,        0x9061,},
     {P_VENC_UPSAMPLE_CTRL1,        0xa061,},
     {P_VENC_UPSAMPLE_CTRL2,        0xb061,},
-    {P_VENC_VDAC_DACSEL0,          0xf003,},
-    {P_VENC_VDAC_DACSEL1,          0xf003,},
-    {P_VENC_VDAC_DACSEL2,          0xf003,},
-    {P_VENC_VDAC_DACSEL3,          0xf003,},
-    {P_VENC_VDAC_DACSEL4,          0xf003,},
-    {P_VENC_VDAC_DACSEL5,          0xf003,},
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,},
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,},
     {P_ENCP_DACSEL_0,              0x3102,},
@@ -494,12 +470,6 @@ static const reg_t tvregs_576i[] = {
     {P_VENC_UPSAMPLE_CTRL0,             0x0061,    },
     {P_VENC_UPSAMPLE_CTRL1,             0x4061,    },
     {P_VENC_UPSAMPLE_CTRL2,             0x5061,    },
-    {P_VENC_VDAC_DACSEL0,               0x0000,    },
-    {P_VENC_VDAC_DACSEL1,               0x0000,    },
-    {P_VENC_VDAC_DACSEL2,               0x0000,    },
-    {P_VENC_VDAC_DACSEL3,               0x0000,    },
-    {P_VENC_VDAC_DACSEL4,               0x0000,    },
-    {P_VENC_VDAC_DACSEL5,               0x0000,    },
     {P_VPU_VIU_VENC_MUX_CTRL,           0x0005,    },
     {P_VENC_VDAC_FIFO_CTRL,             0x2000,    },
     {P_ENCI_DACSEL_0,                   0x0011     },
@@ -633,12 +603,6 @@ static const reg_t tvregs_576p[] = {
     {P_VENC_UPSAMPLE_CTRL0,        0x9061,    },
     {P_VENC_UPSAMPLE_CTRL1,        0xa061,    },
     {P_VENC_UPSAMPLE_CTRL2,        0xb061,    },
-    {P_VENC_VDAC_DACSEL0,          0xf003,    },
-    {P_VENC_VDAC_DACSEL1,          0xf003,    },
-    {P_VENC_VDAC_DACSEL2,          0xf003,    },
-    {P_VENC_VDAC_DACSEL3,          0xf003,    },
-    {P_VENC_VDAC_DACSEL4,          0xf003,    },
-    {P_VENC_VDAC_DACSEL5,          0xf003,    },
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,    },
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,    },
     {P_ENCP_DACSEL_0,              0x3102,    },
@@ -704,12 +668,6 @@ static const reg_t tvregs_1080i[] = {
     {P_VENC_VDAC_SETTING,          0,     },
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCI_VIDEO_EN,              0,     },
     {P_ENCP_VIDEO_EN,              1,     },
     {MREG_END_MARKER,            0      }
@@ -793,12 +751,6 @@ static const reg_t tvregs_1080i_50hz[] = {
     {P_VENC_VDAC_SETTING,          0,     },
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCI_VIDEO_EN,              0,     },
     {P_ENCP_VIDEO_EN,              1,     },
     {MREG_END_MARKER,            0      }
@@ -853,12 +805,6 @@ static const reg_t tvregs_1080p[] = {
     {P_VENC_INTCTRL,               0x200, },
     {P_ENCP_VFIFO2VD_CTL,               0,     },
     {P_VENC_VDAC_SETTING,          0,     },
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,},
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
@@ -946,12 +892,6 @@ static const reg_t tvregs_1080p_50hz[] = {
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,},
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCI_VIDEO_EN,              0,     },
     {P_ENCP_VIDEO_EN,              1,     },
     {MREG_END_MARKER,            0      }
@@ -1036,12 +976,6 @@ static const reg_t tvregs_1080p_24hz[] = {
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,},
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCI_VIDEO_EN,              0,     },
     {P_ENCP_VIDEO_EN,              1,     },
     {MREG_END_MARKER,            0      }
diff --git a/arch/arm/mach-mesong9tv/include/mach/tvregs.h b/arch/arm/mach-mesong9tv/include/mach/tvregs.h
index 891fa3530650..81f1d829ab09 100644
--- a/arch/arm/mach-mesong9tv/include/mach/tvregs.h
+++ b/arch/arm/mach-mesong9tv/include/mach/tvregs.h
@@ -85,12 +85,6 @@ static const  reg_t tvregs_720p[] = {
     {P_VENC_UPSAMPLE_CTRL0,        0x9061,},
     {P_VENC_UPSAMPLE_CTRL1,        0xa061,},
     {P_VENC_UPSAMPLE_CTRL2,        0xb061,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,},
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,},
     {P_ENCP_DACSEL_0,              0x3102,},
@@ -165,12 +159,6 @@ static const  reg_t tvregs_720p_50hz[] = {
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,},
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCP_VIDEO_EN,              1,     },
     {P_ENCI_VIDEO_EN,              0,     },
     {MREG_END_MARKER,            0      }
@@ -209,12 +197,6 @@ static const reg_t tvregs_480i[] = {
     {P_VENC_UPSAMPLE_CTRL0,          0x0061,},
     {P_VENC_UPSAMPLE_CTRL1,          0x4061,},
     {P_VENC_UPSAMPLE_CTRL2,          0x5061,},
-    {P_VENC_VDAC_DACSEL0,            0x0000,},
-    {P_VENC_VDAC_DACSEL1,            0x0000,},
-    {P_VENC_VDAC_DACSEL2,            0x0000,},
-    {P_VENC_VDAC_DACSEL3,            0x0000,},
-    {P_VENC_VDAC_DACSEL4,            0x0000,},
-    {P_VENC_VDAC_DACSEL5,            0x0000,},
     {P_VPU_VIU_VENC_MUX_CTRL,        0x0005,},
     {P_VENC_VDAC_FIFO_CTRL,          0x2000,},
     {P_ENCI_DACSEL_0,                0x0011 },
@@ -317,12 +299,6 @@ static const reg_t tvregs_480p[] = {
     {P_VENC_UPSAMPLE_CTRL0,        0x9061,},
     {P_VENC_UPSAMPLE_CTRL1,        0xa061,},
     {P_VENC_UPSAMPLE_CTRL2,        0xb061,},
-    {P_VENC_VDAC_DACSEL0,          0xf003,},
-    {P_VENC_VDAC_DACSEL1,          0xf003,},
-    {P_VENC_VDAC_DACSEL2,          0xf003,},
-    {P_VENC_VDAC_DACSEL3,          0xf003,},
-    {P_VENC_VDAC_DACSEL4,          0xf003,},
-    {P_VENC_VDAC_DACSEL5,          0xf003,},
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,},
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,},
     {P_ENCP_DACSEL_0,              0x3102,},
@@ -365,12 +341,6 @@ static const reg_t tvregs_576i[] = {
     {P_VENC_UPSAMPLE_CTRL0,             0x0061,    },
     {P_VENC_UPSAMPLE_CTRL1,             0x4061,    },
     {P_VENC_UPSAMPLE_CTRL2,             0x5061,    },
-    {P_VENC_VDAC_DACSEL0,               0x0000,    },
-    {P_VENC_VDAC_DACSEL1,               0x0000,    },
-    {P_VENC_VDAC_DACSEL2,               0x0000,    },
-    {P_VENC_VDAC_DACSEL3,               0x0000,    },
-    {P_VENC_VDAC_DACSEL4,               0x0000,    },
-    {P_VENC_VDAC_DACSEL5,               0x0000,    },
     {P_VPU_VIU_VENC_MUX_CTRL,           0x0005,    },
     {P_VENC_VDAC_FIFO_CTRL,             0x2000,    },
     {P_ENCI_DACSEL_0,                   0x0011     },
@@ -473,12 +443,6 @@ static const reg_t tvregs_576p[] = {
     {P_VENC_UPSAMPLE_CTRL0,        0x9061,    },
     {P_VENC_UPSAMPLE_CTRL1,        0xa061,    },
     {P_VENC_UPSAMPLE_CTRL2,        0xb061,    },
-    {P_VENC_VDAC_DACSEL0,          0xf003,    },
-    {P_VENC_VDAC_DACSEL1,          0xf003,    },
-    {P_VENC_VDAC_DACSEL2,          0xf003,    },
-    {P_VENC_VDAC_DACSEL3,          0xf003,    },
-    {P_VENC_VDAC_DACSEL4,          0xf003,    },
-    {P_VENC_VDAC_DACSEL5,          0xf003,    },
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,    },
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,    },
     {P_ENCP_DACSEL_0,              0x3102,    },
@@ -530,12 +494,6 @@ static const reg_t tvregs_1080i[] = {
     {P_VENC_VDAC_SETTING,          0,     },
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCI_VIDEO_EN,              0,     },
     {P_ENCP_VIDEO_EN,              1,     },
     {MREG_END_MARKER,            0      }
@@ -607,12 +565,6 @@ static const reg_t tvregs_1080i_50hz[] = {
     {P_VENC_VDAC_SETTING,          0,     },
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCI_VIDEO_EN,              0,     },
     {P_ENCP_VIDEO_EN,              1,     },
     {MREG_END_MARKER,            0      }
@@ -652,12 +604,6 @@ static const reg_t tvregs_1080p[] = {
     {P_VENC_INTCTRL,               0x200, },
     {P_ENCP_VFIFO2VD_CTL,               0,     },
     {P_VENC_VDAC_SETTING,          0,     },
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_VENC_VDAC_FIFO_CTRL,        0x1000,},
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
@@ -733,12 +679,6 @@ static const reg_t tvregs_1080p_50hz[] = {
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,},
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCI_VIDEO_EN,              0,     },
     {P_ENCP_VIDEO_EN,              1,     },
     {MREG_END_MARKER,            0      }
@@ -811,12 +751,6 @@ static const reg_t tvregs_1080p_24hz[] = {
     {P_VPU_VIU_VENC_MUX_CTRL,      0x000a,},
     {P_ENCP_DACSEL_0,              0x3102,},
     {P_ENCP_DACSEL_1,              0x0054,},
-    {P_VENC_VDAC_DACSEL0,          0x0001,},
-    {P_VENC_VDAC_DACSEL1,          0x0001,},
-    {P_VENC_VDAC_DACSEL2,          0x0001,},
-    {P_VENC_VDAC_DACSEL3,          0x0001,},
-    {P_VENC_VDAC_DACSEL4,          0x0001,},
-    {P_VENC_VDAC_DACSEL5,          0x0001,},
     {P_ENCI_VIDEO_EN,              0,     },
     {P_ENCP_VIDEO_EN,              1,     },
     {MREG_END_MARKER,            0      }
diff --git a/drivers/amlogic/display/vout/tvconf.c b/drivers/amlogic/display/vout/tvconf.c
index 9cdf388ee9a0..e4b1ce9bf8fb 100644
--- a/drivers/amlogic/display/vout/tvconf.c
+++ b/drivers/amlogic/display/vout/tvconf.c
@@ -798,8 +798,12 @@ static const vinfo_t *get_tv_info(vmode_t mode)
     return NULL;
 }
 
+extern void cvbs_cntl_output(unsigned int open);
 static int tv_set_current_vmode(vmode_t mod)
 {
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9TV) || (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9BB)
+    vmode_t mode_old = info->vinfo->mode;
+#endif
     if ((mod&VMODE_MODE_BIT_MASK)> VMODE_MAX)
         return -EINVAL;
     info->vinfo = get_tv_info(mod & VMODE_MODE_BIT_MASK);
@@ -807,6 +811,13 @@ static int tv_set_current_vmode(vmode_t mod)
         printk("don't get tv_info, mode is %d\n", mod);
         return 1;
     }
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9TV) || (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9BB)
+    if ((mode_old == VMODE_480CVBS) || (mode_old == VMODE_576CVBS))
+    {
+        cvbs_cntl_output(0);
+    }
+#endif
+
 //	info->vinfo = &tv_info[mod & VMODE_MODE_BIT_MASK];
     printk("mode is %d,sync_duration_den=%d,sync_duration_num=%d\n", mod,info->vinfo->sync_duration_den,info->vinfo->sync_duration_num);
     if (mod&VMODE_LOGO_BIT_MASK)  return 0;
diff --git a/drivers/amlogic/display/vout/tvoutc.c b/drivers/amlogic/display/vout/tvoutc.c
index e6176c52bf53..d17608778d07 100755
--- a/drivers/amlogic/display/vout/tvoutc.c
+++ b/drivers/amlogic/display/vout/tvoutc.c
@@ -504,7 +504,16 @@ int tvoutc_setmode(tvmode_t mode)
 #endif
 	}
 
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9TV) || (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9BB)
+// for g9tv tv project, don't close vdac for they may have atv source passthrough
+// to vdac to output cvbs directly.
+// for g9tv other projects, it need not to close vdac every times for hdmi resolutions.
+    if ((mode == TVMODE_480CVBS) || (mode == TVMODE_576CVBS))
+#endif
+{
     cvbs_cntl_output(0);
+}
+
 #endif
 
     while (MREG_END_MARKER != s->reg)
-- 
2.19.0

