// Seed: 1091703476
module module_0 (
    input  tri  id_0,
    output wire id_1,
    input  wand id_2,
    input  tri  id_3,
    output wand id_4,
    input  wire id_5,
    input  tri0 id_6,
    input  tri1 id_7,
    input  tri1 id_8
    , id_11,
    output tri0 id_9
);
  assign id_1 = 1;
  logic [7:0] id_12;
  assign id_12[1] = 1;
  wire id_13;
  id_14(
      .id_0(id_2), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    output wire id_3,
    inout uwire id_4,
    output tri id_5,
    output supply1 id_6,
    input tri id_7,
    output wor id_8
);
  assign id_1 = 1'b0 && 1'b0;
  assign id_3 = id_2;
  wire id_10 = id_10;
  module_0(
      id_7, id_5, id_4, id_4, id_4, id_0, id_0, id_4, id_7, id_1
  );
endmodule
