{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679538493513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679538493516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 15:28:13 2023 " "Processing started: Thu Mar 23 15:28:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679538493516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538493516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nios_Sys_3A -c Nios_Sys_3A " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nios_Sys_3A -c Nios_Sys_3A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538493516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679538494061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679538494063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/nios_system_3a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_3a/synthesis/nios_system_3a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_Sys_3A-rtl " "Found design unit 1: Nios_Sys_3A-rtl" {  } { { "Nios_System_3A/synthesis/Nios_System_3A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500860 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_Sys_3A " "Found entity 1: Nios_Sys_3A" {  } { { "Nios_System_3A/synthesis/Nios_System_3A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/nios_system_3a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_3a/synthesis/nios_system_3a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_Sys_3A-rtl " "Found design unit 1: Nios_Sys_3A-rtl" {  } { { "Nios_System_3A/synthesis/Nios_System_3A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500863 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_Sys_3A " "Found entity 1: Nios_Sys_3A" {  } { { "Nios_System_3A/synthesis/Nios_System_3A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_System_3A/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_System_3A/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_irq_mapper " "Found entity 1: Nios_System_3A_irq_mapper" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_irq_mapper.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0 " "Found entity 1: Nios_System_3A_mm_interconnect_0" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_System_3A_mm_interconnect_0_avalon_st_adapter" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_System_3A_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_System_3A_mm_interconnect_0_rsp_mux_001" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500892 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_System_3A_mm_interconnect_0_rsp_mux" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Nios_System_3A_mm_interconnect_0_rsp_demux_001" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_System_3A_mm_interconnect_0_rsp_demux" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Nios_System_3A_mm_interconnect_0_cmd_mux_001" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_System_3A_mm_interconnect_0_cmd_mux" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_System_3A_mm_interconnect_0_cmd_demux_001" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_System_3A_mm_interconnect_0_cmd_demux" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500914 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500914 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500914 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500914 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Nios_System_3A/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Nios_System_3A/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Nios_System_3A/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Nios_System_3A/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Nios_System_3A/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_3A_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_3A_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_router_006_default_decode " "Found entity 1: Nios_System_3A_mm_interconnect_0_router_006_default_decode" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500931 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_3A_mm_interconnect_0_router_006 " "Found entity 2: Nios_System_3A_mm_interconnect_0_router_006" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_3A_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_3A_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_router_003_default_decode " "Found entity 1: Nios_System_3A_mm_interconnect_0_router_003_default_decode" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500933 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_3A_mm_interconnect_0_router_003 " "Found entity 2: Nios_System_3A_mm_interconnect_0_router_003" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_3A_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_3A_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_System_3A_mm_interconnect_0_router_002_default_decode" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500936 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_3A_mm_interconnect_0_router_002 " "Found entity 2: Nios_System_3A_mm_interconnect_0_router_002" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_3A_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_3A_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_System_3A_mm_interconnect_0_router_001_default_decode" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500938 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_3A_mm_interconnect_0_router_001 " "Found entity 2: Nios_System_3A_mm_interconnect_0_router_001" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_3A_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_3A_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_System_3A_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679538500940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_System_3A_mm_interconnect_0_router_default_decode" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500942 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_3A_mm_interconnect_0_router " "Found entity 2: Nios_System_3A_mm_interconnect_0_router" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_System_3A/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_System_3A/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Nios_System_3A/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: Nios_System_3A_cpu_custom_instruction_master_comb_xconnect" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Nios_System_3A/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_sdram_input_efifo_module " "Found entity 1: Nios_System_3A_sdram_input_efifo_module" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500964 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_3A_sdram " "Found entity 2: Nios_System_3A_sdram" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_onchip_memory " "Found entity 1: Nios_System_3A_onchip_memory" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_onchip_memory.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_jtag_uart_sim_scfifo_w " "Found entity 1: Nios_System_3A_jtag_uart_sim_scfifo_w" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500973 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_3A_jtag_uart_scfifo_w " "Found entity 2: Nios_System_3A_jtag_uart_scfifo_w" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500973 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_3A_jtag_uart_sim_scfifo_r " "Found entity 3: Nios_System_3A_jtag_uart_sim_scfifo_r" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500973 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_3A_jtag_uart_scfifo_r " "Found entity 4: Nios_System_3A_jtag_uart_scfifo_r" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500973 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_3A_jtag_uart " "Found entity 5: Nios_System_3A_jtag_uart" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_high_res_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_high_res_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_high_res_timer " "Found entity 1: Nios_System_3A_high_res_timer" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_high_res_timer.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_high_res_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_cpu " "Found entity 1: Nios_System_3A_cpu" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538500978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538500978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu.v 22 22 " "Found 22 design units, including 22 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_cpu_cpu_bht_module " "Found entity 1: Nios_System_3A_cpu_cpu_bht_module" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_3A_cpu_cpu_register_bank_a_module " "Found entity 2: Nios_System_3A_cpu_cpu_register_bank_a_module" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_3A_cpu_cpu_register_bank_b_module " "Found entity 3: Nios_System_3A_cpu_cpu_register_bank_b_module" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_3A_cpu_cpu_nios2_oci_debug " "Found entity 4: Nios_System_3A_cpu_cpu_nios2_oci_debug" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_3A_cpu_cpu_nios2_oci_break " "Found entity 5: Nios_System_3A_cpu_cpu_nios2_oci_break" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_System_3A_cpu_cpu_nios2_oci_xbrk " "Found entity 6: Nios_System_3A_cpu_cpu_nios2_oci_xbrk" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_System_3A_cpu_cpu_nios2_oci_dbrk " "Found entity 7: Nios_System_3A_cpu_cpu_nios2_oci_dbrk" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_System_3A_cpu_cpu_nios2_oci_itrace " "Found entity 8: Nios_System_3A_cpu_cpu_nios2_oci_itrace" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 1111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_System_3A_cpu_cpu_nios2_oci_td_mode " "Found entity 9: Nios_System_3A_cpu_cpu_nios2_oci_td_mode" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_System_3A_cpu_cpu_nios2_oci_dtrace " "Found entity 10: Nios_System_3A_cpu_cpu_nios2_oci_dtrace" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_System_3A_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 11: Nios_System_3A_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 1444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_System_3A_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 12: Nios_System_3A_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_System_3A_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 13: Nios_System_3A_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 1559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_System_3A_cpu_cpu_nios2_oci_fifo " "Found entity 14: Nios_System_3A_cpu_cpu_nios2_oci_fifo" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 1606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_System_3A_cpu_cpu_nios2_oci_pib " "Found entity 15: Nios_System_3A_cpu_cpu_nios2_oci_pib" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_System_3A_cpu_cpu_nios2_oci_im " "Found entity 16: Nios_System_3A_cpu_cpu_nios2_oci_im" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 2115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_System_3A_cpu_cpu_nios2_performance_monitors " "Found entity 17: Nios_System_3A_cpu_cpu_nios2_performance_monitors" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 2185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_System_3A_cpu_cpu_nios2_avalon_reg " "Found entity 18: Nios_System_3A_cpu_cpu_nios2_avalon_reg" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_System_3A_cpu_cpu_ociram_sp_ram_module " "Found entity 19: Nios_System_3A_cpu_cpu_ociram_sp_ram_module" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 2295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_System_3A_cpu_cpu_nios2_ocimem " "Found entity 20: Nios_System_3A_cpu_cpu_nios2_ocimem" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 2360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_System_3A_cpu_cpu_nios2_oci " "Found entity 21: Nios_System_3A_cpu_cpu_nios2_oci" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 2541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""} { "Info" "ISGN_ENTITY_NAME" "22 Nios_System_3A_cpu_cpu " "Found entity 22: Nios_System_3A_cpu_cpu" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu.v" 3086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_cpu_cpu_debug_slave_sysclk " "Found entity 1: Nios_System_3A_cpu_cpu_debug_slave_sysclk" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_cpu_cpu_debug_slave_tck " "Found entity 1: Nios_System_3A_cpu_cpu_debug_slave_tck" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_cpu_cpu_debug_slave_wrapper " "Found entity 1: Nios_System_3A_cpu_cpu_debug_slave_wrapper" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_cpu_cpu_mult_cell " "Found entity 1: Nios_System_3A_cpu_cpu_mult_cell" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_mult_cell.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_cpu_cpu_test_bench " "Found entity 1: Nios_System_3A_cpu_cpu_test_bench" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_test_bench.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_clocks " "Found entity 1: Nios_System_3A_clocks" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_clocks.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_clocks.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Nios_System_3A/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_clocks_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_clocks_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_clocks_sys_pll " "Found entity 1: Nios_System_3A_clocks_sys_pll" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_clocks_sys_pll.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_clocks_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/simd_add_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/simd_add_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIMD_ADD_Instruction-structure " "Found design unit 1: SIMD_ADD_Instruction-structure" {  } { { "Nios_System_3A/synthesis/submodules/SIMD_ADD_Instruction.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/SIMD_ADD_Instruction.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501409 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIMD_ADD_Instruction " "Found entity 1: SIMD_ADD_Instruction" {  } { { "Nios_System_3A/synthesis/submodules/SIMD_ADD_Instruction.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/SIMD_ADD_Instruction.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/simd_add_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/simd_add_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIMD_ADD_HW-arc_v1 " "Found design unit 1: SIMD_ADD_HW-arc_v1" {  } { { "Nios_System_3A/synthesis/submodules/SIMD_ADD_hw.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/SIMD_ADD_hw.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501412 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIMD_ADD_HW " "Found entity 1: SIMD_ADD_HW" {  } { { "Nios_System_3A/synthesis/submodules/SIMD_ADD_hw.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/SIMD_ADD_hw.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_LED_pio " "Found entity 1: Nios_System_3A_LED_pio" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_LED_pio.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_LED_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_3a/synthesis/submodules/nios_system_3a_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_3a/synthesis/submodules/nios_system_3a_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_3A_BUTTON_pio " "Found entity 1: Nios_System_3A_BUTTON_pio" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_BUTTON_pio.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_BUTTON_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679538501419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501419 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_3A_sdram.v(318) " "Verilog HDL or VHDL warning at Nios_System_3A_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1679538501440 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_3A_sdram.v(328) " "Verilog HDL or VHDL warning at Nios_System_3A_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1679538501440 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_3A_sdram.v(338) " "Verilog HDL or VHDL warning at Nios_System_3A_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1679538501440 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_3A_sdram.v(682) " "Verilog HDL or VHDL warning at Nios_System_3A_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/submodules/Nios_System_3A_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1679538501441 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "Nios_Sys_3A " "Top-level entity \"Nios_Sys_3A\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "Nios_Sys_3A Nios_System_3A/synthesis/Nios_System_3A.vhd work " "Instance could be entity \"Nios_Sys_3A\" in file Nios_System_3A/synthesis/Nios_System_3A.vhd compiled in library work" {  } { { "Nios_System_3A/synthesis/Nios_System_3A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd" 9 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1679538501482 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "Nios_Sys_3A Nios_System_3A/synthesis/Nios_System_3A.vhd nios_system_3a " "Instance could be entity \"Nios_Sys_3A\" in file Nios_System_3A/synthesis/Nios_System_3A.vhd compiled in library nios_system_3a" {  } { { "Nios_System_3A/synthesis/Nios_System_3A.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/Nios_System_3A/synthesis/Nios_System_3A.vhd" 9 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1679538501482 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Analysis & Synthesis" 0 -1 1679538501482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios_Sys_3A " "Elaborating entity \"Nios_Sys_3A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679538501483 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679538501507 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/output_files/Nios_Sys_3A.map.smsg " "Generated suppressed messages file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_2_Quartus/output_files/Nios_Sys_3A.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538501594 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679538502785 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 23 15:28:22 2023 " "Processing ended: Thu Mar 23 15:28:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679538502785 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679538502785 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679538502785 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679538502785 ""}
