Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : alu
Version: J-2014.09-SP4
Date   : Thu Mar 10 23:52:30 2016
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                          102
Number of nets:                          1022
Number of cells:                          921
Number of combinational cells:            921
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        135
Number of references:                      28

Combinational area:               2106.345468
Buf/Inv area:                      175.613504
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:             666.416512

Total cell area:                  2106.345468
Total area:                       2772.761979

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
alu                               2106.3455    100.0  2106.3455     0.0000  0.0000  alu
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
Total                                                 2106.3455     0.0000  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_39J1_122_6754     str      1   299.8635     14.2%
  DW_leftsh              astr      1   535.9893     25.4%
  DW_rbsh                astr      1   412.9844     19.6%
  DW_rightsh             astr      1   429.7576     20.4%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   299.8635     14.2%
  Total:                           4  1678.5947     79.7%

Subtotal of datapath(DP_OP) cell area:  299.8635  14.2%  (estimated)
Total synthetic cell area:              1678.5947  79.7%  (estimated)

1
