<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAHBLTOAXI</name><vendor>Actel</vendor><library>DirectCore</library><version>2.1.101</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl/vlog/test/user/AHBL_Master.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl/vlog/test/user/AXI_Slave.v</name><userFileType>Verilog</userFileType></file><file fileid="2"><name>rtl/vlog/test/user/checker.v</name><userFileType>Verilog</userFileType></file><file fileid="3"><name>rtl/vlog/test/user/defines.v</name><userFileType>Verilog</userFileType><vendorExtensions><IncludeInRunDo/><isIncludeFile/></vendorExtensions></file><file fileid="4"><name>mti/scripts/wave.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>rtl/vlog/core/CoreAHBLtoAXI_AHBAccessControl.v</name><logicalName>COREAHBLTOAXI_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="6"><name>rtl/vlog/core/CoreAHBLtoAXI_AXIAccessControl.v</name><logicalName>COREAHBLTOAXI_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="7"><name>rtl/vlog/core/CoreAHBLtoAXI_rdch_ram.v</name><logicalName>COREAHBLTOAXI_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="8"><name>rtl/vlog/core/CoreAHBLtoAXI_RDCHANNELFIFO.v</name><logicalName>COREAHBLTOAXI_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="9"><name>rtl/vlog/core/CoreAHBLtoAXI_reset_sync.v</name><logicalName>COREAHBLTOAXI_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="10"><name>rtl/vlog/core/Synchronizer_AHBtoAXI.v</name><logicalName>COREAHBLTOAXI_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl/vlog/core/Synchronizer_AXItoAHB.v</name><logicalName>COREAHBLTOAXI_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="12"><name>rtl/vlog/core/CoreAHBLtoAXI_wrch_ram.v</name><logicalName>COREAHBLTOAXI_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="13"><name>rtl/vlog/core/CoreAHBLtoAXI_WRCHANNELFIFO.v</name><logicalName>COREAHBLTOAXI_LIB</logicalName><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>