{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@190:200@HdlIdDef", "  wire    [ 63:0]   gpio_o;\n  wire              spi_miso_s;\n  wire              spi_mosi_s;\n  wire    [  7:0]   spi_csn_s;\n  wire              xcvr_pll_locked;\n  wire    [  3:0]   xcvr_rx_ready;\n  wire    [  3:0]   xcvr_tx_ready;\n\n  // daq2\n\n  assign spi_csn_adc = spi_csn_s[2];\n"], "Clone Blocks": [["hdl/projects/daq2/a10gx/system_top.v@188:198", "  wire              eth_mdio_t;\n  wire    [ 63:0]   gpio_i;\n  wire    [ 63:0]   gpio_o;\n  wire              spi_miso_s;\n  wire              spi_mosi_s;\n  wire    [  7:0]   spi_csn_s;\n  wire              xcvr_pll_locked;\n  wire    [  3:0]   xcvr_rx_ready;\n  wire    [  3:0]   xcvr_tx_ready;\n\n  // daq2\n"], ["hdl/projects/daq2/a10gx/system_top.v@185:195", "\n  wire              eth_mdio_i;\n  wire              eth_mdio_o;\n  wire              eth_mdio_t;\n  wire    [ 63:0]   gpio_i;\n  wire    [ 63:0]   gpio_o;\n  wire              spi_miso_s;\n  wire              spi_mosi_s;\n  wire    [  7:0]   spi_csn_s;\n  wire              xcvr_pll_locked;\n  wire    [  3:0]   xcvr_rx_ready;\n"], ["hdl/projects/daq2/a10gx/system_top.v@191:201", "  wire              spi_miso_s;\n  wire              spi_mosi_s;\n  wire    [  7:0]   spi_csn_s;\n  wire              xcvr_pll_locked;\n  wire    [  3:0]   xcvr_rx_ready;\n  wire    [  3:0]   xcvr_tx_ready;\n\n  // daq2\n\n  assign spi_csn_adc = spi_csn_s[2];\n  assign spi_csn_dac = spi_csn_s[1];\n"], ["hdl/projects/daq2/a10gx/system_top.v@187:197", "  wire              eth_mdio_o;\n  wire              eth_mdio_t;\n  wire    [ 63:0]   gpio_i;\n  wire    [ 63:0]   gpio_o;\n  wire              spi_miso_s;\n  wire              spi_mosi_s;\n  wire    [  7:0]   spi_csn_s;\n  wire              xcvr_pll_locked;\n  wire    [  3:0]   xcvr_rx_ready;\n  wire    [  3:0]   xcvr_tx_ready;\n\n"], ["hdl/projects/daq2/a10gx/system_top.v@189:199", "  wire    [ 63:0]   gpio_i;\n  wire    [ 63:0]   gpio_o;\n  wire              spi_miso_s;\n  wire              spi_mosi_s;\n  wire    [  7:0]   spi_csn_s;\n  wire              xcvr_pll_locked;\n  wire    [  3:0]   xcvr_rx_ready;\n  wire    [  3:0]   xcvr_tx_ready;\n\n  // daq2\n\n"]], "Diff Content": {"Delete": [[195, "  wire    [  3:0]   xcvr_rx_ready;\n"]], "Add": []}}