module
input
output
always
posedge
negedge
case
begin
function
endmodule
endcase
endfunction
AUTOARG
reg
wire
else
if
assign
[:]
parameter