# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3" \
"../../../../../../generated/Connect/ConnectWrapper.v" \
"../../../../Connect.ip_user_files/bd/design_connect/ip/design_connect_ConnectWrapper_0_0/sim/design_connect_ConnectWrapper_0_0.v" \
"../../../../Connect.ip_user_files/bd/design_connect/ip/design_connect_clk_wiz_0_0/design_connect_clk_wiz_0_0_clk_wiz.v" \
"../../../../Connect.ip_user_files/bd/design_connect/ip/design_connect_clk_wiz_0_0/design_connect_clk_wiz_0_0.v" \
"../../../../Connect.ip_user_files/bd/design_connect/sim/design_connect.v" \
"../../../../Connect.srcs/sources_1/bd/design_connect/hdl/design_connect_wrapper.v" \
"../../../../../../sim/ConnectTestbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
