Source Block: hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@80:93@HdlStmProcess
  end else begin
    swizzle_out = feedback;
  end
end

always @(posedge clk) begin
  if (reset == 1'b1) begin
    state <= 'h7f80;
  end else begin
    state <= full_state[14:0];
  end
end

endmodule

Diff Content:
- 85 always @(posedge clk) begin
- 86   if (reset == 1'b1) begin
- 87     state <= 'h7f80;
- 88   end else begin
- 89     state <= full_state[14:0];
- 91 end
+ 89   always @(posedge clk) begin
+ 89     if (reset == 1'b1) begin
+ 89       state <= 'h7f80;
+ 89     end else begin
+ 89       state <= full_state[14:0];
+ 89     end

Clone Blocks:
