 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 02:52:01 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: regfile_inst/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu_inst/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_Gated_CLK)
  Path Group: ALU_Gated_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regfile_inst/regArr_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  regfile_inst/regArr_reg[1][7]/Q (DFFRQX2M)              0.48       0.48 f
  regfile_inst/REG1[7] (RegFile_WIDTH8_DEPTH8_ADDR4)      0.00       0.48 f
  alu_inst/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH16)             0.00       0.48 f
  alu_inst/U113/Y (BUFX2M)                                0.22       0.71 f
  alu_inst/div_39/b[7] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.71 f
  alu_inst/div_39/U70/Y (NOR2X1M)                         0.17       0.88 r
  alu_inst/div_39/U67/Y (AND3X1M)                         0.20       1.08 r
  alu_inst/div_39/U65/Y (AND2X1M)                         0.16       1.24 r
  alu_inst/div_39/U62/Y (AND4X1M)                         0.25       1.49 r
  alu_inst/div_39/U40/Y (CLKMX2X2M)                       0.24       1.74 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.44       2.17 f
  alu_inst/div_39/U63/Y (AND3X1M)                         0.32       2.49 f
  alu_inst/div_39/U46/Y (CLKMX2X2M)                       0.24       2.73 r
  alu_inst/div_39/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.49       3.22 r
  alu_inst/div_39/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.24       3.46 r
  alu_inst/div_39/U64/Y (AND2X1M)                         0.24       3.70 r
  alu_inst/div_39/U51/Y (CLKMX2X2M)                       0.27       3.97 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)
                                                          0.46       4.42 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)
                                                          0.33       4.75 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)
                                                          0.31       5.06 f
  alu_inst/div_39/U66/Y (AND2X1M)                         0.28       5.34 f
  alu_inst/div_39/U55/Y (CLKMX2X2M)                       0.24       5.57 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.46       6.03 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.33       6.36 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.33       6.68 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)
                                                          0.31       6.99 f
  alu_inst/div_39/U68/Y (AND3X1M)                         0.39       7.38 f
  alu_inst/div_39/U58/Y (CLKMX2X2M)                       0.25       7.63 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.46       8.09 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.33       8.41 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.33       8.74 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.33       9.07 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)
                                                          0.31       9.38 f
  alu_inst/div_39/U69/Y (AND2X1M)                         0.32       9.70 f
  alu_inst/div_39/U60/Y (CLKMX2X2M)                       0.25       9.95 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)
                                                          0.46      10.41 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)
                                                          0.33      10.74 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.33      11.06 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)
                                                          0.33      11.39 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)
                                                          0.33      11.72 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)
                                                          0.31      12.03 f
  alu_inst/div_39/U71/Y (AND2X1M)                         0.34      12.37 f
  alu_inst/div_39/U61/Y (CLKMX2X2M)                       0.24      12.61 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)
                                                          0.45      13.06 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)
                                                          0.33      13.39 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)
                                                          0.33      13.71 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)
                                                          0.33      14.04 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)
                                                          0.33      14.37 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)
                                                          0.33      14.70 f
  alu_inst/div_39/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)
                                                          0.31      15.01 f
  alu_inst/div_39/quotient[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      15.01 f
  alu_inst/U39/Y (OAI2BB1X2M)                             0.19      15.20 f
  alu_inst/U38/Y (AOI211X2M)                              0.21      15.41 r
  alu_inst/U35/Y (AOI31X2M)                               0.12      15.53 f
  alu_inst/ALU_OUT_reg[0]/D (DFFRQX2M)                    0.00      15.53 f
  data arrival time                                                 15.53

  clock ALU_Gated_CLK (rise edge)                        20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  alu_inst/ALU_OUT_reg[0]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.10


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: uart_inst/UART_RX_inst/fsm_inst/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  uart_inst/RX_IN_S (UART_DATA_WIDTH8)                    0.00      54.28 f
  uart_inst/UART_RX_inst/RX_IN (UART_RX_DATA_WIDTH8)      0.00      54.28 f
  uart_inst/UART_RX_inst/fsm_inst/RX_IN (FSM_RX)          0.00      54.28 f
  uart_inst/UART_RX_inst/fsm_inst/U8/Y (OAI32X1M)         0.14      54.42 r
  uart_inst/UART_RX_inst/fsm_inst/U7/Y (AOI22X1M)         0.13      54.55 f
  uart_inst/UART_RX_inst/fsm_inst/U6/Y (OAI21BX1M)        0.16      54.70 r
  uart_inst/UART_RX_inst/fsm_inst/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      54.70 r
  data arrival time                                                 54.70

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_inst/UART_RX_inst/fsm_inst/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.70
  --------------------------------------------------------------------------
  slack (MET)                                                      216.05


  Startpoint: sys_ctrl_inst/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: regfile_inst/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[3]/Q (DFFRQX2M)         0.55       0.55 f
  sys_ctrl_inst/U68/Y (NOR2X2M)                           0.22       0.77 r
  sys_ctrl_inst/U65/Y (NOR3BX2M)                          0.37       1.14 r
  sys_ctrl_inst/U67/Y (NAND2X2M)                          0.21       1.35 f
  sys_ctrl_inst/U8/Y (OAI221X1M)                          0.55       1.90 r
  sys_ctrl_inst/addr[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       1.90 r
  regfile_inst/Address[0] (RegFile_WIDTH8_DEPTH8_ADDR4)
                                                          0.00       1.90 r
  regfile_inst/U14/Y (BUFX4M)                             0.63       2.54 r
  regfile_inst/U36/Y (MX4X1M)                             0.45       2.99 f
  regfile_inst/U34/Y (MX2X2M)                             0.23       3.21 f
  regfile_inst/U33/Y (AO22X1M)                            0.31       3.52 f
  regfile_inst/RdData_reg[0]/D (DFFRQX2M)                 0.00       3.52 f
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  regfile_inst/RdData_reg[0]/CK (DFFRQX2M)                0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                       16.12


  Startpoint: uart_inst/UART_RX_inst/stp_chk/stp_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_inst/UART_RX_inst/stp_chk/stp_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_inst/UART_RX_inst/stp_chk/stp_error_reg/Q (DFFRQX2M)
                                                          0.89       0.89 r
  uart_inst/UART_RX_inst/stp_chk/stp_error (stop_check)
                                                          0.00       0.89 r
  uart_inst/UART_RX_inst/stp_error (UART_RX_DATA_WIDTH8)
                                                          0.00       0.89 r
  uart_inst/framing_error (UART_DATA_WIDTH8)              0.00       0.89 r
  framing_error (out)                                     0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                      215.92


  Startpoint: uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  uart_inst/UART_RX_inst/counter_inst/U45/Y (NOR2BX1M)
                                                          0.20       0.71 f
  uart_inst/UART_RX_inst/counter_inst/U46/Y (OAI2B2X1M)
                                                          0.20       0.92 r
  uart_inst/UART_RX_inst/counter_inst/U47/Y (NAND4BX1M)
                                                          0.19       1.11 f
  uart_inst/UART_RX_inst/counter_inst/U51/Y (NOR4X1M)     0.33       1.43 r
  uart_inst/UART_RX_inst/counter_inst/U14/Y (NAND2X2M)
                                                          0.14       1.57 f
  uart_inst/UART_RX_inst/counter_inst/U4/Y (NOR2X2M)      0.21       1.78 r
  uart_inst/UART_RX_inst/counter_inst/U3/Y (INVX2M)       0.08       1.86 f
  uart_inst/UART_RX_inst/counter_inst/U16/Y (OAI21X2M)
                                                          0.18       2.04 r
  uart_inst/UART_RX_inst/counter_inst/U12/Y (AOI21X2M)
                                                          0.06       2.10 f
  uart_inst/UART_RX_inst/counter_inst/U10/Y (OAI32X1M)
                                                          0.11       2.21 r
  uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.21 r
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: async_fifo_inst/fifo_rd_inst/r_Binary_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  async_fifo_inst/fifo_rd_inst/r_Binary_reg[0]/CK (DFFRQX2M)
                                                          0.00    8409.28 r
  async_fifo_inst/fifo_rd_inst/r_Binary_reg[0]/Q (DFFRQX2M)
                                                          0.42    8409.70 r
  async_fifo_inst/fifo_rd_inst/r_adder[0] (FIFO_RD_ADDR_WIDTH3)
                                                          0.00    8409.70 r
  async_fifo_inst/fifo_mem_inst/r_adder[0] (FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8)
                                                          0.00    8409.70 r
  async_fifo_inst/fifo_mem_inst/U121/Y (BUFX2M)           0.54    8410.24 r
  async_fifo_inst/fifo_mem_inst/U120/Y (MX4X1M)           0.45    8410.69 f
  async_fifo_inst/fifo_mem_inst/U118/Y (MX2X2M)           0.24    8410.93 f
  async_fifo_inst/fifo_mem_inst/RD_DATA[7] (FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8)
                                                          0.00    8410.93 f
  async_fifo_inst/RD_DATA[7] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8)
                                                          0.00    8410.93 f
  uart_inst/TX_IN_P[7] (UART_DATA_WIDTH8)                 0.00    8410.93 f
  uart_inst/UART_TX_inst/P_DATA[7] (UART_TX_DATA_WIDTH8)
                                                          0.00    8410.93 f
  uart_inst/UART_TX_inst/u_Serializer/P_DATA[7] (Serializer_DATA_WIDTH8)
                                                          0.00    8410.93 f
  uart_inst/UART_TX_inst/u_Serializer/U21/Y (AO22X1M)     0.37    8411.30 f
  uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00    8411.30 f
  data arrival time                                               8411.30

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                              -8411.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: clk_div2_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clk_div2_inst/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clk_div2_inst/counter_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  clk_div2_inst/counter_reg[0]/Q (DFFRQX2M)               0.50       0.50 f
  clk_div2_inst/add_47/A[0] (CLK_divider_1_DW01_inc_0)
                                                          0.00       0.50 f
  clk_div2_inst/add_47/U1_1_1/CO (ADDHX1M)                0.20       0.70 f
  clk_div2_inst/add_47/U1_1_2/CO (ADDHX1M)                0.19       0.90 f
  clk_div2_inst/add_47/U1_1_3/CO (ADDHX1M)                0.19       1.09 f
  clk_div2_inst/add_47/U1_1_4/CO (ADDHX1M)                0.19       1.28 f
  clk_div2_inst/add_47/U1_1_5/CO (ADDHX1M)                0.19       1.48 f
  clk_div2_inst/add_47/U1_1_6/CO (ADDHX1M)                0.20       1.67 f
  clk_div2_inst/add_47/U1/Y (CLKXOR2X2M)                  0.18       1.85 r
  clk_div2_inst/add_47/SUM[7] (CLK_divider_1_DW01_inc_0)
                                                          0.00       1.85 r
  clk_div2_inst/U36/Y (NOR2BX1M)                          0.13       1.99 r
  clk_div2_inst/counter_reg[7]/D (DFFRQX2M)               0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  clk_div2_inst/counter_reg[7]/CK (DFFRQX2M)              0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


1
