-- Final Year Project
-- By David Clarke
-- Created on 14_12_2000
Library IEEE;
Use IEEE.STD_LOGIC_1164.ALL;
--
Entity Answer_Store IS
     Port (CLK : IN  STD_LOGIC;			     -- Entity Controlled by top level clk signal
     	   D   : IN  STD_LOGIC_VECTOR (4 downto 0);  
           SEL : IN  STD_LOGIC_VECTOR (1 downto 0);  -- The SEL input selects the correct set of latches	
           Q   : OUT STD_LOGIC_VECTOR (19 downto 0));
End Entity Answer_Store;
--
Architecture Behavioural OF Answer_Store IS
     Begin
          
          Process(CLK, D, SEL) IS
               Begin
                    IF rising_edge(clk) THEN
                         IF SEL = "00" THEN
                              Q(19 downto 15) <= D; 
                         ELSIF SEL = "01" THEN
		              Q(14 downto 10) <= D; 
	       	         ELSIF SEL = "10" THEN
		              Q(9 downto 5) <= D; 
	                 ELSIF SEL = "11" THEN
		              Q(4 downto 0) <= D; 
	                 END IF;
	            END IF;
	       End Process;
     End Architecture Behavioural;
	       
		    