`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: Bimalka Piyaruwan
// 
// Create Date: 07/06/2022 07:53:46 PM
// Design Name: 
// Module Name: Register_tb
// Project Name: DownSampleMe
// Target Devices: 
// Tool Versions: 
// Description: Test bench for Register.v
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments: https://github.com/bimalka98/Hardware-Description-Languages/blob/master/HDLs/week_4.md#test-benchestest-fixture-or-test-harness-in-verilog
// 
//////////////////////////////////////////////////////////////////////////////////


module Register_tb(); // no sensitivity list for test benches

// signal declaration

endmodule
