> https://chipmunklogic.com/digital-logic-design/designing-memory-mapped-peripheral-ips-in-rtl/
> 
> https://classes.engineering.wustl.edu/2012/fall/jee2600/Lectures/JEE2600-Lecture-12.pdf
>
> https://trongtranrvc.blogspot.com/2019/09/socdesign-tim-hieu-ve-thiet-ke-memory.html
>
> https://www.chipverify.com/verilog/verilog-single-port-ram#google_vignette
