DECL|UART_CLKDIV_DIV_DEFAULT|macro|UART_CLKDIV_DIV_DEFAULT
DECL|UART_CMD_CLEARRX_DEFAULT|macro|UART_CMD_CLEARRX_DEFAULT
DECL|UART_CMD_CLEARRX|macro|UART_CMD_CLEARRX
DECL|UART_CMD_CLEARTX_DEFAULT|macro|UART_CMD_CLEARTX_DEFAULT
DECL|UART_CMD_CLEARTX|macro|UART_CMD_CLEARTX
DECL|UART_CMD_MASTERDIS_DEFAULT|macro|UART_CMD_MASTERDIS_DEFAULT
DECL|UART_CMD_MASTERDIS|macro|UART_CMD_MASTERDIS
DECL|UART_CMD_MASTEREN_DEFAULT|macro|UART_CMD_MASTEREN_DEFAULT
DECL|UART_CMD_MASTEREN|macro|UART_CMD_MASTEREN
DECL|UART_CMD_RXBLOCKDIS_DEFAULT|macro|UART_CMD_RXBLOCKDIS_DEFAULT
DECL|UART_CMD_RXBLOCKDIS|macro|UART_CMD_RXBLOCKDIS
DECL|UART_CMD_RXBLOCKEN_DEFAULT|macro|UART_CMD_RXBLOCKEN_DEFAULT
DECL|UART_CMD_RXBLOCKEN|macro|UART_CMD_RXBLOCKEN
DECL|UART_CMD_RXDIS_DEFAULT|macro|UART_CMD_RXDIS_DEFAULT
DECL|UART_CMD_RXDIS|macro|UART_CMD_RXDIS
DECL|UART_CMD_RXEN_DEFAULT|macro|UART_CMD_RXEN_DEFAULT
DECL|UART_CMD_RXEN|macro|UART_CMD_RXEN
DECL|UART_CMD_TXDIS_DEFAULT|macro|UART_CMD_TXDIS_DEFAULT
DECL|UART_CMD_TXDIS|macro|UART_CMD_TXDIS
DECL|UART_CMD_TXEN_DEFAULT|macro|UART_CMD_TXEN_DEFAULT
DECL|UART_CMD_TXEN|macro|UART_CMD_TXEN
DECL|UART_CMD_TXTRIDIS_DEFAULT|macro|UART_CMD_TXTRIDIS_DEFAULT
DECL|UART_CMD_TXTRIDIS|macro|UART_CMD_TXTRIDIS
DECL|UART_CMD_TXTRIEN_DEFAULT|macro|UART_CMD_TXTRIEN_DEFAULT
DECL|UART_CMD_TXTRIEN|macro|UART_CMD_TXTRIEN
DECL|UART_CTRL_AUTOCS_DEFAULT|macro|UART_CTRL_AUTOCS_DEFAULT
DECL|UART_CTRL_AUTOCS|macro|UART_CTRL_AUTOCS
DECL|UART_CTRL_AUTOTRI_DEFAULT|macro|UART_CTRL_AUTOTRI_DEFAULT
DECL|UART_CTRL_AUTOTRI|macro|UART_CTRL_AUTOTRI
DECL|UART_CTRL_AUTOTX_DEFAULT|macro|UART_CTRL_AUTOTX_DEFAULT
DECL|UART_CTRL_AUTOTX|macro|UART_CTRL_AUTOTX
DECL|UART_CTRL_BIT8DV_DEFAULT|macro|UART_CTRL_BIT8DV_DEFAULT
DECL|UART_CTRL_BIT8DV|macro|UART_CTRL_BIT8DV
DECL|UART_CTRL_BYTESWAP_DEFAULT|macro|UART_CTRL_BYTESWAP_DEFAULT
DECL|UART_CTRL_BYTESWAP|macro|UART_CTRL_BYTESWAP
DECL|UART_CTRL_CCEN_DEFAULT|macro|UART_CTRL_CCEN_DEFAULT
DECL|UART_CTRL_CCEN|macro|UART_CTRL_CCEN
DECL|UART_CTRL_CLKPHA_DEFAULT|macro|UART_CTRL_CLKPHA_DEFAULT
DECL|UART_CTRL_CLKPHA_SAMPLELEADING|macro|UART_CTRL_CLKPHA_SAMPLELEADING
DECL|UART_CTRL_CLKPHA_SAMPLETRAILING|macro|UART_CTRL_CLKPHA_SAMPLETRAILING
DECL|UART_CTRL_CLKPHA|macro|UART_CTRL_CLKPHA
DECL|UART_CTRL_CLKPOL_DEFAULT|macro|UART_CTRL_CLKPOL_DEFAULT
DECL|UART_CTRL_CLKPOL_IDLEHIGH|macro|UART_CTRL_CLKPOL_IDLEHIGH
DECL|UART_CTRL_CLKPOL_IDLELOW|macro|UART_CTRL_CLKPOL_IDLELOW
DECL|UART_CTRL_CLKPOL|macro|UART_CTRL_CLKPOL
DECL|UART_CTRL_CSINV_DEFAULT|macro|UART_CTRL_CSINV_DEFAULT
DECL|UART_CTRL_CSINV|macro|UART_CTRL_CSINV
DECL|UART_CTRL_CSMA_DEFAULT|macro|UART_CTRL_CSMA_DEFAULT
DECL|UART_CTRL_CSMA_GOTOSLAVEMODE|macro|UART_CTRL_CSMA_GOTOSLAVEMODE
DECL|UART_CTRL_CSMA_NOACTION|macro|UART_CTRL_CSMA_NOACTION
DECL|UART_CTRL_CSMA|macro|UART_CTRL_CSMA
DECL|UART_CTRL_ERRSDMA_DEFAULT|macro|UART_CTRL_ERRSDMA_DEFAULT
DECL|UART_CTRL_ERRSDMA|macro|UART_CTRL_ERRSDMA
DECL|UART_CTRL_ERRSRX_DEFAULT|macro|UART_CTRL_ERRSRX_DEFAULT
DECL|UART_CTRL_ERRSRX|macro|UART_CTRL_ERRSRX
DECL|UART_CTRL_ERRSTX_DEFAULT|macro|UART_CTRL_ERRSTX_DEFAULT
DECL|UART_CTRL_ERRSTX|macro|UART_CTRL_ERRSTX
DECL|UART_CTRL_LOOPBK_DEFAULT|macro|UART_CTRL_LOOPBK_DEFAULT
DECL|UART_CTRL_LOOPBK|macro|UART_CTRL_LOOPBK
DECL|UART_CTRL_MPAB_DEFAULT|macro|UART_CTRL_MPAB_DEFAULT
DECL|UART_CTRL_MPAB|macro|UART_CTRL_MPAB
DECL|UART_CTRL_MPM_DEFAULT|macro|UART_CTRL_MPM_DEFAULT
DECL|UART_CTRL_MPM|macro|UART_CTRL_MPM
DECL|UART_CTRL_MSBF_DEFAULT|macro|UART_CTRL_MSBF_DEFAULT
DECL|UART_CTRL_MSBF|macro|UART_CTRL_MSBF
DECL|UART_CTRL_MVDIS_DEFAULT|macro|UART_CTRL_MVDIS_DEFAULT
DECL|UART_CTRL_MVDIS|macro|UART_CTRL_MVDIS
DECL|UART_CTRL_OVS_DEFAULT|macro|UART_CTRL_OVS_DEFAULT
DECL|UART_CTRL_OVS_X16|macro|UART_CTRL_OVS_X16
DECL|UART_CTRL_OVS_X4|macro|UART_CTRL_OVS_X4
DECL|UART_CTRL_OVS_X6|macro|UART_CTRL_OVS_X6
DECL|UART_CTRL_OVS_X8|macro|UART_CTRL_OVS_X8
DECL|UART_CTRL_RXINV_DEFAULT|macro|UART_CTRL_RXINV_DEFAULT
DECL|UART_CTRL_RXINV|macro|UART_CTRL_RXINV
DECL|UART_CTRL_SCMODE_DEFAULT|macro|UART_CTRL_SCMODE_DEFAULT
DECL|UART_CTRL_SCMODE|macro|UART_CTRL_SCMODE
DECL|UART_CTRL_SCRETRANS_DEFAULT|macro|UART_CTRL_SCRETRANS_DEFAULT
DECL|UART_CTRL_SCRETRANS|macro|UART_CTRL_SCRETRANS
DECL|UART_CTRL_SKIPPERRF_DEFAULT|macro|UART_CTRL_SKIPPERRF_DEFAULT
DECL|UART_CTRL_SKIPPERRF|macro|UART_CTRL_SKIPPERRF
DECL|UART_CTRL_SMSDELAY_DEFAULT|macro|UART_CTRL_SMSDELAY_DEFAULT
DECL|UART_CTRL_SMSDELAY|macro|UART_CTRL_SMSDELAY
DECL|UART_CTRL_SSSEARLY_DEFAULT|macro|UART_CTRL_SSSEARLY_DEFAULT
DECL|UART_CTRL_SSSEARLY|macro|UART_CTRL_SSSEARLY
DECL|UART_CTRL_SYNC_DEFAULT|macro|UART_CTRL_SYNC_DEFAULT
DECL|UART_CTRL_SYNC|macro|UART_CTRL_SYNC
DECL|UART_CTRL_TXBIL_DEFAULT|macro|UART_CTRL_TXBIL_DEFAULT
DECL|UART_CTRL_TXBIL_EMPTY|macro|UART_CTRL_TXBIL_EMPTY
DECL|UART_CTRL_TXBIL_HALFFULL|macro|UART_CTRL_TXBIL_HALFFULL
DECL|UART_CTRL_TXBIL|macro|UART_CTRL_TXBIL
DECL|UART_CTRL_TXDELAY_DEFAULT|macro|UART_CTRL_TXDELAY_DEFAULT
DECL|UART_CTRL_TXDELAY_DOUBLE|macro|UART_CTRL_TXDELAY_DOUBLE
DECL|UART_CTRL_TXDELAY_NONE|macro|UART_CTRL_TXDELAY_NONE
DECL|UART_CTRL_TXDELAY_SINGLE|macro|UART_CTRL_TXDELAY_SINGLE
DECL|UART_CTRL_TXDELAY_TRIPLE|macro|UART_CTRL_TXDELAY_TRIPLE
DECL|UART_CTRL_TXINV_DEFAULT|macro|UART_CTRL_TXINV_DEFAULT
DECL|UART_CTRL_TXINV|macro|UART_CTRL_TXINV
DECL|UART_FRAME_DATABITS_DEFAULT|macro|UART_FRAME_DATABITS_DEFAULT
DECL|UART_FRAME_DATABITS_EIGHT|macro|UART_FRAME_DATABITS_EIGHT
DECL|UART_FRAME_DATABITS_ELEVEN|macro|UART_FRAME_DATABITS_ELEVEN
DECL|UART_FRAME_DATABITS_FIFTEEN|macro|UART_FRAME_DATABITS_FIFTEEN
DECL|UART_FRAME_DATABITS_FIVE|macro|UART_FRAME_DATABITS_FIVE
DECL|UART_FRAME_DATABITS_FOURTEEN|macro|UART_FRAME_DATABITS_FOURTEEN
DECL|UART_FRAME_DATABITS_FOUR|macro|UART_FRAME_DATABITS_FOUR
DECL|UART_FRAME_DATABITS_NINE|macro|UART_FRAME_DATABITS_NINE
DECL|UART_FRAME_DATABITS_SEVEN|macro|UART_FRAME_DATABITS_SEVEN
DECL|UART_FRAME_DATABITS_SIXTEEN|macro|UART_FRAME_DATABITS_SIXTEEN
DECL|UART_FRAME_DATABITS_SIX|macro|UART_FRAME_DATABITS_SIX
DECL|UART_FRAME_DATABITS_TEN|macro|UART_FRAME_DATABITS_TEN
DECL|UART_FRAME_DATABITS_THIRTEEN|macro|UART_FRAME_DATABITS_THIRTEEN
DECL|UART_FRAME_DATABITS_TWELVE|macro|UART_FRAME_DATABITS_TWELVE
DECL|UART_FRAME_PARITY_DEFAULT|macro|UART_FRAME_PARITY_DEFAULT
DECL|UART_FRAME_PARITY_EVEN|macro|UART_FRAME_PARITY_EVEN
DECL|UART_FRAME_PARITY_NONE|macro|UART_FRAME_PARITY_NONE
DECL|UART_FRAME_PARITY_ODD|macro|UART_FRAME_PARITY_ODD
DECL|UART_FRAME_STOPBITS_DEFAULT|macro|UART_FRAME_STOPBITS_DEFAULT
DECL|UART_FRAME_STOPBITS_HALF|macro|UART_FRAME_STOPBITS_HALF
DECL|UART_FRAME_STOPBITS_ONEANDAHALF|macro|UART_FRAME_STOPBITS_ONEANDAHALF
DECL|UART_FRAME_STOPBITS_ONE|macro|UART_FRAME_STOPBITS_ONE
DECL|UART_FRAME_STOPBITS_TWO|macro|UART_FRAME_STOPBITS_TWO
DECL|UART_I2SCTRL_DELAY_DEFAULT|macro|UART_I2SCTRL_DELAY_DEFAULT
DECL|UART_I2SCTRL_DELAY|macro|UART_I2SCTRL_DELAY
DECL|UART_I2SCTRL_DMASPLIT_DEFAULT|macro|UART_I2SCTRL_DMASPLIT_DEFAULT
DECL|UART_I2SCTRL_DMASPLIT|macro|UART_I2SCTRL_DMASPLIT
DECL|UART_I2SCTRL_EN_DEFAULT|macro|UART_I2SCTRL_EN_DEFAULT
DECL|UART_I2SCTRL_EN|macro|UART_I2SCTRL_EN
DECL|UART_I2SCTRL_FORMAT_DEFAULT|macro|UART_I2SCTRL_FORMAT_DEFAULT
DECL|UART_I2SCTRL_FORMAT_W16D16|macro|UART_I2SCTRL_FORMAT_W16D16
DECL|UART_I2SCTRL_FORMAT_W16D8|macro|UART_I2SCTRL_FORMAT_W16D8
DECL|UART_I2SCTRL_FORMAT_W32D16|macro|UART_I2SCTRL_FORMAT_W32D16
DECL|UART_I2SCTRL_FORMAT_W32D24M|macro|UART_I2SCTRL_FORMAT_W32D24M
DECL|UART_I2SCTRL_FORMAT_W32D24|macro|UART_I2SCTRL_FORMAT_W32D24
DECL|UART_I2SCTRL_FORMAT_W32D32|macro|UART_I2SCTRL_FORMAT_W32D32
DECL|UART_I2SCTRL_FORMAT_W32D8|macro|UART_I2SCTRL_FORMAT_W32D8
DECL|UART_I2SCTRL_FORMAT_W8D8|macro|UART_I2SCTRL_FORMAT_W8D8
DECL|UART_I2SCTRL_JUSTIFY_DEFAULT|macro|UART_I2SCTRL_JUSTIFY_DEFAULT
DECL|UART_I2SCTRL_JUSTIFY_LEFT|macro|UART_I2SCTRL_JUSTIFY_LEFT
DECL|UART_I2SCTRL_JUSTIFY_RIGHT|macro|UART_I2SCTRL_JUSTIFY_RIGHT
DECL|UART_I2SCTRL_JUSTIFY|macro|UART_I2SCTRL_JUSTIFY
DECL|UART_I2SCTRL_MONO_DEFAULT|macro|UART_I2SCTRL_MONO_DEFAULT
DECL|UART_I2SCTRL_MONO|macro|UART_I2SCTRL_MONO
DECL|UART_IEN_CCF_DEFAULT|macro|UART_IEN_CCF_DEFAULT
DECL|UART_IEN_CCF|macro|UART_IEN_CCF
DECL|UART_IEN_FERR_DEFAULT|macro|UART_IEN_FERR_DEFAULT
DECL|UART_IEN_FERR|macro|UART_IEN_FERR
DECL|UART_IEN_MPAF_DEFAULT|macro|UART_IEN_MPAF_DEFAULT
DECL|UART_IEN_MPAF|macro|UART_IEN_MPAF
DECL|UART_IEN_PERR_DEFAULT|macro|UART_IEN_PERR_DEFAULT
DECL|UART_IEN_PERR|macro|UART_IEN_PERR
DECL|UART_IEN_RXDATAV_DEFAULT|macro|UART_IEN_RXDATAV_DEFAULT
DECL|UART_IEN_RXDATAV|macro|UART_IEN_RXDATAV
DECL|UART_IEN_RXFULL_DEFAULT|macro|UART_IEN_RXFULL_DEFAULT
DECL|UART_IEN_RXFULL|macro|UART_IEN_RXFULL
DECL|UART_IEN_RXOF_DEFAULT|macro|UART_IEN_RXOF_DEFAULT
DECL|UART_IEN_RXOF|macro|UART_IEN_RXOF
DECL|UART_IEN_RXUF_DEFAULT|macro|UART_IEN_RXUF_DEFAULT
DECL|UART_IEN_RXUF|macro|UART_IEN_RXUF
DECL|UART_IEN_SSM_DEFAULT|macro|UART_IEN_SSM_DEFAULT
DECL|UART_IEN_SSM|macro|UART_IEN_SSM
DECL|UART_IEN_TXBL_DEFAULT|macro|UART_IEN_TXBL_DEFAULT
DECL|UART_IEN_TXBL|macro|UART_IEN_TXBL
DECL|UART_IEN_TXC_DEFAULT|macro|UART_IEN_TXC_DEFAULT
DECL|UART_IEN_TXC|macro|UART_IEN_TXC
DECL|UART_IEN_TXOF_DEFAULT|macro|UART_IEN_TXOF_DEFAULT
DECL|UART_IEN_TXOF|macro|UART_IEN_TXOF
DECL|UART_IEN_TXUF_DEFAULT|macro|UART_IEN_TXUF_DEFAULT
DECL|UART_IEN_TXUF|macro|UART_IEN_TXUF
DECL|UART_IFC_CCF_DEFAULT|macro|UART_IFC_CCF_DEFAULT
DECL|UART_IFC_CCF|macro|UART_IFC_CCF
DECL|UART_IFC_FERR_DEFAULT|macro|UART_IFC_FERR_DEFAULT
DECL|UART_IFC_FERR|macro|UART_IFC_FERR
DECL|UART_IFC_MPAF_DEFAULT|macro|UART_IFC_MPAF_DEFAULT
DECL|UART_IFC_MPAF|macro|UART_IFC_MPAF
DECL|UART_IFC_PERR_DEFAULT|macro|UART_IFC_PERR_DEFAULT
DECL|UART_IFC_PERR|macro|UART_IFC_PERR
DECL|UART_IFC_RXFULL_DEFAULT|macro|UART_IFC_RXFULL_DEFAULT
DECL|UART_IFC_RXFULL|macro|UART_IFC_RXFULL
DECL|UART_IFC_RXOF_DEFAULT|macro|UART_IFC_RXOF_DEFAULT
DECL|UART_IFC_RXOF|macro|UART_IFC_RXOF
DECL|UART_IFC_RXUF_DEFAULT|macro|UART_IFC_RXUF_DEFAULT
DECL|UART_IFC_RXUF|macro|UART_IFC_RXUF
DECL|UART_IFC_SSM_DEFAULT|macro|UART_IFC_SSM_DEFAULT
DECL|UART_IFC_SSM|macro|UART_IFC_SSM
DECL|UART_IFC_TXC_DEFAULT|macro|UART_IFC_TXC_DEFAULT
DECL|UART_IFC_TXC|macro|UART_IFC_TXC
DECL|UART_IFC_TXOF_DEFAULT|macro|UART_IFC_TXOF_DEFAULT
DECL|UART_IFC_TXOF|macro|UART_IFC_TXOF
DECL|UART_IFC_TXUF_DEFAULT|macro|UART_IFC_TXUF_DEFAULT
DECL|UART_IFC_TXUF|macro|UART_IFC_TXUF
DECL|UART_IFS_CCF_DEFAULT|macro|UART_IFS_CCF_DEFAULT
DECL|UART_IFS_CCF|macro|UART_IFS_CCF
DECL|UART_IFS_FERR_DEFAULT|macro|UART_IFS_FERR_DEFAULT
DECL|UART_IFS_FERR|macro|UART_IFS_FERR
DECL|UART_IFS_MPAF_DEFAULT|macro|UART_IFS_MPAF_DEFAULT
DECL|UART_IFS_MPAF|macro|UART_IFS_MPAF
DECL|UART_IFS_PERR_DEFAULT|macro|UART_IFS_PERR_DEFAULT
DECL|UART_IFS_PERR|macro|UART_IFS_PERR
DECL|UART_IFS_RXFULL_DEFAULT|macro|UART_IFS_RXFULL_DEFAULT
DECL|UART_IFS_RXFULL|macro|UART_IFS_RXFULL
DECL|UART_IFS_RXOF_DEFAULT|macro|UART_IFS_RXOF_DEFAULT
DECL|UART_IFS_RXOF|macro|UART_IFS_RXOF
DECL|UART_IFS_RXUF_DEFAULT|macro|UART_IFS_RXUF_DEFAULT
DECL|UART_IFS_RXUF|macro|UART_IFS_RXUF
DECL|UART_IFS_SSM_DEFAULT|macro|UART_IFS_SSM_DEFAULT
DECL|UART_IFS_SSM|macro|UART_IFS_SSM
DECL|UART_IFS_TXC_DEFAULT|macro|UART_IFS_TXC_DEFAULT
DECL|UART_IFS_TXC|macro|UART_IFS_TXC
DECL|UART_IFS_TXOF_DEFAULT|macro|UART_IFS_TXOF_DEFAULT
DECL|UART_IFS_TXOF|macro|UART_IFS_TXOF
DECL|UART_IFS_TXUF_DEFAULT|macro|UART_IFS_TXUF_DEFAULT
DECL|UART_IFS_TXUF|macro|UART_IFS_TXUF
DECL|UART_IF_CCF_DEFAULT|macro|UART_IF_CCF_DEFAULT
DECL|UART_IF_CCF|macro|UART_IF_CCF
DECL|UART_IF_FERR_DEFAULT|macro|UART_IF_FERR_DEFAULT
DECL|UART_IF_FERR|macro|UART_IF_FERR
DECL|UART_IF_MPAF_DEFAULT|macro|UART_IF_MPAF_DEFAULT
DECL|UART_IF_MPAF|macro|UART_IF_MPAF
DECL|UART_IF_PERR_DEFAULT|macro|UART_IF_PERR_DEFAULT
DECL|UART_IF_PERR|macro|UART_IF_PERR
DECL|UART_IF_RXDATAV_DEFAULT|macro|UART_IF_RXDATAV_DEFAULT
DECL|UART_IF_RXDATAV|macro|UART_IF_RXDATAV
DECL|UART_IF_RXFULL_DEFAULT|macro|UART_IF_RXFULL_DEFAULT
DECL|UART_IF_RXFULL|macro|UART_IF_RXFULL
DECL|UART_IF_RXOF_DEFAULT|macro|UART_IF_RXOF_DEFAULT
DECL|UART_IF_RXOF|macro|UART_IF_RXOF
DECL|UART_IF_RXUF_DEFAULT|macro|UART_IF_RXUF_DEFAULT
DECL|UART_IF_RXUF|macro|UART_IF_RXUF
DECL|UART_IF_SSM_DEFAULT|macro|UART_IF_SSM_DEFAULT
DECL|UART_IF_SSM|macro|UART_IF_SSM
DECL|UART_IF_TXBL_DEFAULT|macro|UART_IF_TXBL_DEFAULT
DECL|UART_IF_TXBL|macro|UART_IF_TXBL
DECL|UART_IF_TXC_DEFAULT|macro|UART_IF_TXC_DEFAULT
DECL|UART_IF_TXC|macro|UART_IF_TXC
DECL|UART_IF_TXOF_DEFAULT|macro|UART_IF_TXOF_DEFAULT
DECL|UART_IF_TXOF|macro|UART_IF_TXOF
DECL|UART_IF_TXUF_DEFAULT|macro|UART_IF_TXUF_DEFAULT
DECL|UART_IF_TXUF|macro|UART_IF_TXUF
DECL|UART_INPUT_RXPRSSEL_DEFAULT|macro|UART_INPUT_RXPRSSEL_DEFAULT
DECL|UART_INPUT_RXPRSSEL_PRSCH0|macro|UART_INPUT_RXPRSSEL_PRSCH0
DECL|UART_INPUT_RXPRSSEL_PRSCH10|macro|UART_INPUT_RXPRSSEL_PRSCH10
DECL|UART_INPUT_RXPRSSEL_PRSCH11|macro|UART_INPUT_RXPRSSEL_PRSCH11
DECL|UART_INPUT_RXPRSSEL_PRSCH1|macro|UART_INPUT_RXPRSSEL_PRSCH1
DECL|UART_INPUT_RXPRSSEL_PRSCH2|macro|UART_INPUT_RXPRSSEL_PRSCH2
DECL|UART_INPUT_RXPRSSEL_PRSCH3|macro|UART_INPUT_RXPRSSEL_PRSCH3
DECL|UART_INPUT_RXPRSSEL_PRSCH4|macro|UART_INPUT_RXPRSSEL_PRSCH4
DECL|UART_INPUT_RXPRSSEL_PRSCH5|macro|UART_INPUT_RXPRSSEL_PRSCH5
DECL|UART_INPUT_RXPRSSEL_PRSCH6|macro|UART_INPUT_RXPRSSEL_PRSCH6
DECL|UART_INPUT_RXPRSSEL_PRSCH7|macro|UART_INPUT_RXPRSSEL_PRSCH7
DECL|UART_INPUT_RXPRSSEL_PRSCH8|macro|UART_INPUT_RXPRSSEL_PRSCH8
DECL|UART_INPUT_RXPRSSEL_PRSCH9|macro|UART_INPUT_RXPRSSEL_PRSCH9
DECL|UART_INPUT_RXPRS_DEFAULT|macro|UART_INPUT_RXPRS_DEFAULT
DECL|UART_INPUT_RXPRS|macro|UART_INPUT_RXPRS
DECL|UART_IRCTRL_IREN_DEFAULT|macro|UART_IRCTRL_IREN_DEFAULT
DECL|UART_IRCTRL_IREN|macro|UART_IRCTRL_IREN
DECL|UART_IRCTRL_IRFILT_DEFAULT|macro|UART_IRCTRL_IRFILT_DEFAULT
DECL|UART_IRCTRL_IRFILT|macro|UART_IRCTRL_IRFILT
DECL|UART_IRCTRL_IRPRSEN_DEFAULT|macro|UART_IRCTRL_IRPRSEN_DEFAULT
DECL|UART_IRCTRL_IRPRSEN|macro|UART_IRCTRL_IRPRSEN
DECL|UART_IRCTRL_IRPRSSEL_DEFAULT|macro|UART_IRCTRL_IRPRSSEL_DEFAULT
DECL|UART_IRCTRL_IRPRSSEL_PRSCH0|macro|UART_IRCTRL_IRPRSSEL_PRSCH0
DECL|UART_IRCTRL_IRPRSSEL_PRSCH1|macro|UART_IRCTRL_IRPRSSEL_PRSCH1
DECL|UART_IRCTRL_IRPRSSEL_PRSCH2|macro|UART_IRCTRL_IRPRSSEL_PRSCH2
DECL|UART_IRCTRL_IRPRSSEL_PRSCH3|macro|UART_IRCTRL_IRPRSSEL_PRSCH3
DECL|UART_IRCTRL_IRPRSSEL_PRSCH4|macro|UART_IRCTRL_IRPRSSEL_PRSCH4
DECL|UART_IRCTRL_IRPRSSEL_PRSCH5|macro|UART_IRCTRL_IRPRSSEL_PRSCH5
DECL|UART_IRCTRL_IRPRSSEL_PRSCH6|macro|UART_IRCTRL_IRPRSSEL_PRSCH6
DECL|UART_IRCTRL_IRPRSSEL_PRSCH7|macro|UART_IRCTRL_IRPRSSEL_PRSCH7
DECL|UART_IRCTRL_IRPW_DEFAULT|macro|UART_IRCTRL_IRPW_DEFAULT
DECL|UART_IRCTRL_IRPW_FOUR|macro|UART_IRCTRL_IRPW_FOUR
DECL|UART_IRCTRL_IRPW_ONE|macro|UART_IRCTRL_IRPW_ONE
DECL|UART_IRCTRL_IRPW_THREE|macro|UART_IRCTRL_IRPW_THREE
DECL|UART_IRCTRL_IRPW_TWO|macro|UART_IRCTRL_IRPW_TWO
DECL|UART_ROUTE_CLKPEN_DEFAULT|macro|UART_ROUTE_CLKPEN_DEFAULT
DECL|UART_ROUTE_CLKPEN|macro|UART_ROUTE_CLKPEN
DECL|UART_ROUTE_CSPEN_DEFAULT|macro|UART_ROUTE_CSPEN_DEFAULT
DECL|UART_ROUTE_CSPEN|macro|UART_ROUTE_CSPEN
DECL|UART_ROUTE_LOCATION_DEFAULT|macro|UART_ROUTE_LOCATION_DEFAULT
DECL|UART_ROUTE_LOCATION_LOC0|macro|UART_ROUTE_LOCATION_LOC0
DECL|UART_ROUTE_LOCATION_LOC1|macro|UART_ROUTE_LOCATION_LOC1
DECL|UART_ROUTE_LOCATION_LOC2|macro|UART_ROUTE_LOCATION_LOC2
DECL|UART_ROUTE_LOCATION_LOC3|macro|UART_ROUTE_LOCATION_LOC3
DECL|UART_ROUTE_LOCATION_LOC4|macro|UART_ROUTE_LOCATION_LOC4
DECL|UART_ROUTE_LOCATION_LOC5|macro|UART_ROUTE_LOCATION_LOC5
DECL|UART_ROUTE_RXPEN_DEFAULT|macro|UART_ROUTE_RXPEN_DEFAULT
DECL|UART_ROUTE_RXPEN|macro|UART_ROUTE_RXPEN
DECL|UART_ROUTE_TXPEN_DEFAULT|macro|UART_ROUTE_TXPEN_DEFAULT
DECL|UART_ROUTE_TXPEN|macro|UART_ROUTE_TXPEN
DECL|UART_RXDATAXP_FERRP_DEFAULT|macro|UART_RXDATAXP_FERRP_DEFAULT
DECL|UART_RXDATAXP_FERRP|macro|UART_RXDATAXP_FERRP
DECL|UART_RXDATAXP_PERRP_DEFAULT|macro|UART_RXDATAXP_PERRP_DEFAULT
DECL|UART_RXDATAXP_PERRP|macro|UART_RXDATAXP_PERRP
DECL|UART_RXDATAXP_RXDATAP_DEFAULT|macro|UART_RXDATAXP_RXDATAP_DEFAULT
DECL|UART_RXDATAX_FERR_DEFAULT|macro|UART_RXDATAX_FERR_DEFAULT
DECL|UART_RXDATAX_FERR|macro|UART_RXDATAX_FERR
DECL|UART_RXDATAX_PERR_DEFAULT|macro|UART_RXDATAX_PERR_DEFAULT
DECL|UART_RXDATAX_PERR|macro|UART_RXDATAX_PERR
DECL|UART_RXDATAX_RXDATA_DEFAULT|macro|UART_RXDATAX_RXDATA_DEFAULT
DECL|UART_RXDATA_RXDATA_DEFAULT|macro|UART_RXDATA_RXDATA_DEFAULT
DECL|UART_RXDOUBLEXP_FERRP0_DEFAULT|macro|UART_RXDOUBLEXP_FERRP0_DEFAULT
DECL|UART_RXDOUBLEXP_FERRP0|macro|UART_RXDOUBLEXP_FERRP0
DECL|UART_RXDOUBLEXP_FERRP1_DEFAULT|macro|UART_RXDOUBLEXP_FERRP1_DEFAULT
DECL|UART_RXDOUBLEXP_FERRP1|macro|UART_RXDOUBLEXP_FERRP1
DECL|UART_RXDOUBLEXP_PERRP0_DEFAULT|macro|UART_RXDOUBLEXP_PERRP0_DEFAULT
DECL|UART_RXDOUBLEXP_PERRP0|macro|UART_RXDOUBLEXP_PERRP0
DECL|UART_RXDOUBLEXP_PERRP1_DEFAULT|macro|UART_RXDOUBLEXP_PERRP1_DEFAULT
DECL|UART_RXDOUBLEXP_PERRP1|macro|UART_RXDOUBLEXP_PERRP1
DECL|UART_RXDOUBLEXP_RXDATAP0_DEFAULT|macro|UART_RXDOUBLEXP_RXDATAP0_DEFAULT
DECL|UART_RXDOUBLEXP_RXDATAP1_DEFAULT|macro|UART_RXDOUBLEXP_RXDATAP1_DEFAULT
DECL|UART_RXDOUBLEX_FERR0_DEFAULT|macro|UART_RXDOUBLEX_FERR0_DEFAULT
DECL|UART_RXDOUBLEX_FERR0|macro|UART_RXDOUBLEX_FERR0
DECL|UART_RXDOUBLEX_FERR1_DEFAULT|macro|UART_RXDOUBLEX_FERR1_DEFAULT
DECL|UART_RXDOUBLEX_FERR1|macro|UART_RXDOUBLEX_FERR1
DECL|UART_RXDOUBLEX_PERR0_DEFAULT|macro|UART_RXDOUBLEX_PERR0_DEFAULT
DECL|UART_RXDOUBLEX_PERR0|macro|UART_RXDOUBLEX_PERR0
DECL|UART_RXDOUBLEX_PERR1_DEFAULT|macro|UART_RXDOUBLEX_PERR1_DEFAULT
DECL|UART_RXDOUBLEX_PERR1|macro|UART_RXDOUBLEX_PERR1
DECL|UART_RXDOUBLEX_RXDATA0_DEFAULT|macro|UART_RXDOUBLEX_RXDATA0_DEFAULT
DECL|UART_RXDOUBLEX_RXDATA1_DEFAULT|macro|UART_RXDOUBLEX_RXDATA1_DEFAULT
DECL|UART_RXDOUBLE_RXDATA0_DEFAULT|macro|UART_RXDOUBLE_RXDATA0_DEFAULT
DECL|UART_RXDOUBLE_RXDATA1_DEFAULT|macro|UART_RXDOUBLE_RXDATA1_DEFAULT
DECL|UART_STATUS_MASTER_DEFAULT|macro|UART_STATUS_MASTER_DEFAULT
DECL|UART_STATUS_MASTER|macro|UART_STATUS_MASTER
DECL|UART_STATUS_RXBLOCK_DEFAULT|macro|UART_STATUS_RXBLOCK_DEFAULT
DECL|UART_STATUS_RXBLOCK|macro|UART_STATUS_RXBLOCK
DECL|UART_STATUS_RXDATAVRIGHT_DEFAULT|macro|UART_STATUS_RXDATAVRIGHT_DEFAULT
DECL|UART_STATUS_RXDATAVRIGHT|macro|UART_STATUS_RXDATAVRIGHT
DECL|UART_STATUS_RXDATAV_DEFAULT|macro|UART_STATUS_RXDATAV_DEFAULT
DECL|UART_STATUS_RXDATAV|macro|UART_STATUS_RXDATAV
DECL|UART_STATUS_RXENS_DEFAULT|macro|UART_STATUS_RXENS_DEFAULT
DECL|UART_STATUS_RXENS|macro|UART_STATUS_RXENS
DECL|UART_STATUS_RXFULLRIGHT_DEFAULT|macro|UART_STATUS_RXFULLRIGHT_DEFAULT
DECL|UART_STATUS_RXFULLRIGHT|macro|UART_STATUS_RXFULLRIGHT
DECL|UART_STATUS_RXFULL_DEFAULT|macro|UART_STATUS_RXFULL_DEFAULT
DECL|UART_STATUS_RXFULL|macro|UART_STATUS_RXFULL
DECL|UART_STATUS_TXBDRIGHT_DEFAULT|macro|UART_STATUS_TXBDRIGHT_DEFAULT
DECL|UART_STATUS_TXBDRIGHT|macro|UART_STATUS_TXBDRIGHT
DECL|UART_STATUS_TXBL_DEFAULT|macro|UART_STATUS_TXBL_DEFAULT
DECL|UART_STATUS_TXBL|macro|UART_STATUS_TXBL
DECL|UART_STATUS_TXBSRIGHT_DEFAULT|macro|UART_STATUS_TXBSRIGHT_DEFAULT
DECL|UART_STATUS_TXBSRIGHT|macro|UART_STATUS_TXBSRIGHT
DECL|UART_STATUS_TXC_DEFAULT|macro|UART_STATUS_TXC_DEFAULT
DECL|UART_STATUS_TXC|macro|UART_STATUS_TXC
DECL|UART_STATUS_TXENS_DEFAULT|macro|UART_STATUS_TXENS_DEFAULT
DECL|UART_STATUS_TXENS|macro|UART_STATUS_TXENS
DECL|UART_STATUS_TXTRI_DEFAULT|macro|UART_STATUS_TXTRI_DEFAULT
DECL|UART_STATUS_TXTRI|macro|UART_STATUS_TXTRI
DECL|UART_TRIGCTRL_AUTOTXTEN_DEFAULT|macro|UART_TRIGCTRL_AUTOTXTEN_DEFAULT
DECL|UART_TRIGCTRL_AUTOTXTEN|macro|UART_TRIGCTRL_AUTOTXTEN
DECL|UART_TRIGCTRL_RXTEN_DEFAULT|macro|UART_TRIGCTRL_RXTEN_DEFAULT
DECL|UART_TRIGCTRL_RXTEN|macro|UART_TRIGCTRL_RXTEN
DECL|UART_TRIGCTRL_TSEL_DEFAULT|macro|UART_TRIGCTRL_TSEL_DEFAULT
DECL|UART_TRIGCTRL_TSEL_PRSCH0|macro|UART_TRIGCTRL_TSEL_PRSCH0
DECL|UART_TRIGCTRL_TSEL_PRSCH1|macro|UART_TRIGCTRL_TSEL_PRSCH1
DECL|UART_TRIGCTRL_TSEL_PRSCH2|macro|UART_TRIGCTRL_TSEL_PRSCH2
DECL|UART_TRIGCTRL_TSEL_PRSCH3|macro|UART_TRIGCTRL_TSEL_PRSCH3
DECL|UART_TRIGCTRL_TSEL_PRSCH4|macro|UART_TRIGCTRL_TSEL_PRSCH4
DECL|UART_TRIGCTRL_TSEL_PRSCH5|macro|UART_TRIGCTRL_TSEL_PRSCH5
DECL|UART_TRIGCTRL_TSEL_PRSCH6|macro|UART_TRIGCTRL_TSEL_PRSCH6
DECL|UART_TRIGCTRL_TSEL_PRSCH7|macro|UART_TRIGCTRL_TSEL_PRSCH7
DECL|UART_TRIGCTRL_TXTEN_DEFAULT|macro|UART_TRIGCTRL_TXTEN_DEFAULT
DECL|UART_TRIGCTRL_TXTEN|macro|UART_TRIGCTRL_TXTEN
DECL|UART_TXDATAX_RXENAT_DEFAULT|macro|UART_TXDATAX_RXENAT_DEFAULT
DECL|UART_TXDATAX_RXENAT|macro|UART_TXDATAX_RXENAT
DECL|UART_TXDATAX_TXBREAK_DEFAULT|macro|UART_TXDATAX_TXBREAK_DEFAULT
DECL|UART_TXDATAX_TXBREAK|macro|UART_TXDATAX_TXBREAK
DECL|UART_TXDATAX_TXDATAX_DEFAULT|macro|UART_TXDATAX_TXDATAX_DEFAULT
DECL|UART_TXDATAX_TXDISAT_DEFAULT|macro|UART_TXDATAX_TXDISAT_DEFAULT
DECL|UART_TXDATAX_TXDISAT|macro|UART_TXDATAX_TXDISAT
DECL|UART_TXDATAX_TXTRIAT_DEFAULT|macro|UART_TXDATAX_TXTRIAT_DEFAULT
DECL|UART_TXDATAX_TXTRIAT|macro|UART_TXDATAX_TXTRIAT
DECL|UART_TXDATAX_UBRXAT_DEFAULT|macro|UART_TXDATAX_UBRXAT_DEFAULT
DECL|UART_TXDATAX_UBRXAT|macro|UART_TXDATAX_UBRXAT
DECL|UART_TXDATA_TXDATA_DEFAULT|macro|UART_TXDATA_TXDATA_DEFAULT
DECL|UART_TXDOUBLEX_RXENAT0_DEFAULT|macro|UART_TXDOUBLEX_RXENAT0_DEFAULT
DECL|UART_TXDOUBLEX_RXENAT0|macro|UART_TXDOUBLEX_RXENAT0
DECL|UART_TXDOUBLEX_RXENAT1_DEFAULT|macro|UART_TXDOUBLEX_RXENAT1_DEFAULT
DECL|UART_TXDOUBLEX_RXENAT1|macro|UART_TXDOUBLEX_RXENAT1
DECL|UART_TXDOUBLEX_TXBREAK0_DEFAULT|macro|UART_TXDOUBLEX_TXBREAK0_DEFAULT
DECL|UART_TXDOUBLEX_TXBREAK0|macro|UART_TXDOUBLEX_TXBREAK0
DECL|UART_TXDOUBLEX_TXBREAK1_DEFAULT|macro|UART_TXDOUBLEX_TXBREAK1_DEFAULT
DECL|UART_TXDOUBLEX_TXBREAK1|macro|UART_TXDOUBLEX_TXBREAK1
DECL|UART_TXDOUBLEX_TXDATA0_DEFAULT|macro|UART_TXDOUBLEX_TXDATA0_DEFAULT
DECL|UART_TXDOUBLEX_TXDATA1_DEFAULT|macro|UART_TXDOUBLEX_TXDATA1_DEFAULT
DECL|UART_TXDOUBLEX_TXDISAT0_DEFAULT|macro|UART_TXDOUBLEX_TXDISAT0_DEFAULT
DECL|UART_TXDOUBLEX_TXDISAT0|macro|UART_TXDOUBLEX_TXDISAT0
DECL|UART_TXDOUBLEX_TXDISAT1_DEFAULT|macro|UART_TXDOUBLEX_TXDISAT1_DEFAULT
DECL|UART_TXDOUBLEX_TXDISAT1|macro|UART_TXDOUBLEX_TXDISAT1
DECL|UART_TXDOUBLEX_TXTRIAT0_DEFAULT|macro|UART_TXDOUBLEX_TXTRIAT0_DEFAULT
DECL|UART_TXDOUBLEX_TXTRIAT0|macro|UART_TXDOUBLEX_TXTRIAT0
DECL|UART_TXDOUBLEX_TXTRIAT1_DEFAULT|macro|UART_TXDOUBLEX_TXTRIAT1_DEFAULT
DECL|UART_TXDOUBLEX_TXTRIAT1|macro|UART_TXDOUBLEX_TXTRIAT1
DECL|UART_TXDOUBLEX_UBRXAT0_DEFAULT|macro|UART_TXDOUBLEX_UBRXAT0_DEFAULT
DECL|UART_TXDOUBLEX_UBRXAT0|macro|UART_TXDOUBLEX_UBRXAT0
DECL|UART_TXDOUBLEX_UBRXAT1_DEFAULT|macro|UART_TXDOUBLEX_UBRXAT1_DEFAULT
DECL|UART_TXDOUBLEX_UBRXAT1|macro|UART_TXDOUBLEX_UBRXAT1
DECL|UART_TXDOUBLE_TXDATA0_DEFAULT|macro|UART_TXDOUBLE_TXDATA0_DEFAULT
DECL|UART_TXDOUBLE_TXDATA1_DEFAULT|macro|UART_TXDOUBLE_TXDATA1_DEFAULT
DECL|_UART_CLKDIV_DIV_DEFAULT|macro|_UART_CLKDIV_DIV_DEFAULT
DECL|_UART_CLKDIV_DIV_MASK|macro|_UART_CLKDIV_DIV_MASK
DECL|_UART_CLKDIV_DIV_SHIFT|macro|_UART_CLKDIV_DIV_SHIFT
DECL|_UART_CLKDIV_MASK|macro|_UART_CLKDIV_MASK
DECL|_UART_CLKDIV_RESETVALUE|macro|_UART_CLKDIV_RESETVALUE
DECL|_UART_CMD_CLEARRX_DEFAULT|macro|_UART_CMD_CLEARRX_DEFAULT
DECL|_UART_CMD_CLEARRX_MASK|macro|_UART_CMD_CLEARRX_MASK
DECL|_UART_CMD_CLEARRX_SHIFT|macro|_UART_CMD_CLEARRX_SHIFT
DECL|_UART_CMD_CLEARTX_DEFAULT|macro|_UART_CMD_CLEARTX_DEFAULT
DECL|_UART_CMD_CLEARTX_MASK|macro|_UART_CMD_CLEARTX_MASK
DECL|_UART_CMD_CLEARTX_SHIFT|macro|_UART_CMD_CLEARTX_SHIFT
DECL|_UART_CMD_MASK|macro|_UART_CMD_MASK
DECL|_UART_CMD_MASTERDIS_DEFAULT|macro|_UART_CMD_MASTERDIS_DEFAULT
DECL|_UART_CMD_MASTERDIS_MASK|macro|_UART_CMD_MASTERDIS_MASK
DECL|_UART_CMD_MASTERDIS_SHIFT|macro|_UART_CMD_MASTERDIS_SHIFT
DECL|_UART_CMD_MASTEREN_DEFAULT|macro|_UART_CMD_MASTEREN_DEFAULT
DECL|_UART_CMD_MASTEREN_MASK|macro|_UART_CMD_MASTEREN_MASK
DECL|_UART_CMD_MASTEREN_SHIFT|macro|_UART_CMD_MASTEREN_SHIFT
DECL|_UART_CMD_RESETVALUE|macro|_UART_CMD_RESETVALUE
DECL|_UART_CMD_RXBLOCKDIS_DEFAULT|macro|_UART_CMD_RXBLOCKDIS_DEFAULT
DECL|_UART_CMD_RXBLOCKDIS_MASK|macro|_UART_CMD_RXBLOCKDIS_MASK
DECL|_UART_CMD_RXBLOCKDIS_SHIFT|macro|_UART_CMD_RXBLOCKDIS_SHIFT
DECL|_UART_CMD_RXBLOCKEN_DEFAULT|macro|_UART_CMD_RXBLOCKEN_DEFAULT
DECL|_UART_CMD_RXBLOCKEN_MASK|macro|_UART_CMD_RXBLOCKEN_MASK
DECL|_UART_CMD_RXBLOCKEN_SHIFT|macro|_UART_CMD_RXBLOCKEN_SHIFT
DECL|_UART_CMD_RXDIS_DEFAULT|macro|_UART_CMD_RXDIS_DEFAULT
DECL|_UART_CMD_RXDIS_MASK|macro|_UART_CMD_RXDIS_MASK
DECL|_UART_CMD_RXDIS_SHIFT|macro|_UART_CMD_RXDIS_SHIFT
DECL|_UART_CMD_RXEN_DEFAULT|macro|_UART_CMD_RXEN_DEFAULT
DECL|_UART_CMD_RXEN_MASK|macro|_UART_CMD_RXEN_MASK
DECL|_UART_CMD_RXEN_SHIFT|macro|_UART_CMD_RXEN_SHIFT
DECL|_UART_CMD_TXDIS_DEFAULT|macro|_UART_CMD_TXDIS_DEFAULT
DECL|_UART_CMD_TXDIS_MASK|macro|_UART_CMD_TXDIS_MASK
DECL|_UART_CMD_TXDIS_SHIFT|macro|_UART_CMD_TXDIS_SHIFT
DECL|_UART_CMD_TXEN_DEFAULT|macro|_UART_CMD_TXEN_DEFAULT
DECL|_UART_CMD_TXEN_MASK|macro|_UART_CMD_TXEN_MASK
DECL|_UART_CMD_TXEN_SHIFT|macro|_UART_CMD_TXEN_SHIFT
DECL|_UART_CMD_TXTRIDIS_DEFAULT|macro|_UART_CMD_TXTRIDIS_DEFAULT
DECL|_UART_CMD_TXTRIDIS_MASK|macro|_UART_CMD_TXTRIDIS_MASK
DECL|_UART_CMD_TXTRIDIS_SHIFT|macro|_UART_CMD_TXTRIDIS_SHIFT
DECL|_UART_CMD_TXTRIEN_DEFAULT|macro|_UART_CMD_TXTRIEN_DEFAULT
DECL|_UART_CMD_TXTRIEN_MASK|macro|_UART_CMD_TXTRIEN_MASK
DECL|_UART_CMD_TXTRIEN_SHIFT|macro|_UART_CMD_TXTRIEN_SHIFT
DECL|_UART_CTRL_AUTOCS_DEFAULT|macro|_UART_CTRL_AUTOCS_DEFAULT
DECL|_UART_CTRL_AUTOCS_MASK|macro|_UART_CTRL_AUTOCS_MASK
DECL|_UART_CTRL_AUTOCS_SHIFT|macro|_UART_CTRL_AUTOCS_SHIFT
DECL|_UART_CTRL_AUTOTRI_DEFAULT|macro|_UART_CTRL_AUTOTRI_DEFAULT
DECL|_UART_CTRL_AUTOTRI_MASK|macro|_UART_CTRL_AUTOTRI_MASK
DECL|_UART_CTRL_AUTOTRI_SHIFT|macro|_UART_CTRL_AUTOTRI_SHIFT
DECL|_UART_CTRL_AUTOTX_DEFAULT|macro|_UART_CTRL_AUTOTX_DEFAULT
DECL|_UART_CTRL_AUTOTX_MASK|macro|_UART_CTRL_AUTOTX_MASK
DECL|_UART_CTRL_AUTOTX_SHIFT|macro|_UART_CTRL_AUTOTX_SHIFT
DECL|_UART_CTRL_BIT8DV_DEFAULT|macro|_UART_CTRL_BIT8DV_DEFAULT
DECL|_UART_CTRL_BIT8DV_MASK|macro|_UART_CTRL_BIT8DV_MASK
DECL|_UART_CTRL_BIT8DV_SHIFT|macro|_UART_CTRL_BIT8DV_SHIFT
DECL|_UART_CTRL_BYTESWAP_DEFAULT|macro|_UART_CTRL_BYTESWAP_DEFAULT
DECL|_UART_CTRL_BYTESWAP_MASK|macro|_UART_CTRL_BYTESWAP_MASK
DECL|_UART_CTRL_BYTESWAP_SHIFT|macro|_UART_CTRL_BYTESWAP_SHIFT
DECL|_UART_CTRL_CCEN_DEFAULT|macro|_UART_CTRL_CCEN_DEFAULT
DECL|_UART_CTRL_CCEN_MASK|macro|_UART_CTRL_CCEN_MASK
DECL|_UART_CTRL_CCEN_SHIFT|macro|_UART_CTRL_CCEN_SHIFT
DECL|_UART_CTRL_CLKPHA_DEFAULT|macro|_UART_CTRL_CLKPHA_DEFAULT
DECL|_UART_CTRL_CLKPHA_MASK|macro|_UART_CTRL_CLKPHA_MASK
DECL|_UART_CTRL_CLKPHA_SAMPLELEADING|macro|_UART_CTRL_CLKPHA_SAMPLELEADING
DECL|_UART_CTRL_CLKPHA_SAMPLETRAILING|macro|_UART_CTRL_CLKPHA_SAMPLETRAILING
DECL|_UART_CTRL_CLKPHA_SHIFT|macro|_UART_CTRL_CLKPHA_SHIFT
DECL|_UART_CTRL_CLKPOL_DEFAULT|macro|_UART_CTRL_CLKPOL_DEFAULT
DECL|_UART_CTRL_CLKPOL_IDLEHIGH|macro|_UART_CTRL_CLKPOL_IDLEHIGH
DECL|_UART_CTRL_CLKPOL_IDLELOW|macro|_UART_CTRL_CLKPOL_IDLELOW
DECL|_UART_CTRL_CLKPOL_MASK|macro|_UART_CTRL_CLKPOL_MASK
DECL|_UART_CTRL_CLKPOL_SHIFT|macro|_UART_CTRL_CLKPOL_SHIFT
DECL|_UART_CTRL_CSINV_DEFAULT|macro|_UART_CTRL_CSINV_DEFAULT
DECL|_UART_CTRL_CSINV_MASK|macro|_UART_CTRL_CSINV_MASK
DECL|_UART_CTRL_CSINV_SHIFT|macro|_UART_CTRL_CSINV_SHIFT
DECL|_UART_CTRL_CSMA_DEFAULT|macro|_UART_CTRL_CSMA_DEFAULT
DECL|_UART_CTRL_CSMA_GOTOSLAVEMODE|macro|_UART_CTRL_CSMA_GOTOSLAVEMODE
DECL|_UART_CTRL_CSMA_MASK|macro|_UART_CTRL_CSMA_MASK
DECL|_UART_CTRL_CSMA_NOACTION|macro|_UART_CTRL_CSMA_NOACTION
DECL|_UART_CTRL_CSMA_SHIFT|macro|_UART_CTRL_CSMA_SHIFT
DECL|_UART_CTRL_ERRSDMA_DEFAULT|macro|_UART_CTRL_ERRSDMA_DEFAULT
DECL|_UART_CTRL_ERRSDMA_MASK|macro|_UART_CTRL_ERRSDMA_MASK
DECL|_UART_CTRL_ERRSDMA_SHIFT|macro|_UART_CTRL_ERRSDMA_SHIFT
DECL|_UART_CTRL_ERRSRX_DEFAULT|macro|_UART_CTRL_ERRSRX_DEFAULT
DECL|_UART_CTRL_ERRSRX_MASK|macro|_UART_CTRL_ERRSRX_MASK
DECL|_UART_CTRL_ERRSRX_SHIFT|macro|_UART_CTRL_ERRSRX_SHIFT
DECL|_UART_CTRL_ERRSTX_DEFAULT|macro|_UART_CTRL_ERRSTX_DEFAULT
DECL|_UART_CTRL_ERRSTX_MASK|macro|_UART_CTRL_ERRSTX_MASK
DECL|_UART_CTRL_ERRSTX_SHIFT|macro|_UART_CTRL_ERRSTX_SHIFT
DECL|_UART_CTRL_LOOPBK_DEFAULT|macro|_UART_CTRL_LOOPBK_DEFAULT
DECL|_UART_CTRL_LOOPBK_MASK|macro|_UART_CTRL_LOOPBK_MASK
DECL|_UART_CTRL_LOOPBK_SHIFT|macro|_UART_CTRL_LOOPBK_SHIFT
DECL|_UART_CTRL_MASK|macro|_UART_CTRL_MASK
DECL|_UART_CTRL_MPAB_DEFAULT|macro|_UART_CTRL_MPAB_DEFAULT
DECL|_UART_CTRL_MPAB_MASK|macro|_UART_CTRL_MPAB_MASK
DECL|_UART_CTRL_MPAB_SHIFT|macro|_UART_CTRL_MPAB_SHIFT
DECL|_UART_CTRL_MPM_DEFAULT|macro|_UART_CTRL_MPM_DEFAULT
DECL|_UART_CTRL_MPM_MASK|macro|_UART_CTRL_MPM_MASK
DECL|_UART_CTRL_MPM_SHIFT|macro|_UART_CTRL_MPM_SHIFT
DECL|_UART_CTRL_MSBF_DEFAULT|macro|_UART_CTRL_MSBF_DEFAULT
DECL|_UART_CTRL_MSBF_MASK|macro|_UART_CTRL_MSBF_MASK
DECL|_UART_CTRL_MSBF_SHIFT|macro|_UART_CTRL_MSBF_SHIFT
DECL|_UART_CTRL_MVDIS_DEFAULT|macro|_UART_CTRL_MVDIS_DEFAULT
DECL|_UART_CTRL_MVDIS_MASK|macro|_UART_CTRL_MVDIS_MASK
DECL|_UART_CTRL_MVDIS_SHIFT|macro|_UART_CTRL_MVDIS_SHIFT
DECL|_UART_CTRL_OVS_DEFAULT|macro|_UART_CTRL_OVS_DEFAULT
DECL|_UART_CTRL_OVS_MASK|macro|_UART_CTRL_OVS_MASK
DECL|_UART_CTRL_OVS_SHIFT|macro|_UART_CTRL_OVS_SHIFT
DECL|_UART_CTRL_OVS_X16|macro|_UART_CTRL_OVS_X16
DECL|_UART_CTRL_OVS_X4|macro|_UART_CTRL_OVS_X4
DECL|_UART_CTRL_OVS_X6|macro|_UART_CTRL_OVS_X6
DECL|_UART_CTRL_OVS_X8|macro|_UART_CTRL_OVS_X8
DECL|_UART_CTRL_RESETVALUE|macro|_UART_CTRL_RESETVALUE
DECL|_UART_CTRL_RXINV_DEFAULT|macro|_UART_CTRL_RXINV_DEFAULT
DECL|_UART_CTRL_RXINV_MASK|macro|_UART_CTRL_RXINV_MASK
DECL|_UART_CTRL_RXINV_SHIFT|macro|_UART_CTRL_RXINV_SHIFT
DECL|_UART_CTRL_SCMODE_DEFAULT|macro|_UART_CTRL_SCMODE_DEFAULT
DECL|_UART_CTRL_SCMODE_MASK|macro|_UART_CTRL_SCMODE_MASK
DECL|_UART_CTRL_SCMODE_SHIFT|macro|_UART_CTRL_SCMODE_SHIFT
DECL|_UART_CTRL_SCRETRANS_DEFAULT|macro|_UART_CTRL_SCRETRANS_DEFAULT
DECL|_UART_CTRL_SCRETRANS_MASK|macro|_UART_CTRL_SCRETRANS_MASK
DECL|_UART_CTRL_SCRETRANS_SHIFT|macro|_UART_CTRL_SCRETRANS_SHIFT
DECL|_UART_CTRL_SKIPPERRF_DEFAULT|macro|_UART_CTRL_SKIPPERRF_DEFAULT
DECL|_UART_CTRL_SKIPPERRF_MASK|macro|_UART_CTRL_SKIPPERRF_MASK
DECL|_UART_CTRL_SKIPPERRF_SHIFT|macro|_UART_CTRL_SKIPPERRF_SHIFT
DECL|_UART_CTRL_SMSDELAY_DEFAULT|macro|_UART_CTRL_SMSDELAY_DEFAULT
DECL|_UART_CTRL_SMSDELAY_MASK|macro|_UART_CTRL_SMSDELAY_MASK
DECL|_UART_CTRL_SMSDELAY_SHIFT|macro|_UART_CTRL_SMSDELAY_SHIFT
DECL|_UART_CTRL_SSSEARLY_DEFAULT|macro|_UART_CTRL_SSSEARLY_DEFAULT
DECL|_UART_CTRL_SSSEARLY_MASK|macro|_UART_CTRL_SSSEARLY_MASK
DECL|_UART_CTRL_SSSEARLY_SHIFT|macro|_UART_CTRL_SSSEARLY_SHIFT
DECL|_UART_CTRL_SYNC_DEFAULT|macro|_UART_CTRL_SYNC_DEFAULT
DECL|_UART_CTRL_SYNC_MASK|macro|_UART_CTRL_SYNC_MASK
DECL|_UART_CTRL_SYNC_SHIFT|macro|_UART_CTRL_SYNC_SHIFT
DECL|_UART_CTRL_TXBIL_DEFAULT|macro|_UART_CTRL_TXBIL_DEFAULT
DECL|_UART_CTRL_TXBIL_EMPTY|macro|_UART_CTRL_TXBIL_EMPTY
DECL|_UART_CTRL_TXBIL_HALFFULL|macro|_UART_CTRL_TXBIL_HALFFULL
DECL|_UART_CTRL_TXBIL_MASK|macro|_UART_CTRL_TXBIL_MASK
DECL|_UART_CTRL_TXBIL_SHIFT|macro|_UART_CTRL_TXBIL_SHIFT
DECL|_UART_CTRL_TXDELAY_DEFAULT|macro|_UART_CTRL_TXDELAY_DEFAULT
DECL|_UART_CTRL_TXDELAY_DOUBLE|macro|_UART_CTRL_TXDELAY_DOUBLE
DECL|_UART_CTRL_TXDELAY_MASK|macro|_UART_CTRL_TXDELAY_MASK
DECL|_UART_CTRL_TXDELAY_NONE|macro|_UART_CTRL_TXDELAY_NONE
DECL|_UART_CTRL_TXDELAY_SHIFT|macro|_UART_CTRL_TXDELAY_SHIFT
DECL|_UART_CTRL_TXDELAY_SINGLE|macro|_UART_CTRL_TXDELAY_SINGLE
DECL|_UART_CTRL_TXDELAY_TRIPLE|macro|_UART_CTRL_TXDELAY_TRIPLE
DECL|_UART_CTRL_TXINV_DEFAULT|macro|_UART_CTRL_TXINV_DEFAULT
DECL|_UART_CTRL_TXINV_MASK|macro|_UART_CTRL_TXINV_MASK
DECL|_UART_CTRL_TXINV_SHIFT|macro|_UART_CTRL_TXINV_SHIFT
DECL|_UART_FRAME_DATABITS_DEFAULT|macro|_UART_FRAME_DATABITS_DEFAULT
DECL|_UART_FRAME_DATABITS_EIGHT|macro|_UART_FRAME_DATABITS_EIGHT
DECL|_UART_FRAME_DATABITS_ELEVEN|macro|_UART_FRAME_DATABITS_ELEVEN
DECL|_UART_FRAME_DATABITS_FIFTEEN|macro|_UART_FRAME_DATABITS_FIFTEEN
DECL|_UART_FRAME_DATABITS_FIVE|macro|_UART_FRAME_DATABITS_FIVE
DECL|_UART_FRAME_DATABITS_FOURTEEN|macro|_UART_FRAME_DATABITS_FOURTEEN
DECL|_UART_FRAME_DATABITS_FOUR|macro|_UART_FRAME_DATABITS_FOUR
DECL|_UART_FRAME_DATABITS_MASK|macro|_UART_FRAME_DATABITS_MASK
DECL|_UART_FRAME_DATABITS_NINE|macro|_UART_FRAME_DATABITS_NINE
DECL|_UART_FRAME_DATABITS_SEVEN|macro|_UART_FRAME_DATABITS_SEVEN
DECL|_UART_FRAME_DATABITS_SHIFT|macro|_UART_FRAME_DATABITS_SHIFT
DECL|_UART_FRAME_DATABITS_SIXTEEN|macro|_UART_FRAME_DATABITS_SIXTEEN
DECL|_UART_FRAME_DATABITS_SIX|macro|_UART_FRAME_DATABITS_SIX
DECL|_UART_FRAME_DATABITS_TEN|macro|_UART_FRAME_DATABITS_TEN
DECL|_UART_FRAME_DATABITS_THIRTEEN|macro|_UART_FRAME_DATABITS_THIRTEEN
DECL|_UART_FRAME_DATABITS_TWELVE|macro|_UART_FRAME_DATABITS_TWELVE
DECL|_UART_FRAME_MASK|macro|_UART_FRAME_MASK
DECL|_UART_FRAME_PARITY_DEFAULT|macro|_UART_FRAME_PARITY_DEFAULT
DECL|_UART_FRAME_PARITY_EVEN|macro|_UART_FRAME_PARITY_EVEN
DECL|_UART_FRAME_PARITY_MASK|macro|_UART_FRAME_PARITY_MASK
DECL|_UART_FRAME_PARITY_NONE|macro|_UART_FRAME_PARITY_NONE
DECL|_UART_FRAME_PARITY_ODD|macro|_UART_FRAME_PARITY_ODD
DECL|_UART_FRAME_PARITY_SHIFT|macro|_UART_FRAME_PARITY_SHIFT
DECL|_UART_FRAME_RESETVALUE|macro|_UART_FRAME_RESETVALUE
DECL|_UART_FRAME_STOPBITS_DEFAULT|macro|_UART_FRAME_STOPBITS_DEFAULT
DECL|_UART_FRAME_STOPBITS_HALF|macro|_UART_FRAME_STOPBITS_HALF
DECL|_UART_FRAME_STOPBITS_MASK|macro|_UART_FRAME_STOPBITS_MASK
DECL|_UART_FRAME_STOPBITS_ONEANDAHALF|macro|_UART_FRAME_STOPBITS_ONEANDAHALF
DECL|_UART_FRAME_STOPBITS_ONE|macro|_UART_FRAME_STOPBITS_ONE
DECL|_UART_FRAME_STOPBITS_SHIFT|macro|_UART_FRAME_STOPBITS_SHIFT
DECL|_UART_FRAME_STOPBITS_TWO|macro|_UART_FRAME_STOPBITS_TWO
DECL|_UART_I2SCTRL_DELAY_DEFAULT|macro|_UART_I2SCTRL_DELAY_DEFAULT
DECL|_UART_I2SCTRL_DELAY_MASK|macro|_UART_I2SCTRL_DELAY_MASK
DECL|_UART_I2SCTRL_DELAY_SHIFT|macro|_UART_I2SCTRL_DELAY_SHIFT
DECL|_UART_I2SCTRL_DMASPLIT_DEFAULT|macro|_UART_I2SCTRL_DMASPLIT_DEFAULT
DECL|_UART_I2SCTRL_DMASPLIT_MASK|macro|_UART_I2SCTRL_DMASPLIT_MASK
DECL|_UART_I2SCTRL_DMASPLIT_SHIFT|macro|_UART_I2SCTRL_DMASPLIT_SHIFT
DECL|_UART_I2SCTRL_EN_DEFAULT|macro|_UART_I2SCTRL_EN_DEFAULT
DECL|_UART_I2SCTRL_EN_MASK|macro|_UART_I2SCTRL_EN_MASK
DECL|_UART_I2SCTRL_EN_SHIFT|macro|_UART_I2SCTRL_EN_SHIFT
DECL|_UART_I2SCTRL_FORMAT_DEFAULT|macro|_UART_I2SCTRL_FORMAT_DEFAULT
DECL|_UART_I2SCTRL_FORMAT_MASK|macro|_UART_I2SCTRL_FORMAT_MASK
DECL|_UART_I2SCTRL_FORMAT_SHIFT|macro|_UART_I2SCTRL_FORMAT_SHIFT
DECL|_UART_I2SCTRL_FORMAT_W16D16|macro|_UART_I2SCTRL_FORMAT_W16D16
DECL|_UART_I2SCTRL_FORMAT_W16D8|macro|_UART_I2SCTRL_FORMAT_W16D8
DECL|_UART_I2SCTRL_FORMAT_W32D16|macro|_UART_I2SCTRL_FORMAT_W32D16
DECL|_UART_I2SCTRL_FORMAT_W32D24M|macro|_UART_I2SCTRL_FORMAT_W32D24M
DECL|_UART_I2SCTRL_FORMAT_W32D24|macro|_UART_I2SCTRL_FORMAT_W32D24
DECL|_UART_I2SCTRL_FORMAT_W32D32|macro|_UART_I2SCTRL_FORMAT_W32D32
DECL|_UART_I2SCTRL_FORMAT_W32D8|macro|_UART_I2SCTRL_FORMAT_W32D8
DECL|_UART_I2SCTRL_FORMAT_W8D8|macro|_UART_I2SCTRL_FORMAT_W8D8
DECL|_UART_I2SCTRL_JUSTIFY_DEFAULT|macro|_UART_I2SCTRL_JUSTIFY_DEFAULT
DECL|_UART_I2SCTRL_JUSTIFY_LEFT|macro|_UART_I2SCTRL_JUSTIFY_LEFT
DECL|_UART_I2SCTRL_JUSTIFY_MASK|macro|_UART_I2SCTRL_JUSTIFY_MASK
DECL|_UART_I2SCTRL_JUSTIFY_RIGHT|macro|_UART_I2SCTRL_JUSTIFY_RIGHT
DECL|_UART_I2SCTRL_JUSTIFY_SHIFT|macro|_UART_I2SCTRL_JUSTIFY_SHIFT
DECL|_UART_I2SCTRL_MASK|macro|_UART_I2SCTRL_MASK
DECL|_UART_I2SCTRL_MONO_DEFAULT|macro|_UART_I2SCTRL_MONO_DEFAULT
DECL|_UART_I2SCTRL_MONO_MASK|macro|_UART_I2SCTRL_MONO_MASK
DECL|_UART_I2SCTRL_MONO_SHIFT|macro|_UART_I2SCTRL_MONO_SHIFT
DECL|_UART_I2SCTRL_RESETVALUE|macro|_UART_I2SCTRL_RESETVALUE
DECL|_UART_IEN_CCF_DEFAULT|macro|_UART_IEN_CCF_DEFAULT
DECL|_UART_IEN_CCF_MASK|macro|_UART_IEN_CCF_MASK
DECL|_UART_IEN_CCF_SHIFT|macro|_UART_IEN_CCF_SHIFT
DECL|_UART_IEN_FERR_DEFAULT|macro|_UART_IEN_FERR_DEFAULT
DECL|_UART_IEN_FERR_MASK|macro|_UART_IEN_FERR_MASK
DECL|_UART_IEN_FERR_SHIFT|macro|_UART_IEN_FERR_SHIFT
DECL|_UART_IEN_MASK|macro|_UART_IEN_MASK
DECL|_UART_IEN_MPAF_DEFAULT|macro|_UART_IEN_MPAF_DEFAULT
DECL|_UART_IEN_MPAF_MASK|macro|_UART_IEN_MPAF_MASK
DECL|_UART_IEN_MPAF_SHIFT|macro|_UART_IEN_MPAF_SHIFT
DECL|_UART_IEN_PERR_DEFAULT|macro|_UART_IEN_PERR_DEFAULT
DECL|_UART_IEN_PERR_MASK|macro|_UART_IEN_PERR_MASK
DECL|_UART_IEN_PERR_SHIFT|macro|_UART_IEN_PERR_SHIFT
DECL|_UART_IEN_RESETVALUE|macro|_UART_IEN_RESETVALUE
DECL|_UART_IEN_RXDATAV_DEFAULT|macro|_UART_IEN_RXDATAV_DEFAULT
DECL|_UART_IEN_RXDATAV_MASK|macro|_UART_IEN_RXDATAV_MASK
DECL|_UART_IEN_RXDATAV_SHIFT|macro|_UART_IEN_RXDATAV_SHIFT
DECL|_UART_IEN_RXFULL_DEFAULT|macro|_UART_IEN_RXFULL_DEFAULT
DECL|_UART_IEN_RXFULL_MASK|macro|_UART_IEN_RXFULL_MASK
DECL|_UART_IEN_RXFULL_SHIFT|macro|_UART_IEN_RXFULL_SHIFT
DECL|_UART_IEN_RXOF_DEFAULT|macro|_UART_IEN_RXOF_DEFAULT
DECL|_UART_IEN_RXOF_MASK|macro|_UART_IEN_RXOF_MASK
DECL|_UART_IEN_RXOF_SHIFT|macro|_UART_IEN_RXOF_SHIFT
DECL|_UART_IEN_RXUF_DEFAULT|macro|_UART_IEN_RXUF_DEFAULT
DECL|_UART_IEN_RXUF_MASK|macro|_UART_IEN_RXUF_MASK
DECL|_UART_IEN_RXUF_SHIFT|macro|_UART_IEN_RXUF_SHIFT
DECL|_UART_IEN_SSM_DEFAULT|macro|_UART_IEN_SSM_DEFAULT
DECL|_UART_IEN_SSM_MASK|macro|_UART_IEN_SSM_MASK
DECL|_UART_IEN_SSM_SHIFT|macro|_UART_IEN_SSM_SHIFT
DECL|_UART_IEN_TXBL_DEFAULT|macro|_UART_IEN_TXBL_DEFAULT
DECL|_UART_IEN_TXBL_MASK|macro|_UART_IEN_TXBL_MASK
DECL|_UART_IEN_TXBL_SHIFT|macro|_UART_IEN_TXBL_SHIFT
DECL|_UART_IEN_TXC_DEFAULT|macro|_UART_IEN_TXC_DEFAULT
DECL|_UART_IEN_TXC_MASK|macro|_UART_IEN_TXC_MASK
DECL|_UART_IEN_TXC_SHIFT|macro|_UART_IEN_TXC_SHIFT
DECL|_UART_IEN_TXOF_DEFAULT|macro|_UART_IEN_TXOF_DEFAULT
DECL|_UART_IEN_TXOF_MASK|macro|_UART_IEN_TXOF_MASK
DECL|_UART_IEN_TXOF_SHIFT|macro|_UART_IEN_TXOF_SHIFT
DECL|_UART_IEN_TXUF_DEFAULT|macro|_UART_IEN_TXUF_DEFAULT
DECL|_UART_IEN_TXUF_MASK|macro|_UART_IEN_TXUF_MASK
DECL|_UART_IEN_TXUF_SHIFT|macro|_UART_IEN_TXUF_SHIFT
DECL|_UART_IFC_CCF_DEFAULT|macro|_UART_IFC_CCF_DEFAULT
DECL|_UART_IFC_CCF_MASK|macro|_UART_IFC_CCF_MASK
DECL|_UART_IFC_CCF_SHIFT|macro|_UART_IFC_CCF_SHIFT
DECL|_UART_IFC_FERR_DEFAULT|macro|_UART_IFC_FERR_DEFAULT
DECL|_UART_IFC_FERR_MASK|macro|_UART_IFC_FERR_MASK
DECL|_UART_IFC_FERR_SHIFT|macro|_UART_IFC_FERR_SHIFT
DECL|_UART_IFC_MASK|macro|_UART_IFC_MASK
DECL|_UART_IFC_MPAF_DEFAULT|macro|_UART_IFC_MPAF_DEFAULT
DECL|_UART_IFC_MPAF_MASK|macro|_UART_IFC_MPAF_MASK
DECL|_UART_IFC_MPAF_SHIFT|macro|_UART_IFC_MPAF_SHIFT
DECL|_UART_IFC_PERR_DEFAULT|macro|_UART_IFC_PERR_DEFAULT
DECL|_UART_IFC_PERR_MASK|macro|_UART_IFC_PERR_MASK
DECL|_UART_IFC_PERR_SHIFT|macro|_UART_IFC_PERR_SHIFT
DECL|_UART_IFC_RESETVALUE|macro|_UART_IFC_RESETVALUE
DECL|_UART_IFC_RXFULL_DEFAULT|macro|_UART_IFC_RXFULL_DEFAULT
DECL|_UART_IFC_RXFULL_MASK|macro|_UART_IFC_RXFULL_MASK
DECL|_UART_IFC_RXFULL_SHIFT|macro|_UART_IFC_RXFULL_SHIFT
DECL|_UART_IFC_RXOF_DEFAULT|macro|_UART_IFC_RXOF_DEFAULT
DECL|_UART_IFC_RXOF_MASK|macro|_UART_IFC_RXOF_MASK
DECL|_UART_IFC_RXOF_SHIFT|macro|_UART_IFC_RXOF_SHIFT
DECL|_UART_IFC_RXUF_DEFAULT|macro|_UART_IFC_RXUF_DEFAULT
DECL|_UART_IFC_RXUF_MASK|macro|_UART_IFC_RXUF_MASK
DECL|_UART_IFC_RXUF_SHIFT|macro|_UART_IFC_RXUF_SHIFT
DECL|_UART_IFC_SSM_DEFAULT|macro|_UART_IFC_SSM_DEFAULT
DECL|_UART_IFC_SSM_MASK|macro|_UART_IFC_SSM_MASK
DECL|_UART_IFC_SSM_SHIFT|macro|_UART_IFC_SSM_SHIFT
DECL|_UART_IFC_TXC_DEFAULT|macro|_UART_IFC_TXC_DEFAULT
DECL|_UART_IFC_TXC_MASK|macro|_UART_IFC_TXC_MASK
DECL|_UART_IFC_TXC_SHIFT|macro|_UART_IFC_TXC_SHIFT
DECL|_UART_IFC_TXOF_DEFAULT|macro|_UART_IFC_TXOF_DEFAULT
DECL|_UART_IFC_TXOF_MASK|macro|_UART_IFC_TXOF_MASK
DECL|_UART_IFC_TXOF_SHIFT|macro|_UART_IFC_TXOF_SHIFT
DECL|_UART_IFC_TXUF_DEFAULT|macro|_UART_IFC_TXUF_DEFAULT
DECL|_UART_IFC_TXUF_MASK|macro|_UART_IFC_TXUF_MASK
DECL|_UART_IFC_TXUF_SHIFT|macro|_UART_IFC_TXUF_SHIFT
DECL|_UART_IFS_CCF_DEFAULT|macro|_UART_IFS_CCF_DEFAULT
DECL|_UART_IFS_CCF_MASK|macro|_UART_IFS_CCF_MASK
DECL|_UART_IFS_CCF_SHIFT|macro|_UART_IFS_CCF_SHIFT
DECL|_UART_IFS_FERR_DEFAULT|macro|_UART_IFS_FERR_DEFAULT
DECL|_UART_IFS_FERR_MASK|macro|_UART_IFS_FERR_MASK
DECL|_UART_IFS_FERR_SHIFT|macro|_UART_IFS_FERR_SHIFT
DECL|_UART_IFS_MASK|macro|_UART_IFS_MASK
DECL|_UART_IFS_MPAF_DEFAULT|macro|_UART_IFS_MPAF_DEFAULT
DECL|_UART_IFS_MPAF_MASK|macro|_UART_IFS_MPAF_MASK
DECL|_UART_IFS_MPAF_SHIFT|macro|_UART_IFS_MPAF_SHIFT
DECL|_UART_IFS_PERR_DEFAULT|macro|_UART_IFS_PERR_DEFAULT
DECL|_UART_IFS_PERR_MASK|macro|_UART_IFS_PERR_MASK
DECL|_UART_IFS_PERR_SHIFT|macro|_UART_IFS_PERR_SHIFT
DECL|_UART_IFS_RESETVALUE|macro|_UART_IFS_RESETVALUE
DECL|_UART_IFS_RXFULL_DEFAULT|macro|_UART_IFS_RXFULL_DEFAULT
DECL|_UART_IFS_RXFULL_MASK|macro|_UART_IFS_RXFULL_MASK
DECL|_UART_IFS_RXFULL_SHIFT|macro|_UART_IFS_RXFULL_SHIFT
DECL|_UART_IFS_RXOF_DEFAULT|macro|_UART_IFS_RXOF_DEFAULT
DECL|_UART_IFS_RXOF_MASK|macro|_UART_IFS_RXOF_MASK
DECL|_UART_IFS_RXOF_SHIFT|macro|_UART_IFS_RXOF_SHIFT
DECL|_UART_IFS_RXUF_DEFAULT|macro|_UART_IFS_RXUF_DEFAULT
DECL|_UART_IFS_RXUF_MASK|macro|_UART_IFS_RXUF_MASK
DECL|_UART_IFS_RXUF_SHIFT|macro|_UART_IFS_RXUF_SHIFT
DECL|_UART_IFS_SSM_DEFAULT|macro|_UART_IFS_SSM_DEFAULT
DECL|_UART_IFS_SSM_MASK|macro|_UART_IFS_SSM_MASK
DECL|_UART_IFS_SSM_SHIFT|macro|_UART_IFS_SSM_SHIFT
DECL|_UART_IFS_TXC_DEFAULT|macro|_UART_IFS_TXC_DEFAULT
DECL|_UART_IFS_TXC_MASK|macro|_UART_IFS_TXC_MASK
DECL|_UART_IFS_TXC_SHIFT|macro|_UART_IFS_TXC_SHIFT
DECL|_UART_IFS_TXOF_DEFAULT|macro|_UART_IFS_TXOF_DEFAULT
DECL|_UART_IFS_TXOF_MASK|macro|_UART_IFS_TXOF_MASK
DECL|_UART_IFS_TXOF_SHIFT|macro|_UART_IFS_TXOF_SHIFT
DECL|_UART_IFS_TXUF_DEFAULT|macro|_UART_IFS_TXUF_DEFAULT
DECL|_UART_IFS_TXUF_MASK|macro|_UART_IFS_TXUF_MASK
DECL|_UART_IFS_TXUF_SHIFT|macro|_UART_IFS_TXUF_SHIFT
DECL|_UART_IF_CCF_DEFAULT|macro|_UART_IF_CCF_DEFAULT
DECL|_UART_IF_CCF_MASK|macro|_UART_IF_CCF_MASK
DECL|_UART_IF_CCF_SHIFT|macro|_UART_IF_CCF_SHIFT
DECL|_UART_IF_FERR_DEFAULT|macro|_UART_IF_FERR_DEFAULT
DECL|_UART_IF_FERR_MASK|macro|_UART_IF_FERR_MASK
DECL|_UART_IF_FERR_SHIFT|macro|_UART_IF_FERR_SHIFT
DECL|_UART_IF_MASK|macro|_UART_IF_MASK
DECL|_UART_IF_MPAF_DEFAULT|macro|_UART_IF_MPAF_DEFAULT
DECL|_UART_IF_MPAF_MASK|macro|_UART_IF_MPAF_MASK
DECL|_UART_IF_MPAF_SHIFT|macro|_UART_IF_MPAF_SHIFT
DECL|_UART_IF_PERR_DEFAULT|macro|_UART_IF_PERR_DEFAULT
DECL|_UART_IF_PERR_MASK|macro|_UART_IF_PERR_MASK
DECL|_UART_IF_PERR_SHIFT|macro|_UART_IF_PERR_SHIFT
DECL|_UART_IF_RESETVALUE|macro|_UART_IF_RESETVALUE
DECL|_UART_IF_RXDATAV_DEFAULT|macro|_UART_IF_RXDATAV_DEFAULT
DECL|_UART_IF_RXDATAV_MASK|macro|_UART_IF_RXDATAV_MASK
DECL|_UART_IF_RXDATAV_SHIFT|macro|_UART_IF_RXDATAV_SHIFT
DECL|_UART_IF_RXFULL_DEFAULT|macro|_UART_IF_RXFULL_DEFAULT
DECL|_UART_IF_RXFULL_MASK|macro|_UART_IF_RXFULL_MASK
DECL|_UART_IF_RXFULL_SHIFT|macro|_UART_IF_RXFULL_SHIFT
DECL|_UART_IF_RXOF_DEFAULT|macro|_UART_IF_RXOF_DEFAULT
DECL|_UART_IF_RXOF_MASK|macro|_UART_IF_RXOF_MASK
DECL|_UART_IF_RXOF_SHIFT|macro|_UART_IF_RXOF_SHIFT
DECL|_UART_IF_RXUF_DEFAULT|macro|_UART_IF_RXUF_DEFAULT
DECL|_UART_IF_RXUF_MASK|macro|_UART_IF_RXUF_MASK
DECL|_UART_IF_RXUF_SHIFT|macro|_UART_IF_RXUF_SHIFT
DECL|_UART_IF_SSM_DEFAULT|macro|_UART_IF_SSM_DEFAULT
DECL|_UART_IF_SSM_MASK|macro|_UART_IF_SSM_MASK
DECL|_UART_IF_SSM_SHIFT|macro|_UART_IF_SSM_SHIFT
DECL|_UART_IF_TXBL_DEFAULT|macro|_UART_IF_TXBL_DEFAULT
DECL|_UART_IF_TXBL_MASK|macro|_UART_IF_TXBL_MASK
DECL|_UART_IF_TXBL_SHIFT|macro|_UART_IF_TXBL_SHIFT
DECL|_UART_IF_TXC_DEFAULT|macro|_UART_IF_TXC_DEFAULT
DECL|_UART_IF_TXC_MASK|macro|_UART_IF_TXC_MASK
DECL|_UART_IF_TXC_SHIFT|macro|_UART_IF_TXC_SHIFT
DECL|_UART_IF_TXOF_DEFAULT|macro|_UART_IF_TXOF_DEFAULT
DECL|_UART_IF_TXOF_MASK|macro|_UART_IF_TXOF_MASK
DECL|_UART_IF_TXOF_SHIFT|macro|_UART_IF_TXOF_SHIFT
DECL|_UART_IF_TXUF_DEFAULT|macro|_UART_IF_TXUF_DEFAULT
DECL|_UART_IF_TXUF_MASK|macro|_UART_IF_TXUF_MASK
DECL|_UART_IF_TXUF_SHIFT|macro|_UART_IF_TXUF_SHIFT
DECL|_UART_INPUT_MASK|macro|_UART_INPUT_MASK
DECL|_UART_INPUT_RESETVALUE|macro|_UART_INPUT_RESETVALUE
DECL|_UART_INPUT_RXPRSSEL_DEFAULT|macro|_UART_INPUT_RXPRSSEL_DEFAULT
DECL|_UART_INPUT_RXPRSSEL_MASK|macro|_UART_INPUT_RXPRSSEL_MASK
DECL|_UART_INPUT_RXPRSSEL_PRSCH0|macro|_UART_INPUT_RXPRSSEL_PRSCH0
DECL|_UART_INPUT_RXPRSSEL_PRSCH10|macro|_UART_INPUT_RXPRSSEL_PRSCH10
DECL|_UART_INPUT_RXPRSSEL_PRSCH11|macro|_UART_INPUT_RXPRSSEL_PRSCH11
DECL|_UART_INPUT_RXPRSSEL_PRSCH1|macro|_UART_INPUT_RXPRSSEL_PRSCH1
DECL|_UART_INPUT_RXPRSSEL_PRSCH2|macro|_UART_INPUT_RXPRSSEL_PRSCH2
DECL|_UART_INPUT_RXPRSSEL_PRSCH3|macro|_UART_INPUT_RXPRSSEL_PRSCH3
DECL|_UART_INPUT_RXPRSSEL_PRSCH4|macro|_UART_INPUT_RXPRSSEL_PRSCH4
DECL|_UART_INPUT_RXPRSSEL_PRSCH5|macro|_UART_INPUT_RXPRSSEL_PRSCH5
DECL|_UART_INPUT_RXPRSSEL_PRSCH6|macro|_UART_INPUT_RXPRSSEL_PRSCH6
DECL|_UART_INPUT_RXPRSSEL_PRSCH7|macro|_UART_INPUT_RXPRSSEL_PRSCH7
DECL|_UART_INPUT_RXPRSSEL_PRSCH8|macro|_UART_INPUT_RXPRSSEL_PRSCH8
DECL|_UART_INPUT_RXPRSSEL_PRSCH9|macro|_UART_INPUT_RXPRSSEL_PRSCH9
DECL|_UART_INPUT_RXPRSSEL_SHIFT|macro|_UART_INPUT_RXPRSSEL_SHIFT
DECL|_UART_INPUT_RXPRS_DEFAULT|macro|_UART_INPUT_RXPRS_DEFAULT
DECL|_UART_INPUT_RXPRS_MASK|macro|_UART_INPUT_RXPRS_MASK
DECL|_UART_INPUT_RXPRS_SHIFT|macro|_UART_INPUT_RXPRS_SHIFT
DECL|_UART_IRCTRL_IREN_DEFAULT|macro|_UART_IRCTRL_IREN_DEFAULT
DECL|_UART_IRCTRL_IREN_MASK|macro|_UART_IRCTRL_IREN_MASK
DECL|_UART_IRCTRL_IREN_SHIFT|macro|_UART_IRCTRL_IREN_SHIFT
DECL|_UART_IRCTRL_IRFILT_DEFAULT|macro|_UART_IRCTRL_IRFILT_DEFAULT
DECL|_UART_IRCTRL_IRFILT_MASK|macro|_UART_IRCTRL_IRFILT_MASK
DECL|_UART_IRCTRL_IRFILT_SHIFT|macro|_UART_IRCTRL_IRFILT_SHIFT
DECL|_UART_IRCTRL_IRPRSEN_DEFAULT|macro|_UART_IRCTRL_IRPRSEN_DEFAULT
DECL|_UART_IRCTRL_IRPRSEN_MASK|macro|_UART_IRCTRL_IRPRSEN_MASK
DECL|_UART_IRCTRL_IRPRSEN_SHIFT|macro|_UART_IRCTRL_IRPRSEN_SHIFT
DECL|_UART_IRCTRL_IRPRSSEL_DEFAULT|macro|_UART_IRCTRL_IRPRSSEL_DEFAULT
DECL|_UART_IRCTRL_IRPRSSEL_MASK|macro|_UART_IRCTRL_IRPRSSEL_MASK
DECL|_UART_IRCTRL_IRPRSSEL_PRSCH0|macro|_UART_IRCTRL_IRPRSSEL_PRSCH0
DECL|_UART_IRCTRL_IRPRSSEL_PRSCH1|macro|_UART_IRCTRL_IRPRSSEL_PRSCH1
DECL|_UART_IRCTRL_IRPRSSEL_PRSCH2|macro|_UART_IRCTRL_IRPRSSEL_PRSCH2
DECL|_UART_IRCTRL_IRPRSSEL_PRSCH3|macro|_UART_IRCTRL_IRPRSSEL_PRSCH3
DECL|_UART_IRCTRL_IRPRSSEL_PRSCH4|macro|_UART_IRCTRL_IRPRSSEL_PRSCH4
DECL|_UART_IRCTRL_IRPRSSEL_PRSCH5|macro|_UART_IRCTRL_IRPRSSEL_PRSCH5
DECL|_UART_IRCTRL_IRPRSSEL_PRSCH6|macro|_UART_IRCTRL_IRPRSSEL_PRSCH6
DECL|_UART_IRCTRL_IRPRSSEL_PRSCH7|macro|_UART_IRCTRL_IRPRSSEL_PRSCH7
DECL|_UART_IRCTRL_IRPRSSEL_SHIFT|macro|_UART_IRCTRL_IRPRSSEL_SHIFT
DECL|_UART_IRCTRL_IRPW_DEFAULT|macro|_UART_IRCTRL_IRPW_DEFAULT
DECL|_UART_IRCTRL_IRPW_FOUR|macro|_UART_IRCTRL_IRPW_FOUR
DECL|_UART_IRCTRL_IRPW_MASK|macro|_UART_IRCTRL_IRPW_MASK
DECL|_UART_IRCTRL_IRPW_ONE|macro|_UART_IRCTRL_IRPW_ONE
DECL|_UART_IRCTRL_IRPW_SHIFT|macro|_UART_IRCTRL_IRPW_SHIFT
DECL|_UART_IRCTRL_IRPW_THREE|macro|_UART_IRCTRL_IRPW_THREE
DECL|_UART_IRCTRL_IRPW_TWO|macro|_UART_IRCTRL_IRPW_TWO
DECL|_UART_IRCTRL_MASK|macro|_UART_IRCTRL_MASK
DECL|_UART_IRCTRL_RESETVALUE|macro|_UART_IRCTRL_RESETVALUE
DECL|_UART_ROUTE_CLKPEN_DEFAULT|macro|_UART_ROUTE_CLKPEN_DEFAULT
DECL|_UART_ROUTE_CLKPEN_MASK|macro|_UART_ROUTE_CLKPEN_MASK
DECL|_UART_ROUTE_CLKPEN_SHIFT|macro|_UART_ROUTE_CLKPEN_SHIFT
DECL|_UART_ROUTE_CSPEN_DEFAULT|macro|_UART_ROUTE_CSPEN_DEFAULT
DECL|_UART_ROUTE_CSPEN_MASK|macro|_UART_ROUTE_CSPEN_MASK
DECL|_UART_ROUTE_CSPEN_SHIFT|macro|_UART_ROUTE_CSPEN_SHIFT
DECL|_UART_ROUTE_LOCATION_DEFAULT|macro|_UART_ROUTE_LOCATION_DEFAULT
DECL|_UART_ROUTE_LOCATION_LOC0|macro|_UART_ROUTE_LOCATION_LOC0
DECL|_UART_ROUTE_LOCATION_LOC1|macro|_UART_ROUTE_LOCATION_LOC1
DECL|_UART_ROUTE_LOCATION_LOC2|macro|_UART_ROUTE_LOCATION_LOC2
DECL|_UART_ROUTE_LOCATION_LOC3|macro|_UART_ROUTE_LOCATION_LOC3
DECL|_UART_ROUTE_LOCATION_LOC4|macro|_UART_ROUTE_LOCATION_LOC4
DECL|_UART_ROUTE_LOCATION_LOC5|macro|_UART_ROUTE_LOCATION_LOC5
DECL|_UART_ROUTE_LOCATION_MASK|macro|_UART_ROUTE_LOCATION_MASK
DECL|_UART_ROUTE_LOCATION_SHIFT|macro|_UART_ROUTE_LOCATION_SHIFT
DECL|_UART_ROUTE_MASK|macro|_UART_ROUTE_MASK
DECL|_UART_ROUTE_RESETVALUE|macro|_UART_ROUTE_RESETVALUE
DECL|_UART_ROUTE_RXPEN_DEFAULT|macro|_UART_ROUTE_RXPEN_DEFAULT
DECL|_UART_ROUTE_RXPEN_MASK|macro|_UART_ROUTE_RXPEN_MASK
DECL|_UART_ROUTE_RXPEN_SHIFT|macro|_UART_ROUTE_RXPEN_SHIFT
DECL|_UART_ROUTE_TXPEN_DEFAULT|macro|_UART_ROUTE_TXPEN_DEFAULT
DECL|_UART_ROUTE_TXPEN_MASK|macro|_UART_ROUTE_TXPEN_MASK
DECL|_UART_ROUTE_TXPEN_SHIFT|macro|_UART_ROUTE_TXPEN_SHIFT
DECL|_UART_RXDATAXP_FERRP_DEFAULT|macro|_UART_RXDATAXP_FERRP_DEFAULT
DECL|_UART_RXDATAXP_FERRP_MASK|macro|_UART_RXDATAXP_FERRP_MASK
DECL|_UART_RXDATAXP_FERRP_SHIFT|macro|_UART_RXDATAXP_FERRP_SHIFT
DECL|_UART_RXDATAXP_MASK|macro|_UART_RXDATAXP_MASK
DECL|_UART_RXDATAXP_PERRP_DEFAULT|macro|_UART_RXDATAXP_PERRP_DEFAULT
DECL|_UART_RXDATAXP_PERRP_MASK|macro|_UART_RXDATAXP_PERRP_MASK
DECL|_UART_RXDATAXP_PERRP_SHIFT|macro|_UART_RXDATAXP_PERRP_SHIFT
DECL|_UART_RXDATAXP_RESETVALUE|macro|_UART_RXDATAXP_RESETVALUE
DECL|_UART_RXDATAXP_RXDATAP_DEFAULT|macro|_UART_RXDATAXP_RXDATAP_DEFAULT
DECL|_UART_RXDATAXP_RXDATAP_MASK|macro|_UART_RXDATAXP_RXDATAP_MASK
DECL|_UART_RXDATAXP_RXDATAP_SHIFT|macro|_UART_RXDATAXP_RXDATAP_SHIFT
DECL|_UART_RXDATAX_FERR_DEFAULT|macro|_UART_RXDATAX_FERR_DEFAULT
DECL|_UART_RXDATAX_FERR_MASK|macro|_UART_RXDATAX_FERR_MASK
DECL|_UART_RXDATAX_FERR_SHIFT|macro|_UART_RXDATAX_FERR_SHIFT
DECL|_UART_RXDATAX_MASK|macro|_UART_RXDATAX_MASK
DECL|_UART_RXDATAX_PERR_DEFAULT|macro|_UART_RXDATAX_PERR_DEFAULT
DECL|_UART_RXDATAX_PERR_MASK|macro|_UART_RXDATAX_PERR_MASK
DECL|_UART_RXDATAX_PERR_SHIFT|macro|_UART_RXDATAX_PERR_SHIFT
DECL|_UART_RXDATAX_RESETVALUE|macro|_UART_RXDATAX_RESETVALUE
DECL|_UART_RXDATAX_RXDATA_DEFAULT|macro|_UART_RXDATAX_RXDATA_DEFAULT
DECL|_UART_RXDATAX_RXDATA_MASK|macro|_UART_RXDATAX_RXDATA_MASK
DECL|_UART_RXDATAX_RXDATA_SHIFT|macro|_UART_RXDATAX_RXDATA_SHIFT
DECL|_UART_RXDATA_MASK|macro|_UART_RXDATA_MASK
DECL|_UART_RXDATA_RESETVALUE|macro|_UART_RXDATA_RESETVALUE
DECL|_UART_RXDATA_RXDATA_DEFAULT|macro|_UART_RXDATA_RXDATA_DEFAULT
DECL|_UART_RXDATA_RXDATA_MASK|macro|_UART_RXDATA_RXDATA_MASK
DECL|_UART_RXDATA_RXDATA_SHIFT|macro|_UART_RXDATA_RXDATA_SHIFT
DECL|_UART_RXDOUBLEXP_FERRP0_DEFAULT|macro|_UART_RXDOUBLEXP_FERRP0_DEFAULT
DECL|_UART_RXDOUBLEXP_FERRP0_MASK|macro|_UART_RXDOUBLEXP_FERRP0_MASK
DECL|_UART_RXDOUBLEXP_FERRP0_SHIFT|macro|_UART_RXDOUBLEXP_FERRP0_SHIFT
DECL|_UART_RXDOUBLEXP_FERRP1_DEFAULT|macro|_UART_RXDOUBLEXP_FERRP1_DEFAULT
DECL|_UART_RXDOUBLEXP_FERRP1_MASK|macro|_UART_RXDOUBLEXP_FERRP1_MASK
DECL|_UART_RXDOUBLEXP_FERRP1_SHIFT|macro|_UART_RXDOUBLEXP_FERRP1_SHIFT
DECL|_UART_RXDOUBLEXP_MASK|macro|_UART_RXDOUBLEXP_MASK
DECL|_UART_RXDOUBLEXP_PERRP0_DEFAULT|macro|_UART_RXDOUBLEXP_PERRP0_DEFAULT
DECL|_UART_RXDOUBLEXP_PERRP0_MASK|macro|_UART_RXDOUBLEXP_PERRP0_MASK
DECL|_UART_RXDOUBLEXP_PERRP0_SHIFT|macro|_UART_RXDOUBLEXP_PERRP0_SHIFT
DECL|_UART_RXDOUBLEXP_PERRP1_DEFAULT|macro|_UART_RXDOUBLEXP_PERRP1_DEFAULT
DECL|_UART_RXDOUBLEXP_PERRP1_MASK|macro|_UART_RXDOUBLEXP_PERRP1_MASK
DECL|_UART_RXDOUBLEXP_PERRP1_SHIFT|macro|_UART_RXDOUBLEXP_PERRP1_SHIFT
DECL|_UART_RXDOUBLEXP_RESETVALUE|macro|_UART_RXDOUBLEXP_RESETVALUE
DECL|_UART_RXDOUBLEXP_RXDATAP0_DEFAULT|macro|_UART_RXDOUBLEXP_RXDATAP0_DEFAULT
DECL|_UART_RXDOUBLEXP_RXDATAP0_MASK|macro|_UART_RXDOUBLEXP_RXDATAP0_MASK
DECL|_UART_RXDOUBLEXP_RXDATAP0_SHIFT|macro|_UART_RXDOUBLEXP_RXDATAP0_SHIFT
DECL|_UART_RXDOUBLEXP_RXDATAP1_DEFAULT|macro|_UART_RXDOUBLEXP_RXDATAP1_DEFAULT
DECL|_UART_RXDOUBLEXP_RXDATAP1_MASK|macro|_UART_RXDOUBLEXP_RXDATAP1_MASK
DECL|_UART_RXDOUBLEXP_RXDATAP1_SHIFT|macro|_UART_RXDOUBLEXP_RXDATAP1_SHIFT
DECL|_UART_RXDOUBLEX_FERR0_DEFAULT|macro|_UART_RXDOUBLEX_FERR0_DEFAULT
DECL|_UART_RXDOUBLEX_FERR0_MASK|macro|_UART_RXDOUBLEX_FERR0_MASK
DECL|_UART_RXDOUBLEX_FERR0_SHIFT|macro|_UART_RXDOUBLEX_FERR0_SHIFT
DECL|_UART_RXDOUBLEX_FERR1_DEFAULT|macro|_UART_RXDOUBLEX_FERR1_DEFAULT
DECL|_UART_RXDOUBLEX_FERR1_MASK|macro|_UART_RXDOUBLEX_FERR1_MASK
DECL|_UART_RXDOUBLEX_FERR1_SHIFT|macro|_UART_RXDOUBLEX_FERR1_SHIFT
DECL|_UART_RXDOUBLEX_MASK|macro|_UART_RXDOUBLEX_MASK
DECL|_UART_RXDOUBLEX_PERR0_DEFAULT|macro|_UART_RXDOUBLEX_PERR0_DEFAULT
DECL|_UART_RXDOUBLEX_PERR0_MASK|macro|_UART_RXDOUBLEX_PERR0_MASK
DECL|_UART_RXDOUBLEX_PERR0_SHIFT|macro|_UART_RXDOUBLEX_PERR0_SHIFT
DECL|_UART_RXDOUBLEX_PERR1_DEFAULT|macro|_UART_RXDOUBLEX_PERR1_DEFAULT
DECL|_UART_RXDOUBLEX_PERR1_MASK|macro|_UART_RXDOUBLEX_PERR1_MASK
DECL|_UART_RXDOUBLEX_PERR1_SHIFT|macro|_UART_RXDOUBLEX_PERR1_SHIFT
DECL|_UART_RXDOUBLEX_RESETVALUE|macro|_UART_RXDOUBLEX_RESETVALUE
DECL|_UART_RXDOUBLEX_RXDATA0_DEFAULT|macro|_UART_RXDOUBLEX_RXDATA0_DEFAULT
DECL|_UART_RXDOUBLEX_RXDATA0_MASK|macro|_UART_RXDOUBLEX_RXDATA0_MASK
DECL|_UART_RXDOUBLEX_RXDATA0_SHIFT|macro|_UART_RXDOUBLEX_RXDATA0_SHIFT
DECL|_UART_RXDOUBLEX_RXDATA1_DEFAULT|macro|_UART_RXDOUBLEX_RXDATA1_DEFAULT
DECL|_UART_RXDOUBLEX_RXDATA1_MASK|macro|_UART_RXDOUBLEX_RXDATA1_MASK
DECL|_UART_RXDOUBLEX_RXDATA1_SHIFT|macro|_UART_RXDOUBLEX_RXDATA1_SHIFT
DECL|_UART_RXDOUBLE_MASK|macro|_UART_RXDOUBLE_MASK
DECL|_UART_RXDOUBLE_RESETVALUE|macro|_UART_RXDOUBLE_RESETVALUE
DECL|_UART_RXDOUBLE_RXDATA0_DEFAULT|macro|_UART_RXDOUBLE_RXDATA0_DEFAULT
DECL|_UART_RXDOUBLE_RXDATA0_MASK|macro|_UART_RXDOUBLE_RXDATA0_MASK
DECL|_UART_RXDOUBLE_RXDATA0_SHIFT|macro|_UART_RXDOUBLE_RXDATA0_SHIFT
DECL|_UART_RXDOUBLE_RXDATA1_DEFAULT|macro|_UART_RXDOUBLE_RXDATA1_DEFAULT
DECL|_UART_RXDOUBLE_RXDATA1_MASK|macro|_UART_RXDOUBLE_RXDATA1_MASK
DECL|_UART_RXDOUBLE_RXDATA1_SHIFT|macro|_UART_RXDOUBLE_RXDATA1_SHIFT
DECL|_UART_STATUS_MASK|macro|_UART_STATUS_MASK
DECL|_UART_STATUS_MASTER_DEFAULT|macro|_UART_STATUS_MASTER_DEFAULT
DECL|_UART_STATUS_MASTER_MASK|macro|_UART_STATUS_MASTER_MASK
DECL|_UART_STATUS_MASTER_SHIFT|macro|_UART_STATUS_MASTER_SHIFT
DECL|_UART_STATUS_RESETVALUE|macro|_UART_STATUS_RESETVALUE
DECL|_UART_STATUS_RXBLOCK_DEFAULT|macro|_UART_STATUS_RXBLOCK_DEFAULT
DECL|_UART_STATUS_RXBLOCK_MASK|macro|_UART_STATUS_RXBLOCK_MASK
DECL|_UART_STATUS_RXBLOCK_SHIFT|macro|_UART_STATUS_RXBLOCK_SHIFT
DECL|_UART_STATUS_RXDATAVRIGHT_DEFAULT|macro|_UART_STATUS_RXDATAVRIGHT_DEFAULT
DECL|_UART_STATUS_RXDATAVRIGHT_MASK|macro|_UART_STATUS_RXDATAVRIGHT_MASK
DECL|_UART_STATUS_RXDATAVRIGHT_SHIFT|macro|_UART_STATUS_RXDATAVRIGHT_SHIFT
DECL|_UART_STATUS_RXDATAV_DEFAULT|macro|_UART_STATUS_RXDATAV_DEFAULT
DECL|_UART_STATUS_RXDATAV_MASK|macro|_UART_STATUS_RXDATAV_MASK
DECL|_UART_STATUS_RXDATAV_SHIFT|macro|_UART_STATUS_RXDATAV_SHIFT
DECL|_UART_STATUS_RXENS_DEFAULT|macro|_UART_STATUS_RXENS_DEFAULT
DECL|_UART_STATUS_RXENS_MASK|macro|_UART_STATUS_RXENS_MASK
DECL|_UART_STATUS_RXENS_SHIFT|macro|_UART_STATUS_RXENS_SHIFT
DECL|_UART_STATUS_RXFULLRIGHT_DEFAULT|macro|_UART_STATUS_RXFULLRIGHT_DEFAULT
DECL|_UART_STATUS_RXFULLRIGHT_MASK|macro|_UART_STATUS_RXFULLRIGHT_MASK
DECL|_UART_STATUS_RXFULLRIGHT_SHIFT|macro|_UART_STATUS_RXFULLRIGHT_SHIFT
DECL|_UART_STATUS_RXFULL_DEFAULT|macro|_UART_STATUS_RXFULL_DEFAULT
DECL|_UART_STATUS_RXFULL_MASK|macro|_UART_STATUS_RXFULL_MASK
DECL|_UART_STATUS_RXFULL_SHIFT|macro|_UART_STATUS_RXFULL_SHIFT
DECL|_UART_STATUS_TXBDRIGHT_DEFAULT|macro|_UART_STATUS_TXBDRIGHT_DEFAULT
DECL|_UART_STATUS_TXBDRIGHT_MASK|macro|_UART_STATUS_TXBDRIGHT_MASK
DECL|_UART_STATUS_TXBDRIGHT_SHIFT|macro|_UART_STATUS_TXBDRIGHT_SHIFT
DECL|_UART_STATUS_TXBL_DEFAULT|macro|_UART_STATUS_TXBL_DEFAULT
DECL|_UART_STATUS_TXBL_MASK|macro|_UART_STATUS_TXBL_MASK
DECL|_UART_STATUS_TXBL_SHIFT|macro|_UART_STATUS_TXBL_SHIFT
DECL|_UART_STATUS_TXBSRIGHT_DEFAULT|macro|_UART_STATUS_TXBSRIGHT_DEFAULT
DECL|_UART_STATUS_TXBSRIGHT_MASK|macro|_UART_STATUS_TXBSRIGHT_MASK
DECL|_UART_STATUS_TXBSRIGHT_SHIFT|macro|_UART_STATUS_TXBSRIGHT_SHIFT
DECL|_UART_STATUS_TXC_DEFAULT|macro|_UART_STATUS_TXC_DEFAULT
DECL|_UART_STATUS_TXC_MASK|macro|_UART_STATUS_TXC_MASK
DECL|_UART_STATUS_TXC_SHIFT|macro|_UART_STATUS_TXC_SHIFT
DECL|_UART_STATUS_TXENS_DEFAULT|macro|_UART_STATUS_TXENS_DEFAULT
DECL|_UART_STATUS_TXENS_MASK|macro|_UART_STATUS_TXENS_MASK
DECL|_UART_STATUS_TXENS_SHIFT|macro|_UART_STATUS_TXENS_SHIFT
DECL|_UART_STATUS_TXTRI_DEFAULT|macro|_UART_STATUS_TXTRI_DEFAULT
DECL|_UART_STATUS_TXTRI_MASK|macro|_UART_STATUS_TXTRI_MASK
DECL|_UART_STATUS_TXTRI_SHIFT|macro|_UART_STATUS_TXTRI_SHIFT
DECL|_UART_TRIGCTRL_AUTOTXTEN_DEFAULT|macro|_UART_TRIGCTRL_AUTOTXTEN_DEFAULT
DECL|_UART_TRIGCTRL_AUTOTXTEN_MASK|macro|_UART_TRIGCTRL_AUTOTXTEN_MASK
DECL|_UART_TRIGCTRL_AUTOTXTEN_SHIFT|macro|_UART_TRIGCTRL_AUTOTXTEN_SHIFT
DECL|_UART_TRIGCTRL_MASK|macro|_UART_TRIGCTRL_MASK
DECL|_UART_TRIGCTRL_RESETVALUE|macro|_UART_TRIGCTRL_RESETVALUE
DECL|_UART_TRIGCTRL_RXTEN_DEFAULT|macro|_UART_TRIGCTRL_RXTEN_DEFAULT
DECL|_UART_TRIGCTRL_RXTEN_MASK|macro|_UART_TRIGCTRL_RXTEN_MASK
DECL|_UART_TRIGCTRL_RXTEN_SHIFT|macro|_UART_TRIGCTRL_RXTEN_SHIFT
DECL|_UART_TRIGCTRL_TSEL_DEFAULT|macro|_UART_TRIGCTRL_TSEL_DEFAULT
DECL|_UART_TRIGCTRL_TSEL_MASK|macro|_UART_TRIGCTRL_TSEL_MASK
DECL|_UART_TRIGCTRL_TSEL_PRSCH0|macro|_UART_TRIGCTRL_TSEL_PRSCH0
DECL|_UART_TRIGCTRL_TSEL_PRSCH1|macro|_UART_TRIGCTRL_TSEL_PRSCH1
DECL|_UART_TRIGCTRL_TSEL_PRSCH2|macro|_UART_TRIGCTRL_TSEL_PRSCH2
DECL|_UART_TRIGCTRL_TSEL_PRSCH3|macro|_UART_TRIGCTRL_TSEL_PRSCH3
DECL|_UART_TRIGCTRL_TSEL_PRSCH4|macro|_UART_TRIGCTRL_TSEL_PRSCH4
DECL|_UART_TRIGCTRL_TSEL_PRSCH5|macro|_UART_TRIGCTRL_TSEL_PRSCH5
DECL|_UART_TRIGCTRL_TSEL_PRSCH6|macro|_UART_TRIGCTRL_TSEL_PRSCH6
DECL|_UART_TRIGCTRL_TSEL_PRSCH7|macro|_UART_TRIGCTRL_TSEL_PRSCH7
DECL|_UART_TRIGCTRL_TSEL_SHIFT|macro|_UART_TRIGCTRL_TSEL_SHIFT
DECL|_UART_TRIGCTRL_TXTEN_DEFAULT|macro|_UART_TRIGCTRL_TXTEN_DEFAULT
DECL|_UART_TRIGCTRL_TXTEN_MASK|macro|_UART_TRIGCTRL_TXTEN_MASK
DECL|_UART_TRIGCTRL_TXTEN_SHIFT|macro|_UART_TRIGCTRL_TXTEN_SHIFT
DECL|_UART_TXDATAX_MASK|macro|_UART_TXDATAX_MASK
DECL|_UART_TXDATAX_RESETVALUE|macro|_UART_TXDATAX_RESETVALUE
DECL|_UART_TXDATAX_RXENAT_DEFAULT|macro|_UART_TXDATAX_RXENAT_DEFAULT
DECL|_UART_TXDATAX_RXENAT_MASK|macro|_UART_TXDATAX_RXENAT_MASK
DECL|_UART_TXDATAX_RXENAT_SHIFT|macro|_UART_TXDATAX_RXENAT_SHIFT
DECL|_UART_TXDATAX_TXBREAK_DEFAULT|macro|_UART_TXDATAX_TXBREAK_DEFAULT
DECL|_UART_TXDATAX_TXBREAK_MASK|macro|_UART_TXDATAX_TXBREAK_MASK
DECL|_UART_TXDATAX_TXBREAK_SHIFT|macro|_UART_TXDATAX_TXBREAK_SHIFT
DECL|_UART_TXDATAX_TXDATAX_DEFAULT|macro|_UART_TXDATAX_TXDATAX_DEFAULT
DECL|_UART_TXDATAX_TXDATAX_MASK|macro|_UART_TXDATAX_TXDATAX_MASK
DECL|_UART_TXDATAX_TXDATAX_SHIFT|macro|_UART_TXDATAX_TXDATAX_SHIFT
DECL|_UART_TXDATAX_TXDISAT_DEFAULT|macro|_UART_TXDATAX_TXDISAT_DEFAULT
DECL|_UART_TXDATAX_TXDISAT_MASK|macro|_UART_TXDATAX_TXDISAT_MASK
DECL|_UART_TXDATAX_TXDISAT_SHIFT|macro|_UART_TXDATAX_TXDISAT_SHIFT
DECL|_UART_TXDATAX_TXTRIAT_DEFAULT|macro|_UART_TXDATAX_TXTRIAT_DEFAULT
DECL|_UART_TXDATAX_TXTRIAT_MASK|macro|_UART_TXDATAX_TXTRIAT_MASK
DECL|_UART_TXDATAX_TXTRIAT_SHIFT|macro|_UART_TXDATAX_TXTRIAT_SHIFT
DECL|_UART_TXDATAX_UBRXAT_DEFAULT|macro|_UART_TXDATAX_UBRXAT_DEFAULT
DECL|_UART_TXDATAX_UBRXAT_MASK|macro|_UART_TXDATAX_UBRXAT_MASK
DECL|_UART_TXDATAX_UBRXAT_SHIFT|macro|_UART_TXDATAX_UBRXAT_SHIFT
DECL|_UART_TXDATA_MASK|macro|_UART_TXDATA_MASK
DECL|_UART_TXDATA_RESETVALUE|macro|_UART_TXDATA_RESETVALUE
DECL|_UART_TXDATA_TXDATA_DEFAULT|macro|_UART_TXDATA_TXDATA_DEFAULT
DECL|_UART_TXDATA_TXDATA_MASK|macro|_UART_TXDATA_TXDATA_MASK
DECL|_UART_TXDATA_TXDATA_SHIFT|macro|_UART_TXDATA_TXDATA_SHIFT
DECL|_UART_TXDOUBLEX_MASK|macro|_UART_TXDOUBLEX_MASK
DECL|_UART_TXDOUBLEX_RESETVALUE|macro|_UART_TXDOUBLEX_RESETVALUE
DECL|_UART_TXDOUBLEX_RXENAT0_DEFAULT|macro|_UART_TXDOUBLEX_RXENAT0_DEFAULT
DECL|_UART_TXDOUBLEX_RXENAT0_MASK|macro|_UART_TXDOUBLEX_RXENAT0_MASK
DECL|_UART_TXDOUBLEX_RXENAT0_SHIFT|macro|_UART_TXDOUBLEX_RXENAT0_SHIFT
DECL|_UART_TXDOUBLEX_RXENAT1_DEFAULT|macro|_UART_TXDOUBLEX_RXENAT1_DEFAULT
DECL|_UART_TXDOUBLEX_RXENAT1_MASK|macro|_UART_TXDOUBLEX_RXENAT1_MASK
DECL|_UART_TXDOUBLEX_RXENAT1_SHIFT|macro|_UART_TXDOUBLEX_RXENAT1_SHIFT
DECL|_UART_TXDOUBLEX_TXBREAK0_DEFAULT|macro|_UART_TXDOUBLEX_TXBREAK0_DEFAULT
DECL|_UART_TXDOUBLEX_TXBREAK0_MASK|macro|_UART_TXDOUBLEX_TXBREAK0_MASK
DECL|_UART_TXDOUBLEX_TXBREAK0_SHIFT|macro|_UART_TXDOUBLEX_TXBREAK0_SHIFT
DECL|_UART_TXDOUBLEX_TXBREAK1_DEFAULT|macro|_UART_TXDOUBLEX_TXBREAK1_DEFAULT
DECL|_UART_TXDOUBLEX_TXBREAK1_MASK|macro|_UART_TXDOUBLEX_TXBREAK1_MASK
DECL|_UART_TXDOUBLEX_TXBREAK1_SHIFT|macro|_UART_TXDOUBLEX_TXBREAK1_SHIFT
DECL|_UART_TXDOUBLEX_TXDATA0_DEFAULT|macro|_UART_TXDOUBLEX_TXDATA0_DEFAULT
DECL|_UART_TXDOUBLEX_TXDATA0_MASK|macro|_UART_TXDOUBLEX_TXDATA0_MASK
DECL|_UART_TXDOUBLEX_TXDATA0_SHIFT|macro|_UART_TXDOUBLEX_TXDATA0_SHIFT
DECL|_UART_TXDOUBLEX_TXDATA1_DEFAULT|macro|_UART_TXDOUBLEX_TXDATA1_DEFAULT
DECL|_UART_TXDOUBLEX_TXDATA1_MASK|macro|_UART_TXDOUBLEX_TXDATA1_MASK
DECL|_UART_TXDOUBLEX_TXDATA1_SHIFT|macro|_UART_TXDOUBLEX_TXDATA1_SHIFT
DECL|_UART_TXDOUBLEX_TXDISAT0_DEFAULT|macro|_UART_TXDOUBLEX_TXDISAT0_DEFAULT
DECL|_UART_TXDOUBLEX_TXDISAT0_MASK|macro|_UART_TXDOUBLEX_TXDISAT0_MASK
DECL|_UART_TXDOUBLEX_TXDISAT0_SHIFT|macro|_UART_TXDOUBLEX_TXDISAT0_SHIFT
DECL|_UART_TXDOUBLEX_TXDISAT1_DEFAULT|macro|_UART_TXDOUBLEX_TXDISAT1_DEFAULT
DECL|_UART_TXDOUBLEX_TXDISAT1_MASK|macro|_UART_TXDOUBLEX_TXDISAT1_MASK
DECL|_UART_TXDOUBLEX_TXDISAT1_SHIFT|macro|_UART_TXDOUBLEX_TXDISAT1_SHIFT
DECL|_UART_TXDOUBLEX_TXTRIAT0_DEFAULT|macro|_UART_TXDOUBLEX_TXTRIAT0_DEFAULT
DECL|_UART_TXDOUBLEX_TXTRIAT0_MASK|macro|_UART_TXDOUBLEX_TXTRIAT0_MASK
DECL|_UART_TXDOUBLEX_TXTRIAT0_SHIFT|macro|_UART_TXDOUBLEX_TXTRIAT0_SHIFT
DECL|_UART_TXDOUBLEX_TXTRIAT1_DEFAULT|macro|_UART_TXDOUBLEX_TXTRIAT1_DEFAULT
DECL|_UART_TXDOUBLEX_TXTRIAT1_MASK|macro|_UART_TXDOUBLEX_TXTRIAT1_MASK
DECL|_UART_TXDOUBLEX_TXTRIAT1_SHIFT|macro|_UART_TXDOUBLEX_TXTRIAT1_SHIFT
DECL|_UART_TXDOUBLEX_UBRXAT0_DEFAULT|macro|_UART_TXDOUBLEX_UBRXAT0_DEFAULT
DECL|_UART_TXDOUBLEX_UBRXAT0_MASK|macro|_UART_TXDOUBLEX_UBRXAT0_MASK
DECL|_UART_TXDOUBLEX_UBRXAT0_SHIFT|macro|_UART_TXDOUBLEX_UBRXAT0_SHIFT
DECL|_UART_TXDOUBLEX_UBRXAT1_DEFAULT|macro|_UART_TXDOUBLEX_UBRXAT1_DEFAULT
DECL|_UART_TXDOUBLEX_UBRXAT1_MASK|macro|_UART_TXDOUBLEX_UBRXAT1_MASK
DECL|_UART_TXDOUBLEX_UBRXAT1_SHIFT|macro|_UART_TXDOUBLEX_UBRXAT1_SHIFT
DECL|_UART_TXDOUBLE_MASK|macro|_UART_TXDOUBLE_MASK
DECL|_UART_TXDOUBLE_RESETVALUE|macro|_UART_TXDOUBLE_RESETVALUE
DECL|_UART_TXDOUBLE_TXDATA0_DEFAULT|macro|_UART_TXDOUBLE_TXDATA0_DEFAULT
DECL|_UART_TXDOUBLE_TXDATA0_MASK|macro|_UART_TXDOUBLE_TXDATA0_MASK
DECL|_UART_TXDOUBLE_TXDATA0_SHIFT|macro|_UART_TXDOUBLE_TXDATA0_SHIFT
DECL|_UART_TXDOUBLE_TXDATA1_DEFAULT|macro|_UART_TXDOUBLE_TXDATA1_DEFAULT
DECL|_UART_TXDOUBLE_TXDATA1_MASK|macro|_UART_TXDOUBLE_TXDATA1_MASK
DECL|_UART_TXDOUBLE_TXDATA1_SHIFT|macro|_UART_TXDOUBLE_TXDATA1_SHIFT
