#-----------------------------------------------------------
# Webtalk v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Dec  2 20:20:44 2018
# Process ID: 15045
# Current directory: /home/cesar/Documentos/Tpfinal-Arquitectura/Repositorios/tpFinalArq/tp_final_arquitectura/tp_final_arquitectura.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/cesar/Documentos/Tpfinal-Arquitectura/Repositorios/tpFinalArq/tp_final_arquitectura/tp_final_arquitectura.sim/sim_1/behav/xsim/xsim.dir/tb_program_memory_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/cesar/Documentos/Tpfinal-Arquitectura/Repositorios/tpFinalArq/tp_final_arquitectura/tp_final_arquitectura.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/cesar/Documentos/Tpfinal-Arquitectura/Repositorios/tpFinalArq/tp_final_arquitectura/tp_final_arquitectura.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/cesar/Documentos/Tpfinal-Arquitectura/Repositorios/tpFinalArq/tp_final_arquitectura/tp_final_arquitectura.sim/sim_1/behav/xsim/xsim.dir/tb_program_memory_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/cesar/Documentos/Tpfinal-Arquitectura/Repositorios/tpFinalArq/tp_final_arquitectura/tp_final_arquitectura.sim/sim_1/behav/xsim/xsim.dir/tb_program_memory_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec  2 20:20:52 2018. For additional details about this file, please refer to the WebTalk help file at /home/cesar/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:08 . Memory (MB): peak = 296.004 ; gain = 0.000 ; free physical = 346 ; free virtual = 6053
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  2 20:20:52 2018...
