
embedded-system-pipeline.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd20  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800deb0  0800deb0  0000eeb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e340  0800e340  000101d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e340  0800e340  0000f340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e348  0800e348  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e348  0800e348  0000f348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e34c  0800e34c  0000f34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800e350  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101d8  2**0
                  CONTENTS
 10 .bss          000070a8  200001e0  200001e0  000101e0  2**5
                  ALLOC
 11 ._user_heap_stack 00012400  20007288  20007288  000101e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001abc2  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000049a9  00000000  00000000  0002adca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001518  00000000  00000000  0002f778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000102b  00000000  00000000  00030c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c7a  00000000  00000000  00031cbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f78d  00000000  00000000  00057935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1ec5  00000000  00000000  000770c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00148f87  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000068d4  00000000  00000000  00148fcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  0014f8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800de98 	.word	0x0800de98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800de98 	.word	0x0800de98

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <ComTaskRx>:
};

/* ================= BSP UART TASK ================= */
uint16_t last_rx_pos = 0;
static void ComTaskRx(void *argument)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
    for(;;)
     {
#ifdef IWDG_ENABLE
        SystemTaskNotify(TASK_COMM);
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	f000 f9e1 	bl	8001268 <SystemTaskNotify>
#endif
        memset(uart_received_data,0,sizeof(uart_received_data));
 8000ea6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000eaa:	2100      	movs	r1, #0
 8000eac:	480d      	ldr	r0, [pc, #52]	@ (8000ee4 <ComTaskRx+0x4c>)
 8000eae:	f00a fd38 	bl	800b922 <memset>
		uart_received_data_size = xStreamBufferReceive(uartRxStream,uart_received_data,sizeof(uart_received_data),portMAX_DELAY);
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee8 <ComTaskRx+0x50>)
 8000eb4:	6818      	ldr	r0, [r3, #0]
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ebe:	4909      	ldr	r1, [pc, #36]	@ (8000ee4 <ComTaskRx+0x4c>)
 8000ec0:	f007 f9ee 	bl	80082a0 <xStreamBufferReceive>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	4b08      	ldr	r3, [pc, #32]	@ (8000eec <ComTaskRx+0x54>)
 8000eca:	801a      	strh	r2, [r3, #0]
		if(uart_received_data_size)
 8000ecc:	4b07      	ldr	r3, [pc, #28]	@ (8000eec <ComTaskRx+0x54>)
 8000ece:	881b      	ldrh	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d0e5      	beq.n	8000ea0 <ComTaskRx+0x8>
		 {
			 processData(&huart2,uart_received_data, uart_received_data_size);
 8000ed4:	4b05      	ldr	r3, [pc, #20]	@ (8000eec <ComTaskRx+0x54>)
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	4902      	ldr	r1, [pc, #8]	@ (8000ee4 <ComTaskRx+0x4c>)
 8000edc:	4804      	ldr	r0, [pc, #16]	@ (8000ef0 <ComTaskRx+0x58>)
 8000ede:	f000 fa49 	bl	8001374 <processData>
        SystemTaskNotify(TASK_COMM);
 8000ee2:	e7dd      	b.n	8000ea0 <ComTaskRx+0x8>
 8000ee4:	20000620 	.word	0x20000620
 8000ee8:	20000210 	.word	0x20000210
 8000eec:	20000a20 	.word	0x20000a20
 8000ef0:	20001238 	.word	0x20001238

08000ef4 <ComTaskTx>:

     }
}

static void ComTaskTx(void *argument)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]

    for(;;)
     {
    	TickType_t lastWake = xTaskGetTickCount();
 8000efc:	f007 ff1a 	bl	8008d34 <xTaskGetTickCount>
 8000f00:	4603      	mov	r3, r0
 8000f02:	60fb      	str	r3, [r7, #12]
#ifdef IWDG_ENABLE
        SystemTaskNotify(TASK_COMM);
 8000f04:	2001      	movs	r0, #1
 8000f06:	f000 f9af 	bl	8001268 <SystemTaskNotify>
#endif
         if(osSemaphoreAcquire(uartTxSem, osWaitForever) == osOK)
 8000f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f74 <ComTaskTx+0x80>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f04f 31ff 	mov.w	r1, #4294967295
 8000f12:	4618      	mov	r0, r3
 8000f14:	f005 fc32 	bl	800677c <osSemaphoreAcquire>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d1ee      	bne.n	8000efc <ComTaskTx+0x8>
         {
        	memset(uart_tx_dma_buf,0,sizeof(uart_tx_dma_buf));
 8000f1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f22:	2100      	movs	r1, #0
 8000f24:	4814      	ldr	r0, [pc, #80]	@ (8000f78 <ComTaskTx+0x84>)
 8000f26:	f00a fcfc 	bl	800b922 <memset>
        	uart_tx_dma_buf_size = UART_Send_DMA_FromRingBuffer(uart_tx_dma_buf);
 8000f2a:	4813      	ldr	r0, [pc, #76]	@ (8000f78 <ComTaskTx+0x84>)
 8000f2c:	f000 fd56 	bl	80019dc <UART_Send_DMA_FromRingBuffer>
 8000f30:	4603      	mov	r3, r0
 8000f32:	461a      	mov	r2, r3
 8000f34:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <ComTaskTx+0x88>)
 8000f36:	801a      	strh	r2, [r3, #0]
        	if(uart_tx_dma_buf_size>0)
 8000f38:	4b10      	ldr	r3, [pc, #64]	@ (8000f7c <ComTaskTx+0x88>)
 8000f3a:	881b      	ldrh	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d011      	beq.n	8000f64 <ComTaskTx+0x70>
        	{
        		char *ptr = (char*)uart_tx_dma_buf;
 8000f40:	4b0d      	ldr	r3, [pc, #52]	@ (8000f78 <ComTaskTx+0x84>)
 8000f42:	60bb      	str	r3, [r7, #8]
        		uart_tx_dma_buf_size = Convert_Data_NMEA_Format(&ptr);
 8000f44:	f107 0308 	add.w	r3, r7, #8
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f000 fc1b 	bl	8001784 <Convert_Data_NMEA_Format>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <ComTaskTx+0x88>)
 8000f54:	801a      	strh	r2, [r3, #0]
				processData(&huart2,(uint8_t*)ptr, uart_tx_dma_buf_size);
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	4a08      	ldr	r2, [pc, #32]	@ (8000f7c <ComTaskTx+0x88>)
 8000f5a:	8812      	ldrh	r2, [r2, #0]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4808      	ldr	r0, [pc, #32]	@ (8000f80 <ComTaskTx+0x8c>)
 8000f60:	f000 fa08 	bl	8001374 <processData>
        	}
        	vTaskDelayUntil(&lastWake, pdMS_TO_TICKS(10));
 8000f64:	f107 030c 	add.w	r3, r7, #12
 8000f68:	210a      	movs	r1, #10
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f007 fd4e 	bl	8008a0c <vTaskDelayUntil>
     {
 8000f70:	e7c4      	b.n	8000efc <ComTaskTx+0x8>
 8000f72:	bf00      	nop
 8000f74:	20000204 	.word	0x20000204
 8000f78:	20000a24 	.word	0x20000a24
 8000f7c:	20001224 	.word	0x20001224
 8000f80:	20001238 	.word	0x20001238

08000f84 <UART_InitCountingSemaphore>:
     }
}


static void UART_InitCountingSemaphore(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
    const osSemaphoreAttr_t semTxAttr = { .name = "UART_TX_Sem" };
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <UART_InitCountingSemaphore+0x44>)
 8000f98:	603b      	str	r3, [r7, #0]
    uartTxSem = osSemaphoreNew(10, 0, &semTxAttr); // max count 10, initial 0
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	200a      	movs	r0, #10
 8000fa2:	f005 fb61 	bl	8006668 <osSemaphoreNew>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	4a08      	ldr	r2, [pc, #32]	@ (8000fcc <UART_InitCountingSemaphore+0x48>)
 8000faa:	6013      	str	r3, [r2, #0]
    uartBusySem = osSemaphoreNew(10, 0, &semTxAttr); // max count 10, initial 0
 8000fac:	463b      	mov	r3, r7
 8000fae:	461a      	mov	r2, r3
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	200a      	movs	r0, #10
 8000fb4:	f005 fb58 	bl	8006668 <osSemaphoreNew>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	4a05      	ldr	r2, [pc, #20]	@ (8000fd0 <UART_InitCountingSemaphore+0x4c>)
 8000fbc:	6013      	str	r3, [r2, #0]
}
 8000fbe:	bf00      	nop
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	0800debc 	.word	0x0800debc
 8000fcc:	20000204 	.word	0x20000204
 8000fd0:	20000208 	.word	0x20000208

08000fd4 <UART_Timer_Init>:

static void UART_Timer_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
    uartTimer = osTimerNew(uartTimeoutCallback, osTimerOnce, NULL, NULL);  // tek seferlik timer
 8000fd8:	2300      	movs	r3, #0
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4804      	ldr	r0, [pc, #16]	@ (8000ff0 <UART_Timer_Init+0x1c>)
 8000fe0:	f005 f9ae 	bl	8006340 <osTimerNew>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	4a03      	ldr	r2, [pc, #12]	@ (8000ff4 <UART_Timer_Init+0x20>)
 8000fe8:	6013      	str	r3, [r2, #0]

}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	08002291 	.word	0x08002291
 8000ff4:	2000020c 	.word	0x2000020c

08000ff8 <Com_Talks_Init>:
void Com_Talks_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
	BSP_UART_Init();
 8000ffc:	f000 f9d2 	bl	80013a4 <BSP_UART_Init>
    UART_InitCountingSemaphore();
 8001000:	f7ff ffc0 	bl	8000f84 <UART_InitCountingSemaphore>
    // 5 Timer create
    UART_Timer_Init();
 8001004:	f7ff ffe6 	bl	8000fd4 <UART_Timer_Init>
    uartRxStream = xStreamBufferCreate( UART_RX_DMA_BUF_SIZE, 1);
 8001008:	2200      	movs	r2, #0
 800100a:	2101      	movs	r1, #1
 800100c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001010:	f007 f804 	bl	800801c <xStreamBufferGenericCreate>
 8001014:	4603      	mov	r3, r0
 8001016:	4a0b      	ldr	r2, [pc, #44]	@ (8001044 <Com_Talks_Init+0x4c>)
 8001018:	6013      	str	r3, [r2, #0]
    /* BSP UART Tasks creat */
    bsp_uart_rx_task_handle = osThreadNew(ComTaskRx, NULL, &BSPUARTTask_attributes);
 800101a:	4a0b      	ldr	r2, [pc, #44]	@ (8001048 <Com_Talks_Init+0x50>)
 800101c:	2100      	movs	r1, #0
 800101e:	480b      	ldr	r0, [pc, #44]	@ (800104c <Com_Talks_Init+0x54>)
 8001020:	f005 f8e7 	bl	80061f2 <osThreadNew>
 8001024:	4603      	mov	r3, r0
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <Com_Talks_Init+0x58>)
 8001028:	6013      	str	r3, [r2, #0]
    bsp_uart_tx_task_handle = osThreadNew(ComTaskTx, NULL, &BSPUARTTask_attributes);
 800102a:	4a07      	ldr	r2, [pc, #28]	@ (8001048 <Com_Talks_Init+0x50>)
 800102c:	2100      	movs	r1, #0
 800102e:	4809      	ldr	r0, [pc, #36]	@ (8001054 <Com_Talks_Init+0x5c>)
 8001030:	f005 f8df 	bl	80061f2 <osThreadNew>
 8001034:	4603      	mov	r3, r0
 8001036:	4a08      	ldr	r2, [pc, #32]	@ (8001058 <Com_Talks_Init+0x60>)
 8001038:	6013      	str	r3, [r2, #0]
    RingBuffer_Init(&txRingBuffer);
 800103a:	4808      	ldr	r0, [pc, #32]	@ (800105c <Com_Talks_Init+0x64>)
 800103c:	f000 fbca 	bl	80017d4 <RingBuffer_Init>

}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000210 	.word	0x20000210
 8001048:	0800df2c 	.word	0x0800df2c
 800104c:	08000e99 	.word	0x08000e99
 8001050:	200001fc 	.word	0x200001fc
 8001054:	08000ef5 	.word	0x08000ef5
 8001058:	20000200 	.word	0x20000200
 800105c:	20001bd0 	.word	0x20001bd0

08001060 <IMU_Task>:
};

extern osSemaphoreId_t uartTxSem;

void IMU_Task(void *arg)
{
 8001060:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001064:	b0a8      	sub	sp, #160	@ 0xa0
 8001066:	af04      	add	r7, sp, #16
 8001068:	6078      	str	r0, [r7, #4]
    MPU6050_Data_t imuRaw;
    IMU_Attitude_t attitude;
    static bool firstStart = false;
	KalmanFilter rollKalman, pitchKalman,headingKalman;
	IMU_Kalman_Init(&rollKalman, 0.0f);
 800106a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800106e:	ed9f 0a69 	vldr	s0, [pc, #420]	@ 8001214 <IMU_Task+0x1b4>
 8001072:	4618      	mov	r0, r3
 8001074:	f000 fac0 	bl	80015f8 <IMU_Kalman_Init>
	IMU_Kalman_Init(&pitchKalman, 0.0f);
 8001078:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800107c:	ed9f 0a65 	vldr	s0, [pc, #404]	@ 8001214 <IMU_Task+0x1b4>
 8001080:	4618      	mov	r0, r3
 8001082:	f000 fab9 	bl	80015f8 <IMU_Kalman_Init>
	IMU_Kalman_Init(&headingKalman, 0.0f);
 8001086:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800108a:	ed9f 0a62 	vldr	s0, [pc, #392]	@ 8001214 <IMU_Task+0x1b4>
 800108e:	4618      	mov	r0, r3
 8001090:	f000 fab2 	bl	80015f8 <IMU_Kalman_Init>

	float dt = 0.01f; // 10 Hz sampling
 8001094:	4b60      	ldr	r3, [pc, #384]	@ (8001218 <IMU_Task+0x1b8>)
 8001096:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	float Q; //  gyro noise
	float R;  //  accek noise

    TickType_t lastWake = xTaskGetTickCount();
 800109a:	f007 fe4b 	bl	8008d34 <xTaskGetTickCount>
 800109e:	4603      	mov	r3, r0
 80010a0:	64fb      	str	r3, [r7, #76]	@ 0x4c

    for (;;)
    {
    	 if(firstStart == false || osSemaphoreAcquire(uartBusySem, osWaitForever) == osOK)
 80010a2:	4b5e      	ldr	r3, [pc, #376]	@ (800121c <IMU_Task+0x1bc>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	f083 0301 	eor.w	r3, r3, #1
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d109      	bne.n	80010c4 <IMU_Task+0x64>
 80010b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001220 <IMU_Task+0x1c0>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f04f 31ff 	mov.w	r1, #4294967295
 80010b8:	4618      	mov	r0, r3
 80010ba:	f005 fb5f 	bl	800677c <osSemaphoreAcquire>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d1ee      	bne.n	80010a2 <IMU_Task+0x42>
    	 {
    		 firstStart = true;
 80010c4:	4b55      	ldr	r3, [pc, #340]	@ (800121c <IMU_Task+0x1bc>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	701a      	strb	r2, [r3, #0]
			char payload[64] = {0};
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	f107 0310 	add.w	r3, r7, #16
 80010d2:	223c      	movs	r2, #60	@ 0x3c
 80010d4:	2100      	movs	r1, #0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f00a fc23 	bl	800b922 <memset>
			//MPU6050_Read(&hi2c1, &imuRaw);
			BSP_I2C_Read(&imuRaw);
 80010dc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 f939 	bl	8001358 <BSP_I2C_Read>
			IMU_ComputeRollPitchHeading(&imuRaw, &attitude);
 80010e6:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 80010ea:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010ee:	4611      	mov	r1, r2
 80010f0:	4618      	mov	r0, r3
 80010f2:	f000 fa05 	bl	8001500 <IMU_ComputeRollPitchHeading>
			Q = 0.003f;
 80010f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001224 <IMU_Task+0x1c4>)
 80010f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			R = 0.03f;
 80010fc:	4b4a      	ldr	r3, [pc, #296]	@ (8001228 <IMU_Task+0x1c8>)
 80010fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			attitude.roll  = IMU_Kalman_Update(&rollKalman, attitude.roll, imuRaw.gx, dt, Q, R);
 8001102:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001106:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	@ 0x7a
 800110a:	ee07 3a10 	vmov	s14, r3
 800110e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001112:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001116:	ed97 2a21 	vldr	s4, [r7, #132]	@ 0x84
 800111a:	edd7 1a22 	vldr	s3, [r7, #136]	@ 0x88
 800111e:	ed97 1a23 	vldr	s2, [r7, #140]	@ 0x8c
 8001122:	eef0 0a47 	vmov.f32	s1, s14
 8001126:	eeb0 0a67 	vmov.f32	s0, s15
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fa77 	bl	800161e <IMU_Kalman_Update>
 8001130:	eef0 7a40 	vmov.f32	s15, s0
 8001134:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
			attitude.pitch = IMU_Kalman_Update(&pitchKalman, attitude.pitch, imuRaw.gy, dt, Q, R);
 8001138:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800113c:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	@ 0x7c
 8001140:	ee07 3a10 	vmov	s14, r3
 8001144:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001148:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800114c:	ed97 2a21 	vldr	s4, [r7, #132]	@ 0x84
 8001150:	edd7 1a22 	vldr	s3, [r7, #136]	@ 0x88
 8001154:	ed97 1a23 	vldr	s2, [r7, #140]	@ 0x8c
 8001158:	eef0 0a47 	vmov.f32	s1, s14
 800115c:	eeb0 0a67 	vmov.f32	s0, s15
 8001160:	4618      	mov	r0, r3
 8001162:	f000 fa5c 	bl	800161e <IMU_Kalman_Update>
 8001166:	eef0 7a40 	vmov.f32	s15, s0
 800116a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
			Q = 0.005f;
 800116e:	4b2f      	ldr	r3, [pc, #188]	@ (800122c <IMU_Task+0x1cc>)
 8001170:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			R = 0.001f;
 8001174:	4b2e      	ldr	r3, [pc, #184]	@ (8001230 <IMU_Task+0x1d0>)
 8001176:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			attitude.heading = IMU_Kalman_Update(&headingKalman, attitude.heading, imuRaw.gz, dt, Q, R);
 800117a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800117e:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8001182:	ee07 3a10 	vmov	s14, r3
 8001186:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800118a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800118e:	ed97 2a21 	vldr	s4, [r7, #132]	@ 0x84
 8001192:	edd7 1a22 	vldr	s3, [r7, #136]	@ 0x88
 8001196:	ed97 1a23 	vldr	s2, [r7, #140]	@ 0x8c
 800119a:	eef0 0a47 	vmov.f32	s1, s14
 800119e:	eeb0 0a67 	vmov.f32	s0, s15
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 fa3b 	bl	800161e <IMU_Kalman_Update>
 80011a8:	eef0 7a40 	vmov.f32	s15, s0
 80011ac:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
			sprintf(payload, "IMU,ROLL,%.2f,PITCH,%.2f,YAW,%.2f", attitude.roll, attitude.pitch,attitude.heading);
 80011b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff f9c8 	bl	8000548 <__aeabi_f2d>
 80011b8:	4680      	mov	r8, r0
 80011ba:	4689      	mov	r9, r1
 80011bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f9c2 	bl	8000548 <__aeabi_f2d>
 80011c4:	4604      	mov	r4, r0
 80011c6:	460d      	mov	r5, r1
 80011c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff f9bc 	bl	8000548 <__aeabi_f2d>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	f107 000c 	add.w	r0, r7, #12
 80011d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80011dc:	e9cd 4500 	strd	r4, r5, [sp]
 80011e0:	4642      	mov	r2, r8
 80011e2:	464b      	mov	r3, r9
 80011e4:	4913      	ldr	r1, [pc, #76]	@ (8001234 <IMU_Task+0x1d4>)
 80011e6:	f00a fb39 	bl	800b85c <siprintf>
			//sprintf(payload, "HCHDG,%.2f", attitude.heading);
			//IMU_Send_NMEA(payload);
			RingBuffer_Write(&txRingBuffer,(uint8_t*)payload);
 80011ea:	f107 030c 	add.w	r3, r7, #12
 80011ee:	4619      	mov	r1, r3
 80011f0:	4811      	ldr	r0, [pc, #68]	@ (8001238 <IMU_Task+0x1d8>)
 80011f2:	f000 fb83 	bl	80018fc <RingBuffer_Write>
			osSemaphoreRelease(uartTxSem);
 80011f6:	4b11      	ldr	r3, [pc, #68]	@ (800123c <IMU_Task+0x1dc>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f005 fb10 	bl	8006820 <osSemaphoreRelease>
	#ifdef IWDG_ENABLE
			SystemTaskNotify(TASK_IMU);
 8001200:	2000      	movs	r0, #0
 8001202:	f000 f831 	bl	8001268 <SystemTaskNotify>
	#endif
			vTaskDelayUntil(&lastWake, pdMS_TO_TICKS(10)); // 10 Hz
 8001206:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800120a:	210a      	movs	r1, #10
 800120c:	4618      	mov	r0, r3
 800120e:	f007 fbfd 	bl	8008a0c <vTaskDelayUntil>
    	 if(firstStart == false || osSemaphoreAcquire(uartBusySem, osWaitForever) == osOK)
 8001212:	e746      	b.n	80010a2 <IMU_Task+0x42>
 8001214:	00000000 	.word	0x00000000
 8001218:	3c23d70a 	.word	0x3c23d70a
 800121c:	2000122c 	.word	0x2000122c
 8001220:	20000208 	.word	0x20000208
 8001224:	3b449ba6 	.word	0x3b449ba6
 8001228:	3cf5c28f 	.word	0x3cf5c28f
 800122c:	3ba3d70a 	.word	0x3ba3d70a
 8001230:	3a83126f 	.word	0x3a83126f
 8001234:	0800ded4 	.word	0x0800ded4
 8001238:	20001bd0 	.word	0x20001bd0
 800123c:	20000204 	.word	0x20000204

08001240 <IMU_Talks_Init>:
    	 }
    }
}

void IMU_Talks_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
    BSP_I2C_Init();
 8001244:	f000 f87e 	bl	8001344 <BSP_I2C_Init>
    /* BSP I2C Task */
   imu_task_handle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 8001248:	4a04      	ldr	r2, [pc, #16]	@ (800125c <IMU_Talks_Init+0x1c>)
 800124a:	2100      	movs	r1, #0
 800124c:	4804      	ldr	r0, [pc, #16]	@ (8001260 <IMU_Talks_Init+0x20>)
 800124e:	f004 ffd0 	bl	80061f2 <osThreadNew>
 8001252:	4603      	mov	r3, r0
 8001254:	4a03      	ldr	r2, [pc, #12]	@ (8001264 <IMU_Talks_Init+0x24>)
 8001256:	6013      	str	r3, [r2, #0]
}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}
 800125c:	0800df50 	.word	0x0800df50
 8001260:	08001061 	.word	0x08001061
 8001264:	20001228 	.word	0x20001228

08001268 <SystemTaskNotify>:
// Task health flags
static osEventFlagsId_t systemEventFlags;

// Notify callback
void SystemTaskNotify(TaskType_t taskType)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
    switch(taskType) {
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d002      	beq.n	800127e <SystemTaskNotify+0x16>
 8001278:	2b01      	cmp	r3, #1
 800127a:	d007      	beq.n	800128c <SystemTaskNotify+0x24>
            break;
        case TASK_COMM:
        	osEventFlagsSet(systemEventFlags, EVENTFLAG_COMM);
            break;
        default:
            break;
 800127c:	e00d      	b.n	800129a <SystemTaskNotify+0x32>
        	osEventFlagsSet(systemEventFlags, EVENTFLAG_IMU);
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <SystemTaskNotify+0x3c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2101      	movs	r1, #1
 8001284:	4618      	mov	r0, r3
 8001286:	f005 f917 	bl	80064b8 <osEventFlagsSet>
            break;
 800128a:	e006      	b.n	800129a <SystemTaskNotify+0x32>
        	osEventFlagsSet(systemEventFlags, EVENTFLAG_COMM);
 800128c:	4b05      	ldr	r3, [pc, #20]	@ (80012a4 <SystemTaskNotify+0x3c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2102      	movs	r1, #2
 8001292:	4618      	mov	r0, r3
 8001294:	f005 f910 	bl	80064b8 <osEventFlagsSet>
            break;
 8001298:	bf00      	nop
    }
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20001234 	.word	0x20001234

080012a8 <SystemMonitorTask>:

// Monitor task
static void SystemMonitorTask(void *arg)
{
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        uint32_t flags = osEventFlagsWait(systemEventFlags, EVENTFLAG_IMU | EVENTFLAG_COMM,
 80012b0:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <SystemMonitorTask+0x3c>)
 80012b2:	681c      	ldr	r4, [r3, #0]
 80012b4:	f004 ff94 	bl	80061e0 <osKernelGetTickFreq>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2203      	movs	r2, #3
 80012bc:	2103      	movs	r1, #3
 80012be:	4620      	mov	r0, r4
 80012c0:	f005 f96d 	bl	800659e <osEventFlagsWait>
 80012c4:	60f8      	str	r0, [r7, #12]
        								 osFlagsWaitAll | osFlagsNoClear, osKernelGetTickFreq());
        if ((flags & (EVENTFLAG_IMU | EVENTFLAG_COMM)) == (EVENTFLAG_IMU | EVENTFLAG_COMM))
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f003 0303 	and.w	r3, r3, #3
 80012cc:	2b03      	cmp	r3, #3
 80012ce:	d1ef      	bne.n	80012b0 <SystemMonitorTask+0x8>
        {
        	//clear flags
        	osEventFlagsClear(systemEventFlags, EVENTFLAG_IMU | EVENTFLAG_COMM);
 80012d0:	4b04      	ldr	r3, [pc, #16]	@ (80012e4 <SystemMonitorTask+0x3c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2103      	movs	r1, #3
 80012d6:	4618      	mov	r0, r3
 80012d8:	f005 f930 	bl	800653c <osEventFlagsClear>
        	FeedWatchdog();
 80012dc:	f000 fa28 	bl	8001730 <FeedWatchdog>
    {
 80012e0:	e7e6      	b.n	80012b0 <SystemMonitorTask+0x8>
 80012e2:	bf00      	nop
 80012e4:	20001234 	.word	0x20001234

080012e8 <SystemTalks_Init>:
		}
    }
}

void SystemTalks_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	@ 0x28
 80012ec:	af00      	add	r7, sp, #0
    const osThreadAttr_t monitorTaskAttr = {
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	2224      	movs	r2, #36	@ 0x24
 80012f2:	2100      	movs	r1, #0
 80012f4:	4618      	mov	r0, r3
 80012f6:	f00a fb14 	bl	800b922 <memset>
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <SystemTalks_Init+0x4c>)
 80012fc:	607b      	str	r3, [r7, #4]
 80012fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001302:	61bb      	str	r3, [r7, #24]
 8001304:	2318      	movs	r3, #24
 8001306:	61fb      	str	r3, [r7, #28]
        .name = "SystemMonitor",
        .priority = osPriorityNormal,
        .stack_size = 512
    };
    WatchDogInit();
 8001308:	f000 f9f8 	bl	80016fc <WatchDogInit>
    systemEventFlags = osEventFlagsNew(NULL);
 800130c:	2000      	movs	r0, #0
 800130e:	f005 f893 	bl	8006438 <osEventFlagsNew>
 8001312:	4603      	mov	r3, r0
 8001314:	4a08      	ldr	r2, [pc, #32]	@ (8001338 <SystemTalks_Init+0x50>)
 8001316:	6013      	str	r3, [r2, #0]
    systemMonitorTaskHandle = osThreadNew(SystemMonitorTask, NULL, &monitorTaskAttr);
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	461a      	mov	r2, r3
 800131c:	2100      	movs	r1, #0
 800131e:	4807      	ldr	r0, [pc, #28]	@ (800133c <SystemTalks_Init+0x54>)
 8001320:	f004 ff67 	bl	80061f2 <osThreadNew>
 8001324:	4603      	mov	r3, r0
 8001326:	4a06      	ldr	r2, [pc, #24]	@ (8001340 <SystemTalks_Init+0x58>)
 8001328:	6013      	str	r3, [r2, #0]
}
 800132a:	bf00      	nop
 800132c:	3728      	adds	r7, #40	@ 0x28
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	0800def8 	.word	0x0800def8
 8001338:	20001234 	.word	0x20001234
 800133c:	080012a9 	.word	0x080012a9
 8001340:	20001230 	.word	0x20001230

08001344 <BSP_I2C_Init>:



/* ================= INIT ================= */
void BSP_I2C_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
   MPU6050_Init(&hi2c1);
 8001348:	4802      	ldr	r0, [pc, #8]	@ (8001354 <BSP_I2C_Init+0x10>)
 800134a:	f000 f841 	bl	80013d0 <MPU6050_Init>
}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	2000278c 	.word	0x2000278c

08001358 <BSP_I2C_Read>:

void BSP_I2C_Read(MPU6050_Data_t *data)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
   MPU6050_Read(&hi2c1, data);
 8001360:	6879      	ldr	r1, [r7, #4]
 8001362:	4803      	ldr	r0, [pc, #12]	@ (8001370 <BSP_I2C_Read+0x18>)
 8001364:	f000 f873 	bl	800144e <MPU6050_Read>
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	2000278c 	.word	0x2000278c

08001374 <processData>:


static uint8_t txBuf[2048];

void processData(UART_HandleTypeDef *huart, uint8_t *data, size_t len)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
    memcpy(txBuf, data, len);
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	68b9      	ldr	r1, [r7, #8]
 8001384:	4806      	ldr	r0, [pc, #24]	@ (80013a0 <processData+0x2c>)
 8001386:	f00a fb46 	bl	800ba16 <memcpy>
    HAL_UART_Transmit_DMA(huart, txBuf, len);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	b29b      	uxth	r3, r3
 800138e:	461a      	mov	r2, r3
 8001390:	4903      	ldr	r1, [pc, #12]	@ (80013a0 <processData+0x2c>)
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	f003 fd04 	bl	8004da0 <HAL_UART_Transmit_DMA>
}
 8001398:	bf00      	nop
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	2000133c 	.word	0x2000133c

080013a4 <BSP_UART_Init>:

/* ================= INIT ================= */
void BSP_UART_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
    /* UART IDLE interrupt active */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80013a8:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <BSP_UART_Init+0x24>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	68da      	ldr	r2, [r3, #12]
 80013ae:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <BSP_UART_Init+0x24>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f042 0210 	orr.w	r2, r2, #16
 80013b6:	60da      	str	r2, [r3, #12]

    /* RX DMA start */
    HAL_UART_Receive_DMA(&huart2, uart_rx_dma_buf, UART_RX_DMA_BUF_SIZE);
 80013b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013bc:	4903      	ldr	r1, [pc, #12]	@ (80013cc <BSP_UART_Init+0x28>)
 80013be:	4802      	ldr	r0, [pc, #8]	@ (80013c8 <BSP_UART_Init+0x24>)
 80013c0:	f003 fd6c 	bl	8004e9c <HAL_UART_Receive_DMA>



}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20001238 	.word	0x20001238
 80013cc:	20000220 	.word	0x20000220

080013d0 <MPU6050_Init>:
#include "mpu6050_driver.h"
#include "FreeRTOS.h"
#include "task.h"

void MPU6050_Init(I2C_HandleTypeDef *hi2c)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b088      	sub	sp, #32
 80013d4:	af04      	add	r7, sp, #16
 80013d6:	6078      	str	r0, [r7, #4]
    uint8_t data;

    // Wake up
    data = 0x00;
 80013d8:	2300      	movs	r3, #0
 80013da:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_PWR_MGMT_1, 1, &data, 1, 100);
 80013dc:	2364      	movs	r3, #100	@ 0x64
 80013de:	9302      	str	r3, [sp, #8]
 80013e0:	2301      	movs	r3, #1
 80013e2:	9301      	str	r3, [sp, #4]
 80013e4:	f107 030f 	add.w	r3, r7, #15
 80013e8:	9300      	str	r3, [sp, #0]
 80013ea:	2301      	movs	r3, #1
 80013ec:	226b      	movs	r2, #107	@ 0x6b
 80013ee:	21d0      	movs	r1, #208	@ 0xd0
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f002 f921 	bl	8003638 <HAL_I2C_Mem_Write>
__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
 80013f6:	bf00      	nop
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	bf00      	nop
 80013fe:	bf00      	nop
 8001400:	bf00      	nop
 8001402:	bf00      	nop
 8001404:	bf00      	nop
 8001406:	bf00      	nop
 8001408:	bf00      	nop
    // Accel 2g
    data = 0x00;
 800140a:	2300      	movs	r3, #0
 800140c:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_ACCEL_CFG, 1, &data, 1, 100);
 800140e:	2364      	movs	r3, #100	@ 0x64
 8001410:	9302      	str	r3, [sp, #8]
 8001412:	2301      	movs	r3, #1
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	f107 030f 	add.w	r3, r7, #15
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	2301      	movs	r3, #1
 800141e:	221c      	movs	r2, #28
 8001420:	21d0      	movs	r1, #208	@ 0xd0
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f002 f908 	bl	8003638 <HAL_I2C_Mem_Write>

    // Gyro 250 dps
    data = 0x00;
 8001428:	2300      	movs	r3, #0
 800142a:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_GYRO_CFG, 1, &data, 1, 100);
 800142c:	2364      	movs	r3, #100	@ 0x64
 800142e:	9302      	str	r3, [sp, #8]
 8001430:	2301      	movs	r3, #1
 8001432:	9301      	str	r3, [sp, #4]
 8001434:	f107 030f 	add.w	r3, r7, #15
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	2301      	movs	r3, #1
 800143c:	221b      	movs	r2, #27
 800143e:	21d0      	movs	r1, #208	@ 0xd0
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f002 f8f9 	bl	8003638 <HAL_I2C_Mem_Write>
}
 8001446:	bf00      	nop
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <MPU6050_Read>:


void MPU6050_Read(I2C_HandleTypeDef *hi2c, MPU6050_Data_t *data)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b08a      	sub	sp, #40	@ 0x28
 8001452:	af04      	add	r7, sp, #16
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	6039      	str	r1, [r7, #0]
    uint8_t buf[14] = {0};
 8001458:	2300      	movs	r3, #0
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	f107 030c 	add.w	r3, r7, #12
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	811a      	strh	r2, [r3, #8]

    HAL_I2C_Mem_Read(hi2c, MPU6050_ADDR, MPU6050_DATA_REG, 1, buf, 14, 100);
 8001468:	2364      	movs	r3, #100	@ 0x64
 800146a:	9302      	str	r3, [sp, #8]
 800146c:	230e      	movs	r3, #14
 800146e:	9301      	str	r3, [sp, #4]
 8001470:	f107 0308 	add.w	r3, r7, #8
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2301      	movs	r3, #1
 8001478:	223b      	movs	r2, #59	@ 0x3b
 800147a:	21d0      	movs	r1, #208	@ 0xd0
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f002 f9d5 	bl	800382c <HAL_I2C_Mem_Read>

    data->ax = (buf[0] << 8) | buf[1];
 8001482:	7a3b      	ldrb	r3, [r7, #8]
 8001484:	021b      	lsls	r3, r3, #8
 8001486:	b21a      	sxth	r2, r3
 8001488:	7a7b      	ldrb	r3, [r7, #9]
 800148a:	b21b      	sxth	r3, r3
 800148c:	4313      	orrs	r3, r2
 800148e:	b21a      	sxth	r2, r3
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	801a      	strh	r2, [r3, #0]
    data->ay = (buf[2] << 8) | buf[3];
 8001494:	7abb      	ldrb	r3, [r7, #10]
 8001496:	021b      	lsls	r3, r3, #8
 8001498:	b21a      	sxth	r2, r3
 800149a:	7afb      	ldrb	r3, [r7, #11]
 800149c:	b21b      	sxth	r3, r3
 800149e:	4313      	orrs	r3, r2
 80014a0:	b21a      	sxth	r2, r3
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	805a      	strh	r2, [r3, #2]
    data->az = (buf[4] << 8) | buf[5];
 80014a6:	7b3b      	ldrb	r3, [r7, #12]
 80014a8:	021b      	lsls	r3, r3, #8
 80014aa:	b21a      	sxth	r2, r3
 80014ac:	7b7b      	ldrb	r3, [r7, #13]
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	4313      	orrs	r3, r2
 80014b2:	b21a      	sxth	r2, r3
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	809a      	strh	r2, [r3, #4]

    data->gx = (buf[8] << 8) | buf[9];
 80014b8:	7c3b      	ldrb	r3, [r7, #16]
 80014ba:	021b      	lsls	r3, r3, #8
 80014bc:	b21a      	sxth	r2, r3
 80014be:	7c7b      	ldrb	r3, [r7, #17]
 80014c0:	b21b      	sxth	r3, r3
 80014c2:	4313      	orrs	r3, r2
 80014c4:	b21a      	sxth	r2, r3
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	80da      	strh	r2, [r3, #6]
    data->gy = (buf[10] << 8) | buf[11];
 80014ca:	7cbb      	ldrb	r3, [r7, #18]
 80014cc:	021b      	lsls	r3, r3, #8
 80014ce:	b21a      	sxth	r2, r3
 80014d0:	7cfb      	ldrb	r3, [r7, #19]
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	4313      	orrs	r3, r2
 80014d6:	b21a      	sxth	r2, r3
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	811a      	strh	r2, [r3, #8]
    data->gz = (buf[12] << 8) | buf[13];
 80014dc:	7d3b      	ldrb	r3, [r7, #20]
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	7d7b      	ldrb	r3, [r7, #21]
 80014e4:	b21b      	sxth	r3, r3
 80014e6:	4313      	orrs	r3, r2
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	815a      	strh	r2, [r3, #10]

    data->timestamp = xTaskGetTickCount();
 80014ee:	f007 fc21 	bl	8008d34 <xTaskGetTickCount>
 80014f2:	4602      	mov	r2, r0
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	60da      	str	r2, [r3, #12]
}
 80014f8:	bf00      	nop
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <IMU_ComputeRollPitchHeading>:
#define ACC_LSB_2G 16384.0f
#define DEG_PER_RAD 57.2957795f

void IMU_ComputeRollPitchHeading(const MPU6050_Data_t *raw,
                          IMU_Attitude_t *att)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	ed2d 8b02 	vpush	{d8}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
    float ax = raw->ax / ACC_LSB_2G;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001514:	ee07 3a90 	vmov	s15, r3
 8001518:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800151c:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80015f0 <IMU_ComputeRollPitchHeading+0xf0>
 8001520:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001524:	edc7 7a05 	vstr	s15, [r7, #20]
    float ay = raw->ay / ACC_LSB_2G;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800152e:	ee07 3a90 	vmov	s15, r3
 8001532:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001536:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 80015f0 <IMU_ComputeRollPitchHeading+0xf0>
 800153a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800153e:	edc7 7a04 	vstr	s15, [r7, #16]
    float az = raw->az / ACC_LSB_2G;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001548:	ee07 3a90 	vmov	s15, r3
 800154c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001550:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80015f0 <IMU_ComputeRollPitchHeading+0xf0>
 8001554:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001558:	edc7 7a03 	vstr	s15, [r7, #12]




    att->roll  = atan2f(ay, az)  * DEG_PER_RAD;
 800155c:	edd7 0a03 	vldr	s1, [r7, #12]
 8001560:	ed97 0a04 	vldr	s0, [r7, #16]
 8001564:	f00c faa2 	bl	800daac <atan2f>
 8001568:	eef0 7a40 	vmov.f32	s15, s0
 800156c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80015f4 <IMU_ComputeRollPitchHeading+0xf4>
 8001570:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	ee17 2a90 	vmov	r2, s15
 800157a:	601a      	str	r2, [r3, #0]
    att->pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * DEG_PER_RAD;
 800157c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001580:	eeb1 8a67 	vneg.f32	s16, s15
 8001584:	edd7 7a04 	vldr	s15, [r7, #16]
 8001588:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800158c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001590:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001598:	eeb0 0a67 	vmov.f32	s0, s15
 800159c:	f00c fa88 	bl	800dab0 <sqrtf>
 80015a0:	eef0 7a40 	vmov.f32	s15, s0
 80015a4:	eef0 0a67 	vmov.f32	s1, s15
 80015a8:	eeb0 0a48 	vmov.f32	s0, s16
 80015ac:	f00c fa7e 	bl	800daac <atan2f>
 80015b0:	eef0 7a40 	vmov.f32	s15, s0
 80015b4:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80015f4 <IMU_ComputeRollPitchHeading+0xf4>
 80015b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	ee17 2a90 	vmov	r2, s15
 80015c2:	605a      	str	r2, [r3, #4]
    att->heading = atan2f(ay, ax) * DEG_PER_RAD;
 80015c4:	edd7 0a05 	vldr	s1, [r7, #20]
 80015c8:	ed97 0a04 	vldr	s0, [r7, #16]
 80015cc:	f00c fa6e 	bl	800daac <atan2f>
 80015d0:	eef0 7a40 	vmov.f32	s15, s0
 80015d4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80015f4 <IMU_ComputeRollPitchHeading+0xf4>
 80015d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	ee17 2a90 	vmov	r2, s15
 80015e2:	609a      	str	r2, [r3, #8]
}
 80015e4:	bf00      	nop
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	ecbd 8b02 	vpop	{d8}
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	46800000 	.word	0x46800000
 80015f4:	42652ee1 	.word	0x42652ee1

080015f8 <IMU_Kalman_Init>:



void IMU_Kalman_Init(KalmanFilter *kf, float initAngle) {
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	ed87 0a00 	vstr	s0, [r7]
    kf->angle = initAngle;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	601a      	str	r2, [r3, #0]
    kf->P = 1.0f;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001610:	605a      	str	r2, [r3, #4]
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <IMU_Kalman_Update>:

float IMU_Kalman_Update(KalmanFilter *kf, float accAngle, float gyroRate, float dt, float Q, float R) {
 800161e:	b480      	push	{r7}
 8001620:	b089      	sub	sp, #36	@ 0x24
 8001622:	af00      	add	r7, sp, #0
 8001624:	6178      	str	r0, [r7, #20]
 8001626:	ed87 0a04 	vstr	s0, [r7, #16]
 800162a:	edc7 0a03 	vstr	s1, [r7, #12]
 800162e:	ed87 1a02 	vstr	s2, [r7, #8]
 8001632:	edc7 1a01 	vstr	s3, [r7, #4]
 8001636:	ed87 2a00 	vstr	s4, [r7]
    // 1. Predict
    kf->angle += gyroRate * dt;
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001642:	edd7 7a02 	vldr	s15, [r7, #8]
 8001646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800164a:	ee07 3a10 	vmov	s14, r3
 800164e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	ee17 2a90 	vmov	r2, s15
 8001658:	601a      	str	r2, [r3, #0]
    kf->P += Q;
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001662:	ee07 3a10 	vmov	s14, r3
 8001666:	ee77 7a27 	vadd.f32	s15, s14, s15
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	ee17 2a90 	vmov	r2, s15
 8001670:	605a      	str	r2, [r3, #4]

    // 2. Compute Kalman Gain
    float K = kf->P / (kf->P + R);
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	685a      	ldr	r2, [r3, #4]
 8001676:	4613      	mov	r3, r2
 8001678:	461a      	mov	r2, r3
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	edd7 7a00 	vldr	s15, [r7]
 8001682:	ee07 3a10 	vmov	s14, r3
 8001686:	ee37 7a27 	vadd.f32	s14, s14, s15
 800168a:	ee07 2a90 	vmov	s15, r2
 800168e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001692:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Update
    kf->angle = kf->angle + K * (accAngle - kf->angle);
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	4613      	mov	r3, r2
 800169c:	461a      	mov	r2, r3
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80016a6:	ee07 3a10 	vmov	s14, r3
 80016aa:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80016ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80016b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016b6:	ee07 2a10 	vmov	s14, r2
 80016ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	ee17 2a90 	vmov	r2, s15
 80016c4:	601a      	str	r2, [r3, #0]
    kf->P = (1 - K) * kf->P;
 80016c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016ca:	edd7 7a07 	vldr	s15, [r7, #28]
 80016ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	ee07 3a10 	vmov	s14, r3
 80016da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	ee17 2a90 	vmov	r2, s15
 80016e4:	605a      	str	r2, [r3, #4]

    return kf->angle;
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	ee07 3a90 	vmov	s15, r3
}
 80016ee:	eeb0 0a67 	vmov.f32	s0, s15
 80016f2:	3724      	adds	r7, #36	@ 0x24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <WatchDogInit>:
#include "main.h"

IWDG_HandleTypeDef hiwdg;

void WatchDogInit(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	  hiwdg.Instance = IWDG;
 8001700:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <WatchDogInit+0x2c>)
 8001702:	4a0a      	ldr	r2, [pc, #40]	@ (800172c <WatchDogInit+0x30>)
 8001704:	601a      	str	r2, [r3, #0]
	  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <WatchDogInit+0x2c>)
 8001708:	2206      	movs	r2, #6
 800170a:	605a      	str	r2, [r3, #4]
	  hiwdg.Init.Reload = 4095;
 800170c:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <WatchDogInit+0x2c>)
 800170e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001712:	609a      	str	r2, [r3, #8]
	  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001714:	4804      	ldr	r0, [pc, #16]	@ (8001728 <WatchDogInit+0x2c>)
 8001716:	f002 fe0a 	bl	800432e <HAL_IWDG_Init>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <WatchDogInit+0x28>
	  {
	    Error_Handler();
 8001720:	f000 fc1c 	bl	8001f5c <Error_Handler>
	  }
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20001b3c 	.word	0x20001b3c
 800172c:	40003000 	.word	0x40003000

08001730 <FeedWatchdog>:
void FeedWatchdog(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8001734:	4804      	ldr	r0, [pc, #16]	@ (8001748 <FeedWatchdog+0x18>)
 8001736:	f002 fe3c 	bl	80043b2 <HAL_IWDG_Refresh>
	HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800173a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800173e:	4803      	ldr	r0, [pc, #12]	@ (800174c <FeedWatchdog+0x1c>)
 8001740:	f001 fe1b 	bl	800337a <HAL_GPIO_TogglePin>
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20001b3c 	.word	0x20001b3c
 800174c:	40020c00 	.word	0x40020c00

08001750 <NMEA_Checksum>:
extern UART_HandleTypeDef huart2;
extern osSemaphoreId_t uartTxSem;
char nmea_buffer[128];

// XOR checksum
static uint8_t NMEA_Checksum(const char *s) {
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0;
 8001758:	2300      	movs	r3, #0
 800175a:	73fb      	strb	r3, [r7, #15]
    while(*s) {
 800175c:	e006      	b.n	800176c <NMEA_Checksum+0x1c>
        cs ^= *s++;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	1c5a      	adds	r2, r3, #1
 8001762:	607a      	str	r2, [r7, #4]
 8001764:	781a      	ldrb	r2, [r3, #0]
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	4053      	eors	r3, r2
 800176a:	73fb      	strb	r3, [r7, #15]
    while(*s) {
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1f4      	bne.n	800175e <NMEA_Checksum+0xe>
    }
    return cs;
 8001774:	7bfb      	ldrb	r3, [r7, #15]
}
 8001776:	4618      	mov	r0, r3
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
	...

08001784 <Convert_Data_NMEA_Format>:

uint32_t Convert_Data_NMEA_Format(char **payload)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
	uint32_t payloadSize;
    uint8_t cs = NMEA_Checksum(*payload);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ffdd 	bl	8001750 <NMEA_Checksum>
 8001796:	4603      	mov	r3, r0
 8001798:	73fb      	strb	r3, [r7, #15]
    memset(nmea_buffer,0,sizeof(nmea_buffer));
 800179a:	2280      	movs	r2, #128	@ 0x80
 800179c:	2100      	movs	r1, #0
 800179e:	480b      	ldr	r0, [pc, #44]	@ (80017cc <Convert_Data_NMEA_Format+0x48>)
 80017a0:	f00a f8bf 	bl	800b922 <memset>
    sprintf(nmea_buffer, "$%s*%02X\r\n", *payload, cs);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	4909      	ldr	r1, [pc, #36]	@ (80017d0 <Convert_Data_NMEA_Format+0x4c>)
 80017ac:	4807      	ldr	r0, [pc, #28]	@ (80017cc <Convert_Data_NMEA_Format+0x48>)
 80017ae:	f00a f855 	bl	800b85c <siprintf>
    *payload = nmea_buffer;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a05      	ldr	r2, [pc, #20]	@ (80017cc <Convert_Data_NMEA_Format+0x48>)
 80017b6:	601a      	str	r2, [r3, #0]
    payloadSize = strlen(nmea_buffer);
 80017b8:	4804      	ldr	r0, [pc, #16]	@ (80017cc <Convert_Data_NMEA_Format+0x48>)
 80017ba:	f7fe fd59 	bl	8000270 <strlen>
 80017be:	60b8      	str	r0, [r7, #8]
    return  payloadSize;
 80017c0:	68bb      	ldr	r3, [r7, #8]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20001b48 	.word	0x20001b48
 80017d0:	0800df08 	.word	0x0800df08

080017d4 <RingBuffer_Init>:

SemaphoreHandle_t ringTxBufWriteMutex;
SemaphoreHandle_t ringTxBufReadMutex;
RingBuffer txRingBuffer;
extern volatile bool huart2IsBusy;
void RingBuffer_Init(RingBuffer *rb) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
	 rb->head = 0;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 2bb8 	strb.w	r2, [r3, #3000]	@ 0xbb8
 80017e4:	2200      	movs	r2, #0
 80017e6:	f883 2bb9 	strb.w	r2, [r3, #3001]	@ 0xbb9
	 rb->tail = 0;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2200      	movs	r2, #0
 80017ee:	f883 2bba 	strb.w	r2, [r3, #3002]	@ 0xbba
 80017f2:	2200      	movs	r2, #0
 80017f4:	f883 2bbb 	strb.w	r2, [r3, #3003]	@ 0xbbb
	 memset(rb->buf, 0, UART_BUF_SIZE);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80017fe:	2100      	movs	r1, #0
 8001800:	4618      	mov	r0, r3
 8001802:	f00a f88e 	bl	800b922 <memset>
	 ringTxBufWriteMutex = xSemaphoreCreateMutex();
 8001806:	2001      	movs	r0, #1
 8001808:	f005 fd09 	bl	800721e <xQueueCreateMutex>
 800180c:	4603      	mov	r3, r0
 800180e:	4a06      	ldr	r2, [pc, #24]	@ (8001828 <RingBuffer_Init+0x54>)
 8001810:	6013      	str	r3, [r2, #0]
	 ringTxBufReadMutex = xSemaphoreCreateMutex();
 8001812:	2001      	movs	r0, #1
 8001814:	f005 fd03 	bl	800721e <xQueueCreateMutex>
 8001818:	4603      	mov	r3, r0
 800181a:	4a04      	ldr	r2, [pc, #16]	@ (800182c <RingBuffer_Init+0x58>)
 800181c:	6013      	str	r3, [r2, #0]
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20001bc8 	.word	0x20001bc8
 800182c:	20001bcc 	.word	0x20001bcc

08001830 <RingBuffer_Available>:

static uint16_t RingBuffer_Available(RingBuffer *rb) {
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
    return (rb->head + UART_BUF_SIZE - rb->tail) % UART_BUF_SIZE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f8b3 3bb8 	ldrh.w	r3, [r3, #3000]	@ 0xbb8
 800183e:	b29b      	uxth	r3, r3
 8001840:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	f8b2 2bba 	ldrh.w	r2, [r2, #3002]	@ 0xbba
 800184a:	b292      	uxth	r2, r2
 800184c:	1a9b      	subs	r3, r3, r2
 800184e:	4a09      	ldr	r2, [pc, #36]	@ (8001874 <RingBuffer_Available+0x44>)
 8001850:	fb82 1203 	smull	r1, r2, r2, r3
 8001854:	1191      	asrs	r1, r2, #6
 8001856:	17da      	asrs	r2, r3, #31
 8001858:	1a8a      	subs	r2, r1, r2
 800185a:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800185e:	fb01 f202 	mul.w	r2, r1, r2
 8001862:	1a9a      	subs	r2, r3, r2
 8001864:	b293      	uxth	r3, r2
}
 8001866:	4618      	mov	r0, r3
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	057619f1 	.word	0x057619f1

08001878 <RingBuffer_Space>:

static uint16_t RingBuffer_Space(RingBuffer *rb) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
    return (UART_BUF_SIZE - 1 - RingBuffer_Available(rb));
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff ffd5 	bl	8001830 <RingBuffer_Available>
 8001886:	4603      	mov	r3, r0
 8001888:	f5c3 633b 	rsb	r3, r3, #2992	@ 0xbb0
 800188c:	3307      	adds	r3, #7
 800188e:	b29b      	uxth	r3, r3
}
 8001890:	4618      	mov	r0, r3
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <RingByte_Write>:

static uint8_t RingByte_Write(RingBuffer *rb, uint8_t data) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	70fb      	strb	r3, [r7, #3]
    if (RingBuffer_Space(rb) == 0) return 0; // Buffer dolu
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff ffe7 	bl	8001878 <RingBuffer_Space>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <RingByte_Write+0x1c>
 80018b0:	2300      	movs	r3, #0
 80018b2:	e01c      	b.n	80018ee <RingByte_Write+0x56>
    rb->buf[rb->head] = data;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f8b3 3bb8 	ldrh.w	r3, [r3, #3000]	@ 0xbb8
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	4619      	mov	r1, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	78fa      	ldrb	r2, [r7, #3]
 80018c2:	545a      	strb	r2, [r3, r1]
    rb->head = (rb->head + 1) % UART_BUF_SIZE;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f8b3 3bb8 	ldrh.w	r3, [r3, #3000]	@ 0xbb8
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	3301      	adds	r3, #1
 80018ce:	4a0a      	ldr	r2, [pc, #40]	@ (80018f8 <RingByte_Write+0x60>)
 80018d0:	fb82 1203 	smull	r1, r2, r2, r3
 80018d4:	1191      	asrs	r1, r2, #6
 80018d6:	17da      	asrs	r2, r3, #31
 80018d8:	1a8a      	subs	r2, r1, r2
 80018da:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 80018de:	fb01 f202 	mul.w	r2, r1, r2
 80018e2:	1a9a      	subs	r2, r3, r2
 80018e4:	b292      	uxth	r2, r2
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f8a3 2bb8 	strh.w	r2, [r3, #3000]	@ 0xbb8
    return 1;
 80018ec:	2301      	movs	r3, #1
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	057619f1 	.word	0x057619f1

080018fc <RingBuffer_Write>:
void RingBuffer_Write(RingBuffer *rb, uint8_t* data)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
	if(huart2IsBusy) return;
 8001906:	4b1a      	ldr	r3, [pc, #104]	@ (8001970 <RingBuffer_Write+0x74>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	b2db      	uxtb	r3, r3
 800190c:	2b00      	cmp	r3, #0
 800190e:	d12a      	bne.n	8001966 <RingBuffer_Write+0x6a>
    xSemaphoreTake(ringTxBufWriteMutex, portMAX_DELAY);
 8001910:	4b18      	ldr	r3, [pc, #96]	@ (8001974 <RingBuffer_Write+0x78>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f04f 31ff 	mov.w	r1, #4294967295
 8001918:	4618      	mov	r0, r3
 800191a:	f006 f819 	bl	8007950 <xQueueSemaphoreTake>
	uint8_t writtenData = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	73fb      	strb	r3, [r7, #15]
	while(*data)
 8001922:	e012      	b.n	800194a <RingBuffer_Write+0x4e>
	{
		if(RingByte_Write(rb,(*data)++))
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	1c5a      	adds	r2, r3, #1
 800192a:	b2d1      	uxtb	r1, r2
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	7011      	strb	r1, [r2, #0]
 8001930:	4619      	mov	r1, r3
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff ffb0 	bl	8001898 <RingByte_Write>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00a      	beq.n	8001954 <RingBuffer_Write+0x58>
		{
			writtenData++;
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	3301      	adds	r3, #1
 8001942:	73fb      	strb	r3, [r7, #15]
		}
		else break;
		data++;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	3301      	adds	r3, #1
 8001948:	603b      	str	r3, [r7, #0]
	while(*data)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1e8      	bne.n	8001924 <RingBuffer_Write+0x28>
 8001952:	e000      	b.n	8001956 <RingBuffer_Write+0x5a>
		else break;
 8001954:	bf00      	nop
	}
    xSemaphoreGive(ringTxBufWriteMutex);
 8001956:	4b07      	ldr	r3, [pc, #28]	@ (8001974 <RingBuffer_Write+0x78>)
 8001958:	6818      	ldr	r0, [r3, #0]
 800195a:	2300      	movs	r3, #0
 800195c:	2200      	movs	r2, #0
 800195e:	2100      	movs	r1, #0
 8001960:	f005 fce4 	bl	800732c <xQueueGenericSend>
 8001964:	e000      	b.n	8001968 <RingBuffer_Write+0x6c>
	if(huart2IsBusy) return;
 8001966:	bf00      	nop
}
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	20001226 	.word	0x20001226
 8001974:	20001bc8 	.word	0x20001bc8

08001978 <RingBuffer_Read>:
uint8_t RingBuffer_Read(RingBuffer *rb, uint8_t *data) {
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
    if (RingBuffer_Available(rb) == 0) return 0; // Buffer bo
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f7ff ff54 	bl	8001830 <RingBuffer_Available>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <RingBuffer_Read+0x1a>
 800198e:	2300      	movs	r3, #0
 8001990:	e01d      	b.n	80019ce <RingBuffer_Read+0x56>
    *data = rb->buf[rb->tail];
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f8b3 3bba 	ldrh.w	r3, [r3, #3002]	@ 0xbba
 8001998:	b29b      	uxth	r3, r3
 800199a:	461a      	mov	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	5c9a      	ldrb	r2, [r3, r2]
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	701a      	strb	r2, [r3, #0]
    rb->tail = (rb->tail + 1) % UART_BUF_SIZE;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f8b3 3bba 	ldrh.w	r3, [r3, #3002]	@ 0xbba
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3301      	adds	r3, #1
 80019ae:	4a0a      	ldr	r2, [pc, #40]	@ (80019d8 <RingBuffer_Read+0x60>)
 80019b0:	fb82 1203 	smull	r1, r2, r2, r3
 80019b4:	1191      	asrs	r1, r2, #6
 80019b6:	17da      	asrs	r2, r3, #31
 80019b8:	1a8a      	subs	r2, r1, r2
 80019ba:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 80019be:	fb01 f202 	mul.w	r2, r1, r2
 80019c2:	1a9a      	subs	r2, r3, r2
 80019c4:	b292      	uxth	r2, r2
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f8a3 2bba 	strh.w	r2, [r3, #3002]	@ 0xbba
    return 1;
 80019cc:	2301      	movs	r3, #1
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	057619f1 	.word	0x057619f1

080019dc <UART_Send_DMA_FromRingBuffer>:

uint16_t UART_Send_DMA_FromRingBuffer(uint8_t* dmaBuf)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	uint16_t dmaBufSize = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	81bb      	strh	r3, [r7, #12]
    if(HAL_UART_GetState(&huart2) == HAL_UART_STATE_BUSY_TX) return 0;
 80019e8:	481c      	ldr	r0, [pc, #112]	@ (8001a5c <UART_Send_DMA_FromRingBuffer+0x80>)
 80019ea:	f003 fd35 	bl	8005458 <HAL_UART_GetState>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b21      	cmp	r3, #33	@ 0x21
 80019f2:	d101      	bne.n	80019f8 <UART_Send_DMA_FromRingBuffer+0x1c>
 80019f4:	2300      	movs	r3, #0
 80019f6:	e02d      	b.n	8001a54 <UART_Send_DMA_FromRingBuffer+0x78>
    xSemaphoreTake(ringTxBufReadMutex, portMAX_DELAY);
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <UART_Send_DMA_FromRingBuffer+0x84>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001a00:	4618      	mov	r0, r3
 8001a02:	f005 ffa5 	bl	8007950 <xQueueSemaphoreTake>
    if(RingBuffer_Available(&txRingBuffer) == 0) return 0;
 8001a06:	4817      	ldr	r0, [pc, #92]	@ (8001a64 <UART_Send_DMA_FromRingBuffer+0x88>)
 8001a08:	f7ff ff12 	bl	8001830 <RingBuffer_Available>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <UART_Send_DMA_FromRingBuffer+0x3a>
 8001a12:	2300      	movs	r3, #0
 8001a14:	e01e      	b.n	8001a54 <UART_Send_DMA_FromRingBuffer+0x78>

    uint16_t i = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	81fb      	strh	r3, [r7, #14]

    while(i < UART_BUF_SIZE && RingBuffer_Read(&txRingBuffer, &dmaBuf[i])) {
 8001a1a:	e002      	b.n	8001a22 <UART_Send_DMA_FromRingBuffer+0x46>
        i++;
 8001a1c:	89fb      	ldrh	r3, [r7, #14]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	81fb      	strh	r3, [r7, #14]
    while(i < UART_BUF_SIZE && RingBuffer_Read(&txRingBuffer, &dmaBuf[i])) {
 8001a22:	89fb      	ldrh	r3, [r7, #14]
 8001a24:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d809      	bhi.n	8001a40 <UART_Send_DMA_FromRingBuffer+0x64>
 8001a2c:	89fb      	ldrh	r3, [r7, #14]
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	4619      	mov	r1, r3
 8001a34:	480b      	ldr	r0, [pc, #44]	@ (8001a64 <UART_Send_DMA_FromRingBuffer+0x88>)
 8001a36:	f7ff ff9f 	bl	8001978 <RingBuffer_Read>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1ed      	bne.n	8001a1c <UART_Send_DMA_FromRingBuffer+0x40>
    }
    dmaBufSize = i;
 8001a40:	89fb      	ldrh	r3, [r7, #14]
 8001a42:	81bb      	strh	r3, [r7, #12]
    xSemaphoreGive(ringTxBufReadMutex);
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <UART_Send_DMA_FromRingBuffer+0x84>)
 8001a46:	6818      	ldr	r0, [r3, #0]
 8001a48:	2300      	movs	r3, #0
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	f005 fc6d 	bl	800732c <xQueueGenericSend>
    return dmaBufSize;
 8001a52:	89bb      	ldrh	r3, [r7, #12]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20001238 	.word	0x20001238
 8001a60:	20001bcc 	.word	0x20001bcc
 8001a64:	20001bd0 	.word	0x20001bd0

08001a68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a6c:	f000 fd4a 	bl	8002504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a70:	f000 f81a 	bl	8001aa8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a74:	f000 f926 	bl	8001cc4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001a78:	f000 f882 	bl	8001b80 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001a7c:	f000 f8ae 	bl	8001bdc <MX_USART2_UART_Init>
  HAL_UART_MspInit(&huart2);
 8001a80:	4808      	ldr	r0, [pc, #32]	@ (8001aa4 <main+0x3c>)
 8001a82:	f000 fae5 	bl	8002050 <HAL_UART_MspInit>
  MX_DMA_Init();
 8001a86:	f000 f8f5 	bl	8001c74 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
  Com_Talks_Init();
 8001a8a:	f7ff fab5 	bl	8000ff8 <Com_Talks_Init>
  IMU_Talks_Init();
 8001a8e:	f7ff fbd7 	bl	8001240 <IMU_Talks_Init>
#ifdef IWDG_ENABLE
  SystemTalks_Init();
 8001a92:	f7ff fc29 	bl	80012e8 <SystemTalks_Init>
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a96:	f004 fb59 	bl	800614c <osKernelInitialize>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a9a:	f004 fb7b 	bl	8006194 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a9e:	bf00      	nop
 8001aa0:	e7fd      	b.n	8001a9e <main+0x36>
 8001aa2:	bf00      	nop
 8001aa4:	20001238 	.word	0x20001238

08001aa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b094      	sub	sp, #80	@ 0x50
 8001aac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aae:	f107 0320 	add.w	r3, r7, #32
 8001ab2:	2230      	movs	r2, #48	@ 0x30
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f009 ff33 	bl	800b922 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001abc:	f107 030c 	add.w	r3, r7, #12
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001acc:	2300      	movs	r3, #0
 8001ace:	60bb      	str	r3, [r7, #8]
 8001ad0:	4b29      	ldr	r3, [pc, #164]	@ (8001b78 <SystemClock_Config+0xd0>)
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad4:	4a28      	ldr	r2, [pc, #160]	@ (8001b78 <SystemClock_Config+0xd0>)
 8001ad6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ada:	6413      	str	r3, [r2, #64]	@ 0x40
 8001adc:	4b26      	ldr	r3, [pc, #152]	@ (8001b78 <SystemClock_Config+0xd0>)
 8001ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ae4:	60bb      	str	r3, [r7, #8]
 8001ae6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ae8:	2300      	movs	r3, #0
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	4b23      	ldr	r3, [pc, #140]	@ (8001b7c <SystemClock_Config+0xd4>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a22      	ldr	r2, [pc, #136]	@ (8001b7c <SystemClock_Config+0xd4>)
 8001af2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001af6:	6013      	str	r3, [r2, #0]
 8001af8:	4b20      	ldr	r3, [pc, #128]	@ (8001b7c <SystemClock_Config+0xd4>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b00:	607b      	str	r3, [r7, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001b04:	230a      	movs	r3, #10
 8001b06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b0c:	2310      	movs	r3, #16
 8001b0e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001b10:	2301      	movs	r3, #1
 8001b12:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b14:	2302      	movs	r3, #2
 8001b16:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b1c:	2308      	movs	r3, #8
 8001b1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001b20:	2348      	movs	r3, #72	@ 0x48
 8001b22:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b24:	2302      	movs	r3, #2
 8001b26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b28:	2307      	movs	r3, #7
 8001b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b2c:	f107 0320 	add.w	r3, r7, #32
 8001b30:	4618      	mov	r0, r3
 8001b32:	f002 fc4f 	bl	80043d4 <HAL_RCC_OscConfig>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b3c:	f000 fa0e 	bl	8001f5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b40:	230f      	movs	r3, #15
 8001b42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b44:	2302      	movs	r3, #2
 8001b46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b56:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b58:	f107 030c 	add.w	r3, r7, #12
 8001b5c:	2102      	movs	r1, #2
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f002 feb0 	bl	80048c4 <HAL_RCC_ClockConfig>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001b6a:	f000 f9f7 	bl	8001f5c <Error_Handler>
  }
}
 8001b6e:	bf00      	nop
 8001b70:	3750      	adds	r7, #80	@ 0x50
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40007000 	.word	0x40007000

08001b80 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b84:	4b12      	ldr	r3, [pc, #72]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001b86:	4a13      	ldr	r2, [pc, #76]	@ (8001bd4 <MX_I2C1_Init+0x54>)
 8001b88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b8a:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001b8c:	4a12      	ldr	r2, [pc, #72]	@ (8001bd8 <MX_I2C1_Init+0x58>)
 8001b8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b90:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b96:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001b9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ba2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001baa:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bb0:	4b07      	ldr	r3, [pc, #28]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bb6:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bbc:	4804      	ldr	r0, [pc, #16]	@ (8001bd0 <MX_I2C1_Init+0x50>)
 8001bbe:	f001 fbf7 	bl	80033b0 <HAL_I2C_Init>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001bc8:	f000 f9c8 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bcc:	bf00      	nop
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	2000278c 	.word	0x2000278c
 8001bd4:	40005400 	.word	0x40005400
 8001bd8:	000186a0 	.word	0x000186a0

08001bdc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  __HAL_RCC_USART2_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	607b      	str	r3, [r7, #4]
 8001be6:	4b20      	ldr	r3, [pc, #128]	@ (8001c68 <MX_USART2_UART_Init+0x8c>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bea:	4a1f      	ldr	r2, [pc, #124]	@ (8001c68 <MX_USART2_UART_Init+0x8c>)
 8001bec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bf0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bf2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c68 <MX_USART2_UART_Init+0x8c>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	603b      	str	r3, [r7, #0]
 8001c02:	4b19      	ldr	r3, [pc, #100]	@ (8001c68 <MX_USART2_UART_Init+0x8c>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	4a18      	ldr	r2, [pc, #96]	@ (8001c68 <MX_USART2_UART_Init+0x8c>)
 8001c08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0e:	4b16      	ldr	r3, [pc, #88]	@ (8001c68 <MX_USART2_UART_Init+0x8c>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c16:	603b      	str	r3, [r7, #0]
 8001c18:	683b      	ldr	r3, [r7, #0]

  huart2.Instance = USART2;
 8001c1a:	4b14      	ldr	r3, [pc, #80]	@ (8001c6c <MX_USART2_UART_Init+0x90>)
 8001c1c:	4a14      	ldr	r2, [pc, #80]	@ (8001c70 <MX_USART2_UART_Init+0x94>)
 8001c1e:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c20:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <MX_USART2_UART_Init+0x90>)
 8001c22:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c26:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c28:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <MX_USART2_UART_Init+0x90>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c6c <MX_USART2_UART_Init+0x90>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c34:	4b0d      	ldr	r3, [pc, #52]	@ (8001c6c <MX_USART2_UART_Init+0x90>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <MX_USART2_UART_Init+0x90>)
 8001c3c:	220c      	movs	r2, #12
 8001c3e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c40:	4b0a      	ldr	r3, [pc, #40]	@ (8001c6c <MX_USART2_UART_Init+0x90>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8001c46:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <MX_USART2_UART_Init+0x90>)
 8001c48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c4e:	4807      	ldr	r0, [pc, #28]	@ (8001c6c <MX_USART2_UART_Init+0x90>)
 8001c50:	f003 f858 	bl	8004d04 <HAL_UART_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_USART2_UART_Init+0x82>
  {
    Error_Handler();
 8001c5a:	f000 f97f 	bl	8001f5c <Error_Handler>

  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	20001238 	.word	0x20001238
 8001c70:	40004400 	.word	0x40004400

08001c74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	4b10      	ldr	r3, [pc, #64]	@ (8001cc0 <MX_DMA_Init+0x4c>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc0 <MX_DMA_Init+0x4c>)
 8001c84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cc0 <MX_DMA_Init+0x4c>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c92:	607b      	str	r3, [r7, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 10, 0);
 8001c96:	2200      	movs	r2, #0
 8001c98:	210a      	movs	r1, #10
 8001c9a:	2010      	movs	r0, #16
 8001c9c:	f000 fd7f 	bl	800279e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001ca0:	2010      	movs	r0, #16
 8001ca2:	f000 fd98 	bl	80027d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 10, 0);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	210a      	movs	r1, #10
 8001caa:	2011      	movs	r0, #17
 8001cac:	f000 fd77 	bl	800279e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001cb0:	2011      	movs	r0, #17
 8001cb2:	f000 fd90 	bl	80027d6 <HAL_NVIC_EnableIRQ>

}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40023800 	.word	0x40023800

08001cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08c      	sub	sp, #48	@ 0x30
 8001cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cca:	f107 031c 	add.w	r3, r7, #28
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
 8001cd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61bb      	str	r3, [r7, #24]
 8001cde:	4b99      	ldr	r3, [pc, #612]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	4a98      	ldr	r2, [pc, #608]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001ce4:	f043 0310 	orr.w	r3, r3, #16
 8001ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cea:	4b96      	ldr	r3, [pc, #600]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	f003 0310 	and.w	r3, r3, #16
 8001cf2:	61bb      	str	r3, [r7, #24]
 8001cf4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
 8001cfa:	4b92      	ldr	r3, [pc, #584]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a91      	ldr	r2, [pc, #580]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d00:	f043 0304 	orr.w	r3, r3, #4
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4b8f      	ldr	r3, [pc, #572]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f003 0304 	and.w	r3, r3, #4
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	4b8b      	ldr	r3, [pc, #556]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4a8a      	ldr	r2, [pc, #552]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4b88      	ldr	r3, [pc, #544]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d2a:	613b      	str	r3, [r7, #16]
 8001d2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	4b84      	ldr	r3, [pc, #528]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	4a83      	ldr	r2, [pc, #524]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3e:	4b81      	ldr	r3, [pc, #516]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	4b7d      	ldr	r3, [pc, #500]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	4a7c      	ldr	r2, [pc, #496]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d54:	f043 0302 	orr.w	r3, r3, #2
 8001d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5a:	4b7a      	ldr	r3, [pc, #488]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	60bb      	str	r3, [r7, #8]
 8001d64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	607b      	str	r3, [r7, #4]
 8001d6a:	4b76      	ldr	r3, [pc, #472]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6e:	4a75      	ldr	r2, [pc, #468]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d70:	f043 0308 	orr.w	r3, r3, #8
 8001d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d76:	4b73      	ldr	r3, [pc, #460]	@ (8001f44 <MX_GPIO_Init+0x280>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7a:	f003 0308 	and.w	r3, r3, #8
 8001d7e:	607b      	str	r3, [r7, #4]
 8001d80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001d82:	2200      	movs	r2, #0
 8001d84:	2108      	movs	r1, #8
 8001d86:	4870      	ldr	r0, [pc, #448]	@ (8001f48 <MX_GPIO_Init+0x284>)
 8001d88:	f001 fade 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	2101      	movs	r1, #1
 8001d90:	486e      	ldr	r0, [pc, #440]	@ (8001f4c <MX_GPIO_Init+0x288>)
 8001d92:	f001 fad9 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001d96:	2200      	movs	r2, #0
 8001d98:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001d9c:	486c      	ldr	r0, [pc, #432]	@ (8001f50 <MX_GPIO_Init+0x28c>)
 8001d9e:	f001 fad3 	bl	8003348 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001da2:	2308      	movs	r3, #8
 8001da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da6:	2301      	movs	r3, #1
 8001da8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dae:	2300      	movs	r3, #0
 8001db0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001db2:	f107 031c 	add.w	r3, r7, #28
 8001db6:	4619      	mov	r1, r3
 8001db8:	4863      	ldr	r0, [pc, #396]	@ (8001f48 <MX_GPIO_Init+0x284>)
 8001dba:	f001 f929 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001dce:	f107 031c 	add.w	r3, r7, #28
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	485d      	ldr	r0, [pc, #372]	@ (8001f4c <MX_GPIO_Init+0x288>)
 8001dd6:	f001 f91b 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001dda:	2308      	movs	r3, #8
 8001ddc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001dea:	2305      	movs	r3, #5
 8001dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001dee:	f107 031c 	add.w	r3, r7, #28
 8001df2:	4619      	mov	r1, r3
 8001df4:	4855      	ldr	r0, [pc, #340]	@ (8001f4c <MX_GPIO_Init+0x288>)
 8001df6:	f001 f90b 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dfe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e08:	f107 031c 	add.w	r3, r7, #28
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4851      	ldr	r0, [pc, #324]	@ (8001f54 <MX_GPIO_Init+0x290>)
 8001e10:	f001 f8fe 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001e14:	2310      	movs	r3, #16
 8001e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e24:	2306      	movs	r3, #6
 8001e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001e28:	f107 031c 	add.w	r3, r7, #28
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4849      	ldr	r0, [pc, #292]	@ (8001f54 <MX_GPIO_Init+0x290>)
 8001e30:	f001 f8ee 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001e34:	23e0      	movs	r3, #224	@ 0xe0
 8001e36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e40:	2300      	movs	r3, #0
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e44:	2305      	movs	r3, #5
 8001e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e48:	f107 031c 	add.w	r3, r7, #28
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4841      	ldr	r0, [pc, #260]	@ (8001f54 <MX_GPIO_Init+0x290>)
 8001e50:	f001 f8de 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001e54:	2304      	movs	r3, #4
 8001e56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001e60:	f107 031c 	add.w	r3, r7, #28
 8001e64:	4619      	mov	r1, r3
 8001e66:	483c      	ldr	r0, [pc, #240]	@ (8001f58 <MX_GPIO_Init+0x294>)
 8001e68:	f001 f8d2 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001e6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e72:	2302      	movs	r3, #2
 8001e74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e7e:	2305      	movs	r3, #5
 8001e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001e82:	f107 031c 	add.w	r3, r7, #28
 8001e86:	4619      	mov	r1, r3
 8001e88:	4833      	ldr	r0, [pc, #204]	@ (8001f58 <MX_GPIO_Init+0x294>)
 8001e8a:	f001 f8c1 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001e8e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001e92:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e94:	2301      	movs	r3, #1
 8001e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ea0:	f107 031c 	add.w	r3, r7, #28
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	482a      	ldr	r0, [pc, #168]	@ (8001f50 <MX_GPIO_Init+0x28c>)
 8001ea8:	f001 f8b2 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001eac:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ebe:	2306      	movs	r3, #6
 8001ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ec2:	f107 031c 	add.w	r3, r7, #28
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4820      	ldr	r0, [pc, #128]	@ (8001f4c <MX_GPIO_Init+0x288>)
 8001eca:	f001 f8a1 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001ece:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ed2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001edc:	f107 031c 	add.w	r3, r7, #28
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	481c      	ldr	r0, [pc, #112]	@ (8001f54 <MX_GPIO_Init+0x290>)
 8001ee4:	f001 f894 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001ee8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001eec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001efa:	230a      	movs	r3, #10
 8001efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efe:	f107 031c 	add.w	r3, r7, #28
 8001f02:	4619      	mov	r1, r3
 8001f04:	4813      	ldr	r0, [pc, #76]	@ (8001f54 <MX_GPIO_Init+0x290>)
 8001f06:	f001 f883 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001f0a:	2320      	movs	r3, #32
 8001f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001f16:	f107 031c 	add.w	r3, r7, #28
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	480c      	ldr	r0, [pc, #48]	@ (8001f50 <MX_GPIO_Init+0x28c>)
 8001f1e:	f001 f877 	bl	8003010 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001f22:	2302      	movs	r3, #2
 8001f24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f26:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001f2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001f30:	f107 031c 	add.w	r3, r7, #28
 8001f34:	4619      	mov	r1, r3
 8001f36:	4804      	ldr	r0, [pc, #16]	@ (8001f48 <MX_GPIO_Init+0x284>)
 8001f38:	f001 f86a 	bl	8003010 <HAL_GPIO_Init>

}
 8001f3c:	bf00      	nop
 8001f3e:	3730      	adds	r7, #48	@ 0x30
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40020800 	.word	0x40020800
 8001f50:	40020c00 	.word	0x40020c00
 8001f54:	40020000 	.word	0x40020000
 8001f58:	40020400 	.word	0x40020400

08001f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f60:	b672      	cpsid	i
}
 8001f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <Error_Handler+0x8>

08001f68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	4a11      	ldr	r2, [pc, #68]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f86:	607b      	str	r3, [r7, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	603b      	str	r3, [r7, #0]
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	4a0a      	ldr	r2, [pc, #40]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa2:	603b      	str	r3, [r7, #0]
 8001fa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	210f      	movs	r1, #15
 8001faa:	f06f 0001 	mvn.w	r0, #1
 8001fae:	f000 fbf6 	bl	800279e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800

08001fc0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a19      	ldr	r2, [pc, #100]	@ (8002044 <HAL_I2C_MspInit+0x84>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d12c      	bne.n	800203c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
 8001fe6:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	4a17      	ldr	r2, [pc, #92]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8001fec:	f043 0302 	orr.w	r3, r3, #2
 8001ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff2:	4b15      	ldr	r3, [pc, #84]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001ffe:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002004:	2312      	movs	r3, #18
 8002006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002010:	2304      	movs	r3, #4
 8002012:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	480c      	ldr	r0, [pc, #48]	@ (800204c <HAL_I2C_MspInit+0x8c>)
 800201c:	f000 fff8 	bl	8003010 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002020:	2300      	movs	r3, #0
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	4b08      	ldr	r3, [pc, #32]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8002026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002028:	4a07      	ldr	r2, [pc, #28]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 800202a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800202e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8002032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002034:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800203c:	bf00      	nop
 800203e:	3728      	adds	r7, #40	@ 0x28
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40005400 	.word	0x40005400
 8002048:	40023800 	.word	0x40023800
 800204c:	40020400 	.word	0x40020400

08002050 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	@ 0x28
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a58      	ldr	r2, [pc, #352]	@ (80021d0 <HAL_UART_MspInit+0x180>)
 800206e:	4293      	cmp	r3, r2
 8002070:	f040 80a9 	bne.w	80021c6 <HAL_UART_MspInit+0x176>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002074:	2300      	movs	r3, #0
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	4b56      	ldr	r3, [pc, #344]	@ (80021d4 <HAL_UART_MspInit+0x184>)
 800207a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207c:	4a55      	ldr	r2, [pc, #340]	@ (80021d4 <HAL_UART_MspInit+0x184>)
 800207e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002082:	6413      	str	r3, [r2, #64]	@ 0x40
 8002084:	4b53      	ldr	r3, [pc, #332]	@ (80021d4 <HAL_UART_MspInit+0x184>)
 8002086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	4b4f      	ldr	r3, [pc, #316]	@ (80021d4 <HAL_UART_MspInit+0x184>)
 8002096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002098:	4a4e      	ldr	r2, [pc, #312]	@ (80021d4 <HAL_UART_MspInit+0x184>)
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a0:	4b4c      	ldr	r3, [pc, #304]	@ (80021d4 <HAL_UART_MspInit+0x184>)
 80020a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020ac:	230c      	movs	r3, #12
 80020ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b0:	2302      	movs	r3, #2
 80020b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b8:	2303      	movs	r3, #3
 80020ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020bc:	2307      	movs	r3, #7
 80020be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c0:	f107 0314 	add.w	r3, r7, #20
 80020c4:	4619      	mov	r1, r3
 80020c6:	4844      	ldr	r0, [pc, #272]	@ (80021d8 <HAL_UART_MspInit+0x188>)
 80020c8:	f000 ffa2 	bl	8003010 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80020cc:	4b43      	ldr	r3, [pc, #268]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 80020ce:	4a44      	ldr	r2, [pc, #272]	@ (80021e0 <HAL_UART_MspInit+0x190>)
 80020d0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80020d2:	4b42      	ldr	r3, [pc, #264]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 80020d4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80020d8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020da:	4b40      	ldr	r3, [pc, #256]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 80020dc:	2200      	movs	r2, #0
 80020de:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e0:	4b3e      	ldr	r3, [pc, #248]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020e6:	4b3d      	ldr	r3, [pc, #244]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 80020e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020ec:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020ee:	4b3b      	ldr	r3, [pc, #236]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020f4:	4b39      	ldr	r3, [pc, #228]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80020fa:	4b38      	ldr	r3, [pc, #224]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 80020fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002100:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002102:	4b36      	ldr	r3, [pc, #216]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002104:	2200      	movs	r2, #0
 8002106:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002108:	4b34      	ldr	r3, [pc, #208]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 800210a:	2200      	movs	r2, #0
 800210c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800210e:	4833      	ldr	r0, [pc, #204]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002110:	f000 fb7c 	bl	800280c <HAL_DMA_Init>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800211a:	f7ff ff1f 	bl	8001f5c <Error_Handler>
    }
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800211e:	4b2f      	ldr	r3, [pc, #188]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4b2d      	ldr	r3, [pc, #180]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f042 0208 	orr.w	r2, r2, #8
 800212c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TC);
 800212e:	4b2b      	ldr	r3, [pc, #172]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4b29      	ldr	r3, [pc, #164]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f042 0210 	orr.w	r2, r2, #16
 800213c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TE);
 800213e:	4b27      	ldr	r3, [pc, #156]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	4b25      	ldr	r3, [pc, #148]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0204 	orr.w	r2, r2, #4
 800214c:	601a      	str	r2, [r3, #0]

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a22      	ldr	r2, [pc, #136]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002152:	639a      	str	r2, [r3, #56]	@ 0x38
 8002154:	4a21      	ldr	r2, [pc, #132]	@ (80021dc <HAL_UART_MspInit+0x18c>)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800215a:	4b22      	ldr	r3, [pc, #136]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 800215c:	4a22      	ldr	r2, [pc, #136]	@ (80021e8 <HAL_UART_MspInit+0x198>)
 800215e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002160:	4b20      	ldr	r3, [pc, #128]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 8002162:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002166:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002168:	4b1e      	ldr	r3, [pc, #120]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 800216a:	2240      	movs	r2, #64	@ 0x40
 800216c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800216e:	4b1d      	ldr	r3, [pc, #116]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 8002170:	2200      	movs	r2, #0
 8002172:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002174:	4b1b      	ldr	r3, [pc, #108]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 8002176:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800217a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800217c:	4b19      	ldr	r3, [pc, #100]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 800217e:	2200      	movs	r2, #0
 8002180:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002182:	4b18      	ldr	r3, [pc, #96]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 8002184:	2200      	movs	r2, #0
 8002186:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002188:	4b16      	ldr	r3, [pc, #88]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 800218a:	2200      	movs	r2, #0
 800218c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800218e:	4b15      	ldr	r3, [pc, #84]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 8002190:	2200      	movs	r2, #0
 8002192:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002194:	4b13      	ldr	r3, [pc, #76]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 8002196:	2200      	movs	r2, #0
 8002198:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800219a:	4812      	ldr	r0, [pc, #72]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 800219c:	f000 fb36 	bl	800280c <HAL_DMA_Init>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <HAL_UART_MspInit+0x15a>
    {
      Error_Handler();
 80021a6:	f7ff fed9 	bl	8001f5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a0d      	ldr	r2, [pc, #52]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 80021ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80021b0:	4a0c      	ldr	r2, [pc, #48]	@ (80021e4 <HAL_UART_MspInit+0x194>)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80021b6:	2200      	movs	r2, #0
 80021b8:	2105      	movs	r1, #5
 80021ba:	2026      	movs	r0, #38	@ 0x26
 80021bc:	f000 faef 	bl	800279e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021c0:	2026      	movs	r0, #38	@ 0x26
 80021c2:	f000 fb08 	bl	80027d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80021c6:	bf00      	nop
 80021c8:	3728      	adds	r7, #40	@ 0x28
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40004400 	.word	0x40004400
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40020000 	.word	0x40020000
 80021dc:	2000127c 	.word	0x2000127c
 80021e0:	40026088 	.word	0x40026088
 80021e4:	200012dc 	.word	0x200012dc
 80021e8:	400260a0 	.word	0x400260a0

080021ec <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80021f0:	f3bf 8f4f 	dsb	sy
}
 80021f4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80021f6:	4b06      	ldr	r3, [pc, #24]	@ (8002210 <__NVIC_SystemReset+0x24>)
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80021fe:	4904      	ldr	r1, [pc, #16]	@ (8002210 <__NVIC_SystemReset+0x24>)
 8002200:	4b04      	ldr	r3, [pc, #16]	@ (8002214 <__NVIC_SystemReset+0x28>)
 8002202:	4313      	orrs	r3, r2
 8002204:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002206:	f3bf 8f4f 	dsb	sy
}
 800220a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <__NVIC_SystemReset+0x20>
 8002210:	e000ed00 	.word	0xe000ed00
 8002214:	05fa0004 	.word	0x05fa0004

08002218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <NMI_Handler+0x4>

08002220 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  NVIC_SystemReset();
 8002224:	f7ff ffe2 	bl	80021ec <__NVIC_SystemReset>

08002228 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <MemManage_Handler+0x4>

08002230 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <BusFault_Handler+0x4>

08002238 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <UsageFault_Handler+0x4>

08002240 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002252:	f000 f9a9 	bl	80025a8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002256:	f007 f959 	bl	800950c <xTaskGetSchedulerState>
 800225a:	4603      	mov	r3, r0
 800225c:	2b01      	cmp	r3, #1
 800225e:	d001      	beq.n	8002264 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002260:	f008 fb62 	bl	800a928 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}

08002268 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <DMA1_Stream5_IRQHandler+0x10>)
 800226e:	f000 fc65 	bl	8002b3c <HAL_DMA_IRQHandler>

  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	2000127c 	.word	0x2000127c

0800227c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002280:	4802      	ldr	r0, [pc, #8]	@ (800228c <DMA1_Stream6_IRQHandler+0x10>)
 8002282:	f000 fc5b 	bl	8002b3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	200012dc 	.word	0x200012dc

08002290 <uartTimeoutCallback>:
/**
  * @brief This function handles USART2 global interrupt.
  */

void uartTimeoutCallback(void *argument)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
    // IDLE mant burada tetikleniyor
	timeoutEnable = false;
 8002298:	4b04      	ldr	r3, [pc, #16]	@ (80022ac <uartTimeoutCallback+0x1c>)
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	20000214 	.word	0x20000214

080022b0 <HAL_UART_RxCpltCallback>:
volatile uint16_t last_pos = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
    if(huart == &huart2)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a10      	ldr	r2, [pc, #64]	@ (80022fc <HAL_UART_RxCpltCallback+0x4c>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d118      	bne.n	80022f2 <HAL_UART_RxCpltCallback+0x42>
    {
        //uart_msg_t msg;

        //msg.len = UART_CHUNK_SIZE;
        //memcpy(msg.data,uart_rx_dma_buf + UART_CHUNK_SIZE,UART_CHUNK_SIZE);
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
        xStreamBufferSendFromISR(
 80022c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002300 <HAL_UART_RxCpltCallback+0x50>)
 80022c6:	6818      	ldr	r0, [r3, #0]
            uartRxStream,
            &uart_rx_dma_buf[0]+UART_RX_DMA_BUF_SIZE/2,
 80022c8:	490e      	ldr	r1, [pc, #56]	@ (8002304 <HAL_UART_RxCpltCallback+0x54>)
        xStreamBufferSendFromISR(
 80022ca:	f107 030c 	add.w	r3, r7, #12
 80022ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022d2:	f005 ff35 	bl	8008140 <xStreamBufferSendFromISR>
			UART_RX_DMA_BUF_SIZE/2,
            &xHigherPriorityTaskWoken
        );
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d007      	beq.n	80022ec <HAL_UART_RxCpltCallback+0x3c>
 80022dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002308 <HAL_UART_RxCpltCallback+0x58>)
 80022de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	f3bf 8f4f 	dsb	sy
 80022e8:	f3bf 8f6f 	isb	sy
        last_pos = 0;
 80022ec:	4b07      	ldr	r3, [pc, #28]	@ (800230c <HAL_UART_RxCpltCallback+0x5c>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	801a      	strh	r2, [r3, #0]
       // osMessageQueuePut(uartRxQueue, &msg, 0, 0);
        //osSemaphoreRelease(uartRxSem); // counting semaphore
    }
}
 80022f2:	bf00      	nop
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	20001238 	.word	0x20001238
 8002300:	20000210 	.word	0x20000210
 8002304:	20000420 	.word	0x20000420
 8002308:	e000ed04 	.word	0xe000ed04
 800230c:	200027e0 	.word	0x200027e0

08002310 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
    if(huart == &huart2)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a10      	ldr	r2, [pc, #64]	@ (800235c <HAL_UART_RxHalfCpltCallback+0x4c>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d119      	bne.n	8002354 <HAL_UART_RxHalfCpltCallback+0x44>

       // msgDmaHalf.len = UART_CHUNK_SIZE;
       // memcpy(msgDmaHalf.data, uart_rx_dma_buf, UART_CHUNK_SIZE);

        // normal
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002320:	2300      	movs	r3, #0
 8002322:	60fb      	str	r3, [r7, #12]
        xStreamBufferSendFromISR(
 8002324:	4b0e      	ldr	r3, [pc, #56]	@ (8002360 <HAL_UART_RxHalfCpltCallback+0x50>)
 8002326:	6818      	ldr	r0, [r3, #0]
 8002328:	f107 030c 	add.w	r3, r7, #12
 800232c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002330:	490c      	ldr	r1, [pc, #48]	@ (8002364 <HAL_UART_RxHalfCpltCallback+0x54>)
 8002332:	f005 ff05 	bl	8008140 <xStreamBufferSendFromISR>
            uartRxStream,
            &uart_rx_dma_buf[0],
			UART_RX_DMA_BUF_SIZE/2,
            &xHigherPriorityTaskWoken
        );
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d007      	beq.n	800234c <HAL_UART_RxHalfCpltCallback+0x3c>
 800233c:	4b0a      	ldr	r3, [pc, #40]	@ (8002368 <HAL_UART_RxHalfCpltCallback+0x58>)
 800233e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	f3bf 8f4f 	dsb	sy
 8002348:	f3bf 8f6f 	isb	sy
        last_pos = UART_RX_DMA_BUF_SIZE/2;
 800234c:	4b07      	ldr	r3, [pc, #28]	@ (800236c <HAL_UART_RxHalfCpltCallback+0x5c>)
 800234e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002352:	801a      	strh	r2, [r3, #0]
       // osMessageQueuePut(uartRxQueue, &msgDmaHalf, 0, 0);
        //osSemaphoreRelease(uartRxSem);// counting semaphore
    }
}
 8002354:	bf00      	nop
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20001238 	.word	0x20001238
 8002360:	20000210 	.word	0x20000210
 8002364:	20000220 	.word	0x20000220
 8002368:	e000ed04 	.word	0xe000ed04
 800236c:	200027e0 	.word	0x200027e0

08002370 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
    if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE))
 8002376:	4b35      	ldr	r3, [pc, #212]	@ (800244c <USART2_IRQHandler+0xdc>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0310 	and.w	r3, r3, #16
 8002380:	2b10      	cmp	r3, #16
 8002382:	d15b      	bne.n	800243c <USART2_IRQHandler+0xcc>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8002384:	2300      	movs	r3, #0
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	4b30      	ldr	r3, [pc, #192]	@ (800244c <USART2_IRQHandler+0xdc>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	4b2e      	ldr	r3, [pc, #184]	@ (800244c <USART2_IRQHandler+0xdc>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	60bb      	str	r3, [r7, #8]
 8002398:	68bb      	ldr	r3, [r7, #8]

       // static uint16_t last_pos = 0;
        uint16_t curr_pos = UART_RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 800239a:	4b2c      	ldr	r3, [pc, #176]	@ (800244c <USART2_IRQHandler+0xdc>)
 800239c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80023a8:	81fb      	strh	r3, [r7, #14]

        if (curr_pos != last_pos)
 80023aa:	4b29      	ldr	r3, [pc, #164]	@ (8002450 <USART2_IRQHandler+0xe0>)
 80023ac:	881b      	ldrh	r3, [r3, #0]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	89fa      	ldrh	r2, [r7, #14]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d042      	beq.n	800243c <USART2_IRQHandler+0xcc>
        {
            BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80023b6:	2300      	movs	r3, #0
 80023b8:	607b      	str	r3, [r7, #4]

            if (curr_pos > last_pos)
 80023ba:	4b25      	ldr	r3, [pc, #148]	@ (8002450 <USART2_IRQHandler+0xe0>)
 80023bc:	881b      	ldrh	r3, [r3, #0]
 80023be:	b29b      	uxth	r3, r3
 80023c0:	89fa      	ldrh	r2, [r7, #14]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d911      	bls.n	80023ea <USART2_IRQHandler+0x7a>
            {
                // normal
                xStreamBufferSendFromISR(
 80023c6:	4b23      	ldr	r3, [pc, #140]	@ (8002454 <USART2_IRQHandler+0xe4>)
 80023c8:	6818      	ldr	r0, [r3, #0]
                    uartRxStream,
                    &uart_rx_dma_buf[last_pos],
 80023ca:	4b21      	ldr	r3, [pc, #132]	@ (8002450 <USART2_IRQHandler+0xe0>)
 80023cc:	881b      	ldrh	r3, [r3, #0]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	461a      	mov	r2, r3
 80023d2:	4b21      	ldr	r3, [pc, #132]	@ (8002458 <USART2_IRQHandler+0xe8>)
 80023d4:	18d1      	adds	r1, r2, r3
                    curr_pos - last_pos,
 80023d6:	89fb      	ldrh	r3, [r7, #14]
 80023d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002450 <USART2_IRQHandler+0xe0>)
 80023da:	8812      	ldrh	r2, [r2, #0]
 80023dc:	b292      	uxth	r2, r2
 80023de:	1a9b      	subs	r3, r3, r2
                xStreamBufferSendFromISR(
 80023e0:	461a      	mov	r2, r3
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	f005 feac 	bl	8008140 <xStreamBufferSendFromISR>
 80023e8:	e01a      	b.n	8002420 <USART2_IRQHandler+0xb0>
                );
            }
            else
            {
                // wrap
                xStreamBufferSendFromISR(
 80023ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002454 <USART2_IRQHandler+0xe4>)
 80023ec:	6818      	ldr	r0, [r3, #0]
                    uartRxStream,
                    &uart_rx_dma_buf[last_pos],
 80023ee:	4b18      	ldr	r3, [pc, #96]	@ (8002450 <USART2_IRQHandler+0xe0>)
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	461a      	mov	r2, r3
 80023f6:	4b18      	ldr	r3, [pc, #96]	@ (8002458 <USART2_IRQHandler+0xe8>)
 80023f8:	18d1      	adds	r1, r2, r3
                    UART_RX_DMA_BUF_SIZE - last_pos,
 80023fa:	4b15      	ldr	r3, [pc, #84]	@ (8002450 <USART2_IRQHandler+0xe0>)
 80023fc:	881b      	ldrh	r3, [r3, #0]
 80023fe:	b29b      	uxth	r3, r3
 8002400:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
                xStreamBufferSendFromISR(
 8002404:	461a      	mov	r2, r3
 8002406:	1d3b      	adds	r3, r7, #4
 8002408:	f005 fe9a 	bl	8008140 <xStreamBufferSendFromISR>
                    &xHigherPriorityTaskWoken
                );

                if (curr_pos > 0)
 800240c:	89fb      	ldrh	r3, [r7, #14]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d006      	beq.n	8002420 <USART2_IRQHandler+0xb0>
                {
                    xStreamBufferSendFromISR(
 8002412:	4b10      	ldr	r3, [pc, #64]	@ (8002454 <USART2_IRQHandler+0xe4>)
 8002414:	6818      	ldr	r0, [r3, #0]
 8002416:	89fa      	ldrh	r2, [r7, #14]
 8002418:	1d3b      	adds	r3, r7, #4
 800241a:	490f      	ldr	r1, [pc, #60]	@ (8002458 <USART2_IRQHandler+0xe8>)
 800241c:	f005 fe90 	bl	8008140 <xStreamBufferSendFromISR>
                        &xHigherPriorityTaskWoken
                    );
                }
            }
            //memset(uart_rx_dma_buf,0,sizeof(uart_rx_dma_buf));
            last_pos = curr_pos;
 8002420:	4a0b      	ldr	r2, [pc, #44]	@ (8002450 <USART2_IRQHandler+0xe0>)
 8002422:	89fb      	ldrh	r3, [r7, #14]
 8002424:	8013      	strh	r3, [r2, #0]
            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d007      	beq.n	800243c <USART2_IRQHandler+0xcc>
 800242c:	4b0b      	ldr	r3, [pc, #44]	@ (800245c <USART2_IRQHandler+0xec>)
 800242e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	f3bf 8f4f 	dsb	sy
 8002438:	f3bf 8f6f 	isb	sy
        }
    }

    HAL_UART_IRQHandler(&huart2);
 800243c:	4803      	ldr	r0, [pc, #12]	@ (800244c <USART2_IRQHandler+0xdc>)
 800243e:	f002 fd5d 	bl	8004efc <HAL_UART_IRQHandler>
}
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20001238 	.word	0x20001238
 8002450:	200027e0 	.word	0x200027e0
 8002454:	20000210 	.word	0x20000210
 8002458:	20000220 	.word	0x20000220
 800245c:	e000ed04 	.word	0xe000ed04

08002460 <HAL_UART_TxCpltCallback>:

extern bool huart2IsBusy;
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a06      	ldr	r2, [pc, #24]	@ (8002484 <HAL_UART_TxCpltCallback+0x24>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d104      	bne.n	800247a <HAL_UART_TxCpltCallback+0x1a>
	{
		osSemaphoreRelease(uartBusySem);
 8002470:	4b05      	ldr	r3, [pc, #20]	@ (8002488 <HAL_UART_TxCpltCallback+0x28>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4618      	mov	r0, r3
 8002476:	f004 f9d3 	bl	8006820 <osSemaphoreRelease>
		//osSemaphoreRelease(uartTxSem);
	}

}
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20001238 	.word	0x20001238
 8002488:	20000208 	.word	0x20000208

0800248c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002490:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <SystemInit+0x20>)
 8002492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002496:	4a05      	ldr	r2, [pc, #20]	@ (80024ac <SystemInit+0x20>)
 8002498:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800249c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024b4:	480d      	ldr	r0, [pc, #52]	@ (80024ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024b6:	490e      	ldr	r1, [pc, #56]	@ (80024f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024b8:	4a0e      	ldr	r2, [pc, #56]	@ (80024f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024bc:	e002      	b.n	80024c4 <LoopCopyDataInit>

080024be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024c2:	3304      	adds	r3, #4

080024c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024c8:	d3f9      	bcc.n	80024be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ca:	4a0b      	ldr	r2, [pc, #44]	@ (80024f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024cc:	4c0b      	ldr	r4, [pc, #44]	@ (80024fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80024ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024d0:	e001      	b.n	80024d6 <LoopFillZerobss>

080024d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d4:	3204      	adds	r2, #4

080024d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024d8:	d3fb      	bcc.n	80024d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024da:	f7ff ffd7 	bl	800248c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024de:	f009 fa73 	bl	800b9c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024e2:	f7ff fac1 	bl	8001a68 <main>
  bx  lr    
 80024e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024f0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80024f4:	0800e350 	.word	0x0800e350
  ldr r2, =_sbss
 80024f8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80024fc:	20007288 	.word	0x20007288

08002500 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002500:	e7fe      	b.n	8002500 <ADC_IRQHandler>
	...

08002504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002508:	4b0e      	ldr	r3, [pc, #56]	@ (8002544 <HAL_Init+0x40>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0d      	ldr	r2, [pc, #52]	@ (8002544 <HAL_Init+0x40>)
 800250e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002512:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002514:	4b0b      	ldr	r3, [pc, #44]	@ (8002544 <HAL_Init+0x40>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a0a      	ldr	r2, [pc, #40]	@ (8002544 <HAL_Init+0x40>)
 800251a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800251e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002520:	4b08      	ldr	r3, [pc, #32]	@ (8002544 <HAL_Init+0x40>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a07      	ldr	r2, [pc, #28]	@ (8002544 <HAL_Init+0x40>)
 8002526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800252a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800252c:	2003      	movs	r0, #3
 800252e:	f000 f92b 	bl	8002788 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002532:	200f      	movs	r0, #15
 8002534:	f000 f808 	bl	8002548 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002538:	f7ff fd16 	bl	8001f68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40023c00 	.word	0x40023c00

08002548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002550:	4b12      	ldr	r3, [pc, #72]	@ (800259c <HAL_InitTick+0x54>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4b12      	ldr	r3, [pc, #72]	@ (80025a0 <HAL_InitTick+0x58>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	4619      	mov	r1, r3
 800255a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800255e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002562:	fbb2 f3f3 	udiv	r3, r2, r3
 8002566:	4618      	mov	r0, r3
 8002568:	f000 f943 	bl	80027f2 <HAL_SYSTICK_Config>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e00e      	b.n	8002594 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2b0f      	cmp	r3, #15
 800257a:	d80a      	bhi.n	8002592 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800257c:	2200      	movs	r2, #0
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	f04f 30ff 	mov.w	r0, #4294967295
 8002584:	f000 f90b 	bl	800279e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002588:	4a06      	ldr	r2, [pc, #24]	@ (80025a4 <HAL_InitTick+0x5c>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800258e:	2300      	movs	r3, #0
 8002590:	e000      	b.n	8002594 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
}
 8002594:	4618      	mov	r0, r3
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20000000 	.word	0x20000000
 80025a0:	20000008 	.word	0x20000008
 80025a4:	20000004 	.word	0x20000004

080025a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025ac:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <HAL_IncTick+0x20>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	461a      	mov	r2, r3
 80025b2:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <HAL_IncTick+0x24>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4413      	add	r3, r2
 80025b8:	4a04      	ldr	r2, [pc, #16]	@ (80025cc <HAL_IncTick+0x24>)
 80025ba:	6013      	str	r3, [r2, #0]
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20000008 	.word	0x20000008
 80025cc:	200027e4 	.word	0x200027e4

080025d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  return uwTick;
 80025d4:	4b03      	ldr	r3, [pc, #12]	@ (80025e4 <HAL_GetTick+0x14>)
 80025d6:	681b      	ldr	r3, [r3, #0]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	200027e4 	.word	0x200027e4

080025e8 <__NVIC_SetPriorityGrouping>:
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025f8:	4b0c      	ldr	r3, [pc, #48]	@ (800262c <__NVIC_SetPriorityGrouping+0x44>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025fe:	68ba      	ldr	r2, [r7, #8]
 8002600:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002604:	4013      	ands	r3, r2
 8002606:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002610:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002614:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800261a:	4a04      	ldr	r2, [pc, #16]	@ (800262c <__NVIC_SetPriorityGrouping+0x44>)
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	60d3      	str	r3, [r2, #12]
}
 8002620:	bf00      	nop
 8002622:	3714      	adds	r7, #20
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <__NVIC_GetPriorityGrouping>:
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002634:	4b04      	ldr	r3, [pc, #16]	@ (8002648 <__NVIC_GetPriorityGrouping+0x18>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	0a1b      	lsrs	r3, r3, #8
 800263a:	f003 0307 	and.w	r3, r3, #7
}
 800263e:	4618      	mov	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	e000ed00 	.word	0xe000ed00

0800264c <__NVIC_EnableIRQ>:
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265a:	2b00      	cmp	r3, #0
 800265c:	db0b      	blt.n	8002676 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	f003 021f 	and.w	r2, r3, #31
 8002664:	4907      	ldr	r1, [pc, #28]	@ (8002684 <__NVIC_EnableIRQ+0x38>)
 8002666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266a:	095b      	lsrs	r3, r3, #5
 800266c:	2001      	movs	r0, #1
 800266e:	fa00 f202 	lsl.w	r2, r0, r2
 8002672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	e000e100 	.word	0xe000e100

08002688 <__NVIC_SetPriority>:
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	6039      	str	r1, [r7, #0]
 8002692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002698:	2b00      	cmp	r3, #0
 800269a:	db0a      	blt.n	80026b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	490c      	ldr	r1, [pc, #48]	@ (80026d4 <__NVIC_SetPriority+0x4c>)
 80026a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a6:	0112      	lsls	r2, r2, #4
 80026a8:	b2d2      	uxtb	r2, r2
 80026aa:	440b      	add	r3, r1
 80026ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80026b0:	e00a      	b.n	80026c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	4908      	ldr	r1, [pc, #32]	@ (80026d8 <__NVIC_SetPriority+0x50>)
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	f003 030f 	and.w	r3, r3, #15
 80026be:	3b04      	subs	r3, #4
 80026c0:	0112      	lsls	r2, r2, #4
 80026c2:	b2d2      	uxtb	r2, r2
 80026c4:	440b      	add	r3, r1
 80026c6:	761a      	strb	r2, [r3, #24]
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	e000e100 	.word	0xe000e100
 80026d8:	e000ed00 	.word	0xe000ed00

080026dc <NVIC_EncodePriority>:
{
 80026dc:	b480      	push	{r7}
 80026de:	b089      	sub	sp, #36	@ 0x24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f003 0307 	and.w	r3, r3, #7
 80026ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	f1c3 0307 	rsb	r3, r3, #7
 80026f6:	2b04      	cmp	r3, #4
 80026f8:	bf28      	it	cs
 80026fa:	2304      	movcs	r3, #4
 80026fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	3304      	adds	r3, #4
 8002702:	2b06      	cmp	r3, #6
 8002704:	d902      	bls.n	800270c <NVIC_EncodePriority+0x30>
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	3b03      	subs	r3, #3
 800270a:	e000      	b.n	800270e <NVIC_EncodePriority+0x32>
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002710:	f04f 32ff 	mov.w	r2, #4294967295
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43da      	mvns	r2, r3
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	401a      	ands	r2, r3
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002724:	f04f 31ff 	mov.w	r1, #4294967295
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	fa01 f303 	lsl.w	r3, r1, r3
 800272e:	43d9      	mvns	r1, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002734:	4313      	orrs	r3, r2
}
 8002736:	4618      	mov	r0, r3
 8002738:	3724      	adds	r7, #36	@ 0x24
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
	...

08002744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002754:	d301      	bcc.n	800275a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002756:	2301      	movs	r3, #1
 8002758:	e00f      	b.n	800277a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800275a:	4a0a      	ldr	r2, [pc, #40]	@ (8002784 <SysTick_Config+0x40>)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3b01      	subs	r3, #1
 8002760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002762:	210f      	movs	r1, #15
 8002764:	f04f 30ff 	mov.w	r0, #4294967295
 8002768:	f7ff ff8e 	bl	8002688 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800276c:	4b05      	ldr	r3, [pc, #20]	@ (8002784 <SysTick_Config+0x40>)
 800276e:	2200      	movs	r2, #0
 8002770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002772:	4b04      	ldr	r3, [pc, #16]	@ (8002784 <SysTick_Config+0x40>)
 8002774:	2207      	movs	r2, #7
 8002776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	e000e010 	.word	0xe000e010

08002788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7ff ff29 	bl	80025e8 <__NVIC_SetPriorityGrouping>
}
 8002796:	bf00      	nop
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800279e:	b580      	push	{r7, lr}
 80027a0:	b086      	sub	sp, #24
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	4603      	mov	r3, r0
 80027a6:	60b9      	str	r1, [r7, #8]
 80027a8:	607a      	str	r2, [r7, #4]
 80027aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027b0:	f7ff ff3e 	bl	8002630 <__NVIC_GetPriorityGrouping>
 80027b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	68b9      	ldr	r1, [r7, #8]
 80027ba:	6978      	ldr	r0, [r7, #20]
 80027bc:	f7ff ff8e 	bl	80026dc <NVIC_EncodePriority>
 80027c0:	4602      	mov	r2, r0
 80027c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027c6:	4611      	mov	r1, r2
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff ff5d 	bl	8002688 <__NVIC_SetPriority>
}
 80027ce:	bf00      	nop
 80027d0:	3718      	adds	r7, #24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b082      	sub	sp, #8
 80027da:	af00      	add	r7, sp, #0
 80027dc:	4603      	mov	r3, r0
 80027de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7ff ff31 	bl	800264c <__NVIC_EnableIRQ>
}
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7ff ffa2 	bl	8002744 <SysTick_Config>
 8002800:	4603      	mov	r3, r0
}
 8002802:	4618      	mov	r0, r3
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
	...

0800280c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002818:	f7ff feda 	bl	80025d0 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d101      	bne.n	8002828 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e099      	b.n	800295c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2202      	movs	r2, #2
 800282c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f022 0201 	bic.w	r2, r2, #1
 8002846:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002848:	e00f      	b.n	800286a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800284a:	f7ff fec1 	bl	80025d0 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b05      	cmp	r3, #5
 8002856:	d908      	bls.n	800286a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2220      	movs	r2, #32
 800285c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2203      	movs	r2, #3
 8002862:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e078      	b.n	800295c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1e8      	bne.n	800284a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	4b38      	ldr	r3, [pc, #224]	@ (8002964 <HAL_DMA_Init+0x158>)
 8002884:	4013      	ands	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002896:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c0:	2b04      	cmp	r3, #4
 80028c2:	d107      	bne.n	80028d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028cc:	4313      	orrs	r3, r2
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	f023 0307 	bic.w	r3, r3, #7
 80028ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	d117      	bne.n	800292e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4313      	orrs	r3, r2
 8002906:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00e      	beq.n	800292e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f000 fb01 	bl	8002f18 <DMA_CheckFifoParam>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d008      	beq.n	800292e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2240      	movs	r2, #64	@ 0x40
 8002920:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800292a:	2301      	movs	r3, #1
 800292c:	e016      	b.n	800295c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 fab8 	bl	8002eac <DMA_CalcBaseAndBitshift>
 800293c:	4603      	mov	r3, r0
 800293e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002944:	223f      	movs	r2, #63	@ 0x3f
 8002946:	409a      	lsls	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	f010803f 	.word	0xf010803f

08002968 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
 8002974:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002976:	2300      	movs	r3, #0
 8002978:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800297e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002986:	2b01      	cmp	r3, #1
 8002988:	d101      	bne.n	800298e <HAL_DMA_Start_IT+0x26>
 800298a:	2302      	movs	r3, #2
 800298c:	e040      	b.n	8002a10 <HAL_DMA_Start_IT+0xa8>
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d12f      	bne.n	8002a02 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2202      	movs	r2, #2
 80029a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	68b9      	ldr	r1, [r7, #8]
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f000 fa4a 	bl	8002e50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c0:	223f      	movs	r2, #63	@ 0x3f
 80029c2:	409a      	lsls	r2, r3
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0216 	orr.w	r2, r2, #22
 80029d6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d007      	beq.n	80029f0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0208 	orr.w	r2, r2, #8
 80029ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0201 	orr.w	r2, r2, #1
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	e005      	b.n	8002a0e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a24:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a26:	f7ff fdd3 	bl	80025d0 <HAL_GetTick>
 8002a2a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d008      	beq.n	8002a4a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2280      	movs	r2, #128	@ 0x80
 8002a3c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e052      	b.n	8002af0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0216 	bic.w	r2, r2, #22
 8002a58:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	695a      	ldr	r2, [r3, #20]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a68:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d103      	bne.n	8002a7a <HAL_DMA_Abort+0x62>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d007      	beq.n	8002a8a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0208 	bic.w	r2, r2, #8
 8002a88:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0201 	bic.w	r2, r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a9a:	e013      	b.n	8002ac4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a9c:	f7ff fd98 	bl	80025d0 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b05      	cmp	r3, #5
 8002aa8:	d90c      	bls.n	8002ac4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2220      	movs	r2, #32
 8002aae:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2203      	movs	r2, #3
 8002ab4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e015      	b.n	8002af0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1e4      	bne.n	8002a9c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad6:	223f      	movs	r2, #63	@ 0x3f
 8002ad8:	409a      	lsls	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d004      	beq.n	8002b16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2280      	movs	r2, #128	@ 0x80
 8002b10:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e00c      	b.n	8002b30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2205      	movs	r2, #5
 8002b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 0201 	bic.w	r2, r2, #1
 8002b2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b48:	4b8e      	ldr	r3, [pc, #568]	@ (8002d84 <HAL_DMA_IRQHandler+0x248>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a8e      	ldr	r2, [pc, #568]	@ (8002d88 <HAL_DMA_IRQHandler+0x24c>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	0a9b      	lsrs	r3, r3, #10
 8002b54:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b5a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b66:	2208      	movs	r2, #8
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d01a      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d013      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f022 0204 	bic.w	r2, r2, #4
 8002b8e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b94:	2208      	movs	r2, #8
 8002b96:	409a      	lsls	r2, r3
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba0:	f043 0201 	orr.w	r2, r3, #1
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bac:	2201      	movs	r2, #1
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d012      	beq.n	8002bde <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	695b      	ldr	r3, [r3, #20]
 8002bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00b      	beq.n	8002bde <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bca:	2201      	movs	r2, #1
 8002bcc:	409a      	lsls	r2, r3
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd6:	f043 0202 	orr.w	r2, r3, #2
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be2:	2204      	movs	r2, #4
 8002be4:	409a      	lsls	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d012      	beq.n	8002c14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00b      	beq.n	8002c14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c00:	2204      	movs	r2, #4
 8002c02:	409a      	lsls	r2, r3
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c0c:	f043 0204 	orr.w	r2, r3, #4
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c18:	2210      	movs	r2, #16
 8002c1a:	409a      	lsls	r2, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4013      	ands	r3, r2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d043      	beq.n	8002cac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0308 	and.w	r3, r3, #8
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d03c      	beq.n	8002cac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c36:	2210      	movs	r2, #16
 8002c38:	409a      	lsls	r2, r3
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d018      	beq.n	8002c7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d108      	bne.n	8002c6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d024      	beq.n	8002cac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	4798      	blx	r3
 8002c6a:	e01f      	b.n	8002cac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d01b      	beq.n	8002cac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	4798      	blx	r3
 8002c7c:	e016      	b.n	8002cac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d107      	bne.n	8002c9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0208 	bic.w	r2, r2, #8
 8002c9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d003      	beq.n	8002cac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb0:	2220      	movs	r2, #32
 8002cb2:	409a      	lsls	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 808f 	beq.w	8002ddc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f000 8087 	beq.w	8002ddc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	409a      	lsls	r2, r3
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b05      	cmp	r3, #5
 8002ce4:	d136      	bne.n	8002d54 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0216 	bic.w	r2, r2, #22
 8002cf4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	695a      	ldr	r2, [r3, #20]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d04:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d103      	bne.n	8002d16 <HAL_DMA_IRQHandler+0x1da>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d007      	beq.n	8002d26 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0208 	bic.w	r2, r2, #8
 8002d24:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d2a:	223f      	movs	r2, #63	@ 0x3f
 8002d2c:	409a      	lsls	r2, r3
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2201      	movs	r2, #1
 8002d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d07e      	beq.n	8002e48 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	4798      	blx	r3
        }
        return;
 8002d52:	e079      	b.n	8002e48 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d01d      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10d      	bne.n	8002d8c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d031      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	4798      	blx	r3
 8002d80:	e02c      	b.n	8002ddc <HAL_DMA_IRQHandler+0x2a0>
 8002d82:	bf00      	nop
 8002d84:	20000000 	.word	0x20000000
 8002d88:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d023      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	4798      	blx	r3
 8002d9c:	e01e      	b.n	8002ddc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10f      	bne.n	8002dcc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 0210 	bic.w	r2, r2, #16
 8002dba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d032      	beq.n	8002e4a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d022      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2205      	movs	r2, #5
 8002df4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0201 	bic.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	60bb      	str	r3, [r7, #8]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d307      	bcc.n	8002e24 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1f2      	bne.n	8002e08 <HAL_DMA_IRQHandler+0x2cc>
 8002e22:	e000      	b.n	8002e26 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e24:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d005      	beq.n	8002e4a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	4798      	blx	r3
 8002e46:	e000      	b.n	8002e4a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e48:	bf00      	nop
    }
  }
}
 8002e4a:	3718      	adds	r7, #24
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
 8002e5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002e6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	2b40      	cmp	r3, #64	@ 0x40
 8002e7c:	d108      	bne.n	8002e90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e8e:	e007      	b.n	8002ea0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68ba      	ldr	r2, [r7, #8]
 8002e96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	60da      	str	r2, [r3, #12]
}
 8002ea0:	bf00      	nop
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	3b10      	subs	r3, #16
 8002ebc:	4a14      	ldr	r2, [pc, #80]	@ (8002f10 <DMA_CalcBaseAndBitshift+0x64>)
 8002ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec2:	091b      	lsrs	r3, r3, #4
 8002ec4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ec6:	4a13      	ldr	r2, [pc, #76]	@ (8002f14 <DMA_CalcBaseAndBitshift+0x68>)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	4413      	add	r3, r2
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	461a      	mov	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2b03      	cmp	r3, #3
 8002ed8:	d909      	bls.n	8002eee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ee2:	f023 0303 	bic.w	r3, r3, #3
 8002ee6:	1d1a      	adds	r2, r3, #4
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	659a      	str	r2, [r3, #88]	@ 0x58
 8002eec:	e007      	b.n	8002efe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ef6:	f023 0303 	bic.w	r3, r3, #3
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3714      	adds	r7, #20
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	aaaaaaab 	.word	0xaaaaaaab
 8002f14:	0800df8c 	.word	0x0800df8c

08002f18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f20:	2300      	movs	r3, #0
 8002f22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d11f      	bne.n	8002f72 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	d856      	bhi.n	8002fe6 <DMA_CheckFifoParam+0xce>
 8002f38:	a201      	add	r2, pc, #4	@ (adr r2, 8002f40 <DMA_CheckFifoParam+0x28>)
 8002f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3e:	bf00      	nop
 8002f40:	08002f51 	.word	0x08002f51
 8002f44:	08002f63 	.word	0x08002f63
 8002f48:	08002f51 	.word	0x08002f51
 8002f4c:	08002fe7 	.word	0x08002fe7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d046      	beq.n	8002fea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f60:	e043      	b.n	8002fea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f66:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f6a:	d140      	bne.n	8002fee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f70:	e03d      	b.n	8002fee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f7a:	d121      	bne.n	8002fc0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2b03      	cmp	r3, #3
 8002f80:	d837      	bhi.n	8002ff2 <DMA_CheckFifoParam+0xda>
 8002f82:	a201      	add	r2, pc, #4	@ (adr r2, 8002f88 <DMA_CheckFifoParam+0x70>)
 8002f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f88:	08002f99 	.word	0x08002f99
 8002f8c:	08002f9f 	.word	0x08002f9f
 8002f90:	08002f99 	.word	0x08002f99
 8002f94:	08002fb1 	.word	0x08002fb1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f9c:	e030      	b.n	8003000 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d025      	beq.n	8002ff6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fae:	e022      	b.n	8002ff6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002fb8:	d11f      	bne.n	8002ffa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002fbe:	e01c      	b.n	8002ffa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d903      	bls.n	8002fce <DMA_CheckFifoParam+0xb6>
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2b03      	cmp	r3, #3
 8002fca:	d003      	beq.n	8002fd4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002fcc:	e018      	b.n	8003000 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	73fb      	strb	r3, [r7, #15]
      break;
 8002fd2:	e015      	b.n	8003000 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d00e      	beq.n	8002ffe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	73fb      	strb	r3, [r7, #15]
      break;
 8002fe4:	e00b      	b.n	8002ffe <DMA_CheckFifoParam+0xe6>
      break;
 8002fe6:	bf00      	nop
 8002fe8:	e00a      	b.n	8003000 <DMA_CheckFifoParam+0xe8>
      break;
 8002fea:	bf00      	nop
 8002fec:	e008      	b.n	8003000 <DMA_CheckFifoParam+0xe8>
      break;
 8002fee:	bf00      	nop
 8002ff0:	e006      	b.n	8003000 <DMA_CheckFifoParam+0xe8>
      break;
 8002ff2:	bf00      	nop
 8002ff4:	e004      	b.n	8003000 <DMA_CheckFifoParam+0xe8>
      break;
 8002ff6:	bf00      	nop
 8002ff8:	e002      	b.n	8003000 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ffa:	bf00      	nop
 8002ffc:	e000      	b.n	8003000 <DMA_CheckFifoParam+0xe8>
      break;
 8002ffe:	bf00      	nop
    }
  } 
  
  return status; 
 8003000:	7bfb      	ldrb	r3, [r7, #15]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3714      	adds	r7, #20
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop

08003010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003010:	b480      	push	{r7}
 8003012:	b089      	sub	sp, #36	@ 0x24
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800301a:	2300      	movs	r3, #0
 800301c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800301e:	2300      	movs	r3, #0
 8003020:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003022:	2300      	movs	r3, #0
 8003024:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003026:	2300      	movs	r3, #0
 8003028:	61fb      	str	r3, [r7, #28]
 800302a:	e16b      	b.n	8003304 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800302c:	2201      	movs	r2, #1
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	4013      	ands	r3, r2
 800303e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	429a      	cmp	r2, r3
 8003046:	f040 815a 	bne.w	80032fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f003 0303 	and.w	r3, r3, #3
 8003052:	2b01      	cmp	r3, #1
 8003054:	d005      	beq.n	8003062 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800305e:	2b02      	cmp	r3, #2
 8003060:	d130      	bne.n	80030c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	2203      	movs	r2, #3
 800306e:	fa02 f303 	lsl.w	r3, r2, r3
 8003072:	43db      	mvns	r3, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4013      	ands	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	68da      	ldr	r2, [r3, #12]
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4313      	orrs	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003098:	2201      	movs	r2, #1
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43db      	mvns	r3, r3
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	4013      	ands	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	091b      	lsrs	r3, r3, #4
 80030ae:	f003 0201 	and.w	r2, r3, #1
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f003 0303 	and.w	r3, r3, #3
 80030cc:	2b03      	cmp	r3, #3
 80030ce:	d017      	beq.n	8003100 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	2203      	movs	r2, #3
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	4013      	ands	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 0303 	and.w	r3, r3, #3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d123      	bne.n	8003154 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	08da      	lsrs	r2, r3, #3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	3208      	adds	r2, #8
 8003114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003118:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	220f      	movs	r2, #15
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	43db      	mvns	r3, r3
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	4013      	ands	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	691a      	ldr	r2, [r3, #16]
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	fa02 f303 	lsl.w	r3, r2, r3
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	4313      	orrs	r3, r2
 8003144:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	08da      	lsrs	r2, r3, #3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	3208      	adds	r2, #8
 800314e:	69b9      	ldr	r1, [r7, #24]
 8003150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	2203      	movs	r2, #3
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	69ba      	ldr	r2, [r7, #24]
 8003168:	4013      	ands	r3, r2
 800316a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f003 0203 	and.w	r2, r3, #3
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	4313      	orrs	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 80b4 	beq.w	80032fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003196:	2300      	movs	r3, #0
 8003198:	60fb      	str	r3, [r7, #12]
 800319a:	4b60      	ldr	r3, [pc, #384]	@ (800331c <HAL_GPIO_Init+0x30c>)
 800319c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319e:	4a5f      	ldr	r2, [pc, #380]	@ (800331c <HAL_GPIO_Init+0x30c>)
 80031a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80031a6:	4b5d      	ldr	r3, [pc, #372]	@ (800331c <HAL_GPIO_Init+0x30c>)
 80031a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031ae:	60fb      	str	r3, [r7, #12]
 80031b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003320 <HAL_GPIO_Init+0x310>)
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	089b      	lsrs	r3, r3, #2
 80031b8:	3302      	adds	r3, #2
 80031ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	220f      	movs	r2, #15
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	43db      	mvns	r3, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4013      	ands	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a52      	ldr	r2, [pc, #328]	@ (8003324 <HAL_GPIO_Init+0x314>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d02b      	beq.n	8003236 <HAL_GPIO_Init+0x226>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a51      	ldr	r2, [pc, #324]	@ (8003328 <HAL_GPIO_Init+0x318>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d025      	beq.n	8003232 <HAL_GPIO_Init+0x222>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a50      	ldr	r2, [pc, #320]	@ (800332c <HAL_GPIO_Init+0x31c>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d01f      	beq.n	800322e <HAL_GPIO_Init+0x21e>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a4f      	ldr	r2, [pc, #316]	@ (8003330 <HAL_GPIO_Init+0x320>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d019      	beq.n	800322a <HAL_GPIO_Init+0x21a>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a4e      	ldr	r2, [pc, #312]	@ (8003334 <HAL_GPIO_Init+0x324>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d013      	beq.n	8003226 <HAL_GPIO_Init+0x216>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a4d      	ldr	r2, [pc, #308]	@ (8003338 <HAL_GPIO_Init+0x328>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d00d      	beq.n	8003222 <HAL_GPIO_Init+0x212>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a4c      	ldr	r2, [pc, #304]	@ (800333c <HAL_GPIO_Init+0x32c>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d007      	beq.n	800321e <HAL_GPIO_Init+0x20e>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a4b      	ldr	r2, [pc, #300]	@ (8003340 <HAL_GPIO_Init+0x330>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d101      	bne.n	800321a <HAL_GPIO_Init+0x20a>
 8003216:	2307      	movs	r3, #7
 8003218:	e00e      	b.n	8003238 <HAL_GPIO_Init+0x228>
 800321a:	2308      	movs	r3, #8
 800321c:	e00c      	b.n	8003238 <HAL_GPIO_Init+0x228>
 800321e:	2306      	movs	r3, #6
 8003220:	e00a      	b.n	8003238 <HAL_GPIO_Init+0x228>
 8003222:	2305      	movs	r3, #5
 8003224:	e008      	b.n	8003238 <HAL_GPIO_Init+0x228>
 8003226:	2304      	movs	r3, #4
 8003228:	e006      	b.n	8003238 <HAL_GPIO_Init+0x228>
 800322a:	2303      	movs	r3, #3
 800322c:	e004      	b.n	8003238 <HAL_GPIO_Init+0x228>
 800322e:	2302      	movs	r3, #2
 8003230:	e002      	b.n	8003238 <HAL_GPIO_Init+0x228>
 8003232:	2301      	movs	r3, #1
 8003234:	e000      	b.n	8003238 <HAL_GPIO_Init+0x228>
 8003236:	2300      	movs	r3, #0
 8003238:	69fa      	ldr	r2, [r7, #28]
 800323a:	f002 0203 	and.w	r2, r2, #3
 800323e:	0092      	lsls	r2, r2, #2
 8003240:	4093      	lsls	r3, r2
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	4313      	orrs	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003248:	4935      	ldr	r1, [pc, #212]	@ (8003320 <HAL_GPIO_Init+0x310>)
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	089b      	lsrs	r3, r3, #2
 800324e:	3302      	adds	r3, #2
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003256:	4b3b      	ldr	r3, [pc, #236]	@ (8003344 <HAL_GPIO_Init+0x334>)
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	43db      	mvns	r3, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4013      	ands	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	4313      	orrs	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800327a:	4a32      	ldr	r2, [pc, #200]	@ (8003344 <HAL_GPIO_Init+0x334>)
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003280:	4b30      	ldr	r3, [pc, #192]	@ (8003344 <HAL_GPIO_Init+0x334>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	43db      	mvns	r3, r3
 800328a:	69ba      	ldr	r2, [r7, #24]
 800328c:	4013      	ands	r3, r2
 800328e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d003      	beq.n	80032a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032a4:	4a27      	ldr	r2, [pc, #156]	@ (8003344 <HAL_GPIO_Init+0x334>)
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032aa:	4b26      	ldr	r3, [pc, #152]	@ (8003344 <HAL_GPIO_Init+0x334>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	43db      	mvns	r3, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4013      	ands	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d003      	beq.n	80032ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003344 <HAL_GPIO_Init+0x334>)
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003344 <HAL_GPIO_Init+0x334>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	43db      	mvns	r3, r3
 80032de:	69ba      	ldr	r2, [r7, #24]
 80032e0:	4013      	ands	r3, r2
 80032e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d003      	beq.n	80032f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032f8:	4a12      	ldr	r2, [pc, #72]	@ (8003344 <HAL_GPIO_Init+0x334>)
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	3301      	adds	r3, #1
 8003302:	61fb      	str	r3, [r7, #28]
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	2b0f      	cmp	r3, #15
 8003308:	f67f ae90 	bls.w	800302c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800330c:	bf00      	nop
 800330e:	bf00      	nop
 8003310:	3724      	adds	r7, #36	@ 0x24
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	40023800 	.word	0x40023800
 8003320:	40013800 	.word	0x40013800
 8003324:	40020000 	.word	0x40020000
 8003328:	40020400 	.word	0x40020400
 800332c:	40020800 	.word	0x40020800
 8003330:	40020c00 	.word	0x40020c00
 8003334:	40021000 	.word	0x40021000
 8003338:	40021400 	.word	0x40021400
 800333c:	40021800 	.word	0x40021800
 8003340:	40021c00 	.word	0x40021c00
 8003344:	40013c00 	.word	0x40013c00

08003348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	807b      	strh	r3, [r7, #2]
 8003354:	4613      	mov	r3, r2
 8003356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003358:	787b      	ldrb	r3, [r7, #1]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800335e:	887a      	ldrh	r2, [r7, #2]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003364:	e003      	b.n	800336e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003366:	887b      	ldrh	r3, [r7, #2]
 8003368:	041a      	lsls	r2, r3, #16
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	619a      	str	r2, [r3, #24]
}
 800336e:	bf00      	nop
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr

0800337a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800337a:	b480      	push	{r7}
 800337c:	b085      	sub	sp, #20
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
 8003382:	460b      	mov	r3, r1
 8003384:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800338c:	887a      	ldrh	r2, [r7, #2]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4013      	ands	r3, r2
 8003392:	041a      	lsls	r2, r3, #16
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	43d9      	mvns	r1, r3
 8003398:	887b      	ldrh	r3, [r7, #2]
 800339a:	400b      	ands	r3, r1
 800339c:	431a      	orrs	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	619a      	str	r2, [r3, #24]
}
 80033a2:	bf00      	nop
 80033a4:	3714      	adds	r7, #20
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
	...

080033b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e12b      	b.n	800361a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d106      	bne.n	80033dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f7fe fdf2 	bl	8001fc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2224      	movs	r2, #36	@ 0x24
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0201 	bic.w	r2, r2, #1
 80033f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003402:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003412:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003414:	f001 fc4e 	bl	8004cb4 <HAL_RCC_GetPCLK1Freq>
 8003418:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	4a81      	ldr	r2, [pc, #516]	@ (8003624 <HAL_I2C_Init+0x274>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d807      	bhi.n	8003434 <HAL_I2C_Init+0x84>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	4a80      	ldr	r2, [pc, #512]	@ (8003628 <HAL_I2C_Init+0x278>)
 8003428:	4293      	cmp	r3, r2
 800342a:	bf94      	ite	ls
 800342c:	2301      	movls	r3, #1
 800342e:	2300      	movhi	r3, #0
 8003430:	b2db      	uxtb	r3, r3
 8003432:	e006      	b.n	8003442 <HAL_I2C_Init+0x92>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	4a7d      	ldr	r2, [pc, #500]	@ (800362c <HAL_I2C_Init+0x27c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	bf94      	ite	ls
 800343c:	2301      	movls	r3, #1
 800343e:	2300      	movhi	r3, #0
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e0e7      	b.n	800361a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	4a78      	ldr	r2, [pc, #480]	@ (8003630 <HAL_I2C_Init+0x280>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	0c9b      	lsrs	r3, r3, #18
 8003454:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68ba      	ldr	r2, [r7, #8]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	4a6a      	ldr	r2, [pc, #424]	@ (8003624 <HAL_I2C_Init+0x274>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d802      	bhi.n	8003484 <HAL_I2C_Init+0xd4>
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	3301      	adds	r3, #1
 8003482:	e009      	b.n	8003498 <HAL_I2C_Init+0xe8>
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	4a69      	ldr	r2, [pc, #420]	@ (8003634 <HAL_I2C_Init+0x284>)
 8003490:	fba2 2303 	umull	r2, r3, r2, r3
 8003494:	099b      	lsrs	r3, r3, #6
 8003496:	3301      	adds	r3, #1
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6812      	ldr	r2, [r2, #0]
 800349c:	430b      	orrs	r3, r1
 800349e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80034aa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	495c      	ldr	r1, [pc, #368]	@ (8003624 <HAL_I2C_Init+0x274>)
 80034b4:	428b      	cmp	r3, r1
 80034b6:	d819      	bhi.n	80034ec <HAL_I2C_Init+0x13c>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	1e59      	subs	r1, r3, #1
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80034c6:	1c59      	adds	r1, r3, #1
 80034c8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80034cc:	400b      	ands	r3, r1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00a      	beq.n	80034e8 <HAL_I2C_Init+0x138>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1e59      	subs	r1, r3, #1
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80034e0:	3301      	adds	r3, #1
 80034e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034e6:	e051      	b.n	800358c <HAL_I2C_Init+0x1dc>
 80034e8:	2304      	movs	r3, #4
 80034ea:	e04f      	b.n	800358c <HAL_I2C_Init+0x1dc>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d111      	bne.n	8003518 <HAL_I2C_Init+0x168>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	1e58      	subs	r0, r3, #1
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6859      	ldr	r1, [r3, #4]
 80034fc:	460b      	mov	r3, r1
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	440b      	add	r3, r1
 8003502:	fbb0 f3f3 	udiv	r3, r0, r3
 8003506:	3301      	adds	r3, #1
 8003508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800350c:	2b00      	cmp	r3, #0
 800350e:	bf0c      	ite	eq
 8003510:	2301      	moveq	r3, #1
 8003512:	2300      	movne	r3, #0
 8003514:	b2db      	uxtb	r3, r3
 8003516:	e012      	b.n	800353e <HAL_I2C_Init+0x18e>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	1e58      	subs	r0, r3, #1
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6859      	ldr	r1, [r3, #4]
 8003520:	460b      	mov	r3, r1
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	0099      	lsls	r1, r3, #2
 8003528:	440b      	add	r3, r1
 800352a:	fbb0 f3f3 	udiv	r3, r0, r3
 800352e:	3301      	adds	r3, #1
 8003530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003534:	2b00      	cmp	r3, #0
 8003536:	bf0c      	ite	eq
 8003538:	2301      	moveq	r3, #1
 800353a:	2300      	movne	r3, #0
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <HAL_I2C_Init+0x196>
 8003542:	2301      	movs	r3, #1
 8003544:	e022      	b.n	800358c <HAL_I2C_Init+0x1dc>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10e      	bne.n	800356c <HAL_I2C_Init+0x1bc>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	1e58      	subs	r0, r3, #1
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6859      	ldr	r1, [r3, #4]
 8003556:	460b      	mov	r3, r1
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	440b      	add	r3, r1
 800355c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003560:	3301      	adds	r3, #1
 8003562:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003566:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800356a:	e00f      	b.n	800358c <HAL_I2C_Init+0x1dc>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	1e58      	subs	r0, r3, #1
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6859      	ldr	r1, [r3, #4]
 8003574:	460b      	mov	r3, r1
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	0099      	lsls	r1, r3, #2
 800357c:	440b      	add	r3, r1
 800357e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003582:	3301      	adds	r3, #1
 8003584:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003588:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800358c:	6879      	ldr	r1, [r7, #4]
 800358e:	6809      	ldr	r1, [r1, #0]
 8003590:	4313      	orrs	r3, r2
 8003592:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69da      	ldr	r2, [r3, #28]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80035ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	6911      	ldr	r1, [r2, #16]
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	68d2      	ldr	r2, [r2, #12]
 80035c6:	4311      	orrs	r1, r2
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	430b      	orrs	r3, r1
 80035ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	695a      	ldr	r2, [r3, #20]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0201 	orr.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2220      	movs	r2, #32
 8003606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	000186a0 	.word	0x000186a0
 8003628:	001e847f 	.word	0x001e847f
 800362c:	003d08ff 	.word	0x003d08ff
 8003630:	431bde83 	.word	0x431bde83
 8003634:	10624dd3 	.word	0x10624dd3

08003638 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b088      	sub	sp, #32
 800363c:	af02      	add	r7, sp, #8
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	4608      	mov	r0, r1
 8003642:	4611      	mov	r1, r2
 8003644:	461a      	mov	r2, r3
 8003646:	4603      	mov	r3, r0
 8003648:	817b      	strh	r3, [r7, #10]
 800364a:	460b      	mov	r3, r1
 800364c:	813b      	strh	r3, [r7, #8]
 800364e:	4613      	mov	r3, r2
 8003650:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003652:	f7fe ffbd 	bl	80025d0 <HAL_GetTick>
 8003656:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b20      	cmp	r3, #32
 8003662:	f040 80d9 	bne.w	8003818 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	2319      	movs	r3, #25
 800366c:	2201      	movs	r2, #1
 800366e:	496d      	ldr	r1, [pc, #436]	@ (8003824 <HAL_I2C_Mem_Write+0x1ec>)
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 fc7f 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800367c:	2302      	movs	r3, #2
 800367e:	e0cc      	b.n	800381a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003686:	2b01      	cmp	r3, #1
 8003688:	d101      	bne.n	800368e <HAL_I2C_Mem_Write+0x56>
 800368a:	2302      	movs	r3, #2
 800368c:	e0c5      	b.n	800381a <HAL_I2C_Mem_Write+0x1e2>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2201      	movs	r2, #1
 8003692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d007      	beq.n	80036b4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f042 0201 	orr.w	r2, r2, #1
 80036b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2221      	movs	r2, #33	@ 0x21
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2240      	movs	r2, #64	@ 0x40
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6a3a      	ldr	r2, [r7, #32]
 80036de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80036e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	4a4d      	ldr	r2, [pc, #308]	@ (8003828 <HAL_I2C_Mem_Write+0x1f0>)
 80036f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036f6:	88f8      	ldrh	r0, [r7, #6]
 80036f8:	893a      	ldrh	r2, [r7, #8]
 80036fa:	8979      	ldrh	r1, [r7, #10]
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	9301      	str	r3, [sp, #4]
 8003700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003702:	9300      	str	r3, [sp, #0]
 8003704:	4603      	mov	r3, r0
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 fab6 	bl	8003c78 <I2C_RequestMemoryWrite>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d052      	beq.n	80037b8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e081      	b.n	800381a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f000 fd00 	bl	8004120 <I2C_WaitOnTXEFlagUntilTimeout>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00d      	beq.n	8003742 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	2b04      	cmp	r3, #4
 800372c:	d107      	bne.n	800373e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800373c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e06b      	b.n	800381a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003746:	781a      	ldrb	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003752:	1c5a      	adds	r2, r3, #1
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375c:	3b01      	subs	r3, #1
 800375e:	b29a      	uxth	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	f003 0304 	and.w	r3, r3, #4
 800377c:	2b04      	cmp	r3, #4
 800377e:	d11b      	bne.n	80037b8 <HAL_I2C_Mem_Write+0x180>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003784:	2b00      	cmp	r3, #0
 8003786:	d017      	beq.n	80037b8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378c:	781a      	ldrb	r2, [r3, #0]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003798:	1c5a      	adds	r2, r3, #1
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a2:	3b01      	subs	r3, #1
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	3b01      	subs	r3, #1
 80037b2:	b29a      	uxth	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d1aa      	bne.n	8003716 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	f000 fcec 	bl	80041a2 <I2C_WaitOnBTFFlagUntilTimeout>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00d      	beq.n	80037ec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d107      	bne.n	80037e8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037e6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e016      	b.n	800381a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2220      	movs	r2, #32
 8003800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003814:	2300      	movs	r3, #0
 8003816:	e000      	b.n	800381a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003818:	2302      	movs	r3, #2
  }
}
 800381a:	4618      	mov	r0, r3
 800381c:	3718      	adds	r7, #24
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	00100002 	.word	0x00100002
 8003828:	ffff0000 	.word	0xffff0000

0800382c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08c      	sub	sp, #48	@ 0x30
 8003830:	af02      	add	r7, sp, #8
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	4608      	mov	r0, r1
 8003836:	4611      	mov	r1, r2
 8003838:	461a      	mov	r2, r3
 800383a:	4603      	mov	r3, r0
 800383c:	817b      	strh	r3, [r7, #10]
 800383e:	460b      	mov	r3, r1
 8003840:	813b      	strh	r3, [r7, #8]
 8003842:	4613      	mov	r3, r2
 8003844:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003846:	f7fe fec3 	bl	80025d0 <HAL_GetTick>
 800384a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b20      	cmp	r3, #32
 8003856:	f040 8208 	bne.w	8003c6a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800385a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	2319      	movs	r3, #25
 8003860:	2201      	movs	r2, #1
 8003862:	497b      	ldr	r1, [pc, #492]	@ (8003a50 <HAL_I2C_Mem_Read+0x224>)
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f000 fb85 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003870:	2302      	movs	r3, #2
 8003872:	e1fb      	b.n	8003c6c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800387a:	2b01      	cmp	r3, #1
 800387c:	d101      	bne.n	8003882 <HAL_I2C_Mem_Read+0x56>
 800387e:	2302      	movs	r3, #2
 8003880:	e1f4      	b.n	8003c6c <HAL_I2C_Mem_Read+0x440>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	2b01      	cmp	r3, #1
 8003896:	d007      	beq.n	80038a8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f042 0201 	orr.w	r2, r2, #1
 80038a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2222      	movs	r2, #34	@ 0x22
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2240      	movs	r2, #64	@ 0x40
 80038c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80038d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038de:	b29a      	uxth	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	4a5b      	ldr	r2, [pc, #364]	@ (8003a54 <HAL_I2C_Mem_Read+0x228>)
 80038e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038ea:	88f8      	ldrh	r0, [r7, #6]
 80038ec:	893a      	ldrh	r2, [r7, #8]
 80038ee:	8979      	ldrh	r1, [r7, #10]
 80038f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f2:	9301      	str	r3, [sp, #4]
 80038f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	4603      	mov	r3, r0
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f000 fa52 	bl	8003da4 <I2C_RequestMemoryRead>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e1b0      	b.n	8003c6c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390e:	2b00      	cmp	r3, #0
 8003910:	d113      	bne.n	800393a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003912:	2300      	movs	r3, #0
 8003914:	623b      	str	r3, [r7, #32]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	623b      	str	r3, [r7, #32]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	623b      	str	r3, [r7, #32]
 8003926:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	e184      	b.n	8003c44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393e:	2b01      	cmp	r3, #1
 8003940:	d11b      	bne.n	800397a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003950:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003952:	2300      	movs	r3, #0
 8003954:	61fb      	str	r3, [r7, #28]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	61fb      	str	r3, [r7, #28]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	61fb      	str	r3, [r7, #28]
 8003966:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003976:	601a      	str	r2, [r3, #0]
 8003978:	e164      	b.n	8003c44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397e:	2b02      	cmp	r3, #2
 8003980:	d11b      	bne.n	80039ba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003990:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039a2:	2300      	movs	r3, #0
 80039a4:	61bb      	str	r3, [r7, #24]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	61bb      	str	r3, [r7, #24]
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	e144      	b.n	8003c44 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ba:	2300      	movs	r3, #0
 80039bc:	617b      	str	r3, [r7, #20]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	695b      	ldr	r3, [r3, #20]
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80039d0:	e138      	b.n	8003c44 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d6:	2b03      	cmp	r3, #3
 80039d8:	f200 80f1 	bhi.w	8003bbe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d123      	bne.n	8003a2c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 fc1b 	bl	8004224 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e139      	b.n	8003c6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	691a      	ldr	r2, [r3, #16]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a02:	b2d2      	uxtb	r2, r2
 8003a04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0a:	1c5a      	adds	r2, r3, #1
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a14:	3b01      	subs	r3, #1
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	3b01      	subs	r3, #1
 8003a24:	b29a      	uxth	r2, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a2a:	e10b      	b.n	8003c44 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d14e      	bne.n	8003ad2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	4906      	ldr	r1, [pc, #24]	@ (8003a58 <HAL_I2C_Mem_Read+0x22c>)
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 fa98 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d008      	beq.n	8003a5c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e10e      	b.n	8003c6c <HAL_I2C_Mem_Read+0x440>
 8003a4e:	bf00      	nop
 8003a50:	00100002 	.word	0x00100002
 8003a54:	ffff0000 	.word	0xffff0000
 8003a58:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	691a      	ldr	r2, [r3, #16]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a76:	b2d2      	uxtb	r2, r2
 8003a78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7e:	1c5a      	adds	r2, r3, #1
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	3b01      	subs	r3, #1
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	691a      	ldr	r2, [r3, #16]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa8:	b2d2      	uxtb	r2, r2
 8003aaa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab0:	1c5a      	adds	r2, r3, #1
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aba:	3b01      	subs	r3, #1
 8003abc:	b29a      	uxth	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ad0:	e0b8      	b.n	8003c44 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	9300      	str	r3, [sp, #0]
 8003ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ad8:	2200      	movs	r2, #0
 8003ada:	4966      	ldr	r1, [pc, #408]	@ (8003c74 <HAL_I2C_Mem_Read+0x448>)
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	f000 fa49 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d001      	beq.n	8003aec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e0bf      	b.n	8003c6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003afa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	691a      	ldr	r2, [r3, #16]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	b2d2      	uxtb	r2, r2
 8003b08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	1c5a      	adds	r2, r3, #1
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b34:	2200      	movs	r2, #0
 8003b36:	494f      	ldr	r1, [pc, #316]	@ (8003c74 <HAL_I2C_Mem_Read+0x448>)
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 fa1b 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e091      	b.n	8003c6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	691a      	ldr	r2, [r3, #16]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	b2d2      	uxtb	r2, r2
 8003b64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6a:	1c5a      	adds	r2, r3, #1
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b74:	3b01      	subs	r3, #1
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b94:	b2d2      	uxtb	r2, r2
 8003b96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bbc:	e042      	b.n	8003c44 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bc0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 fb2e 	bl	8004224 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e04c      	b.n	8003c6c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	691a      	ldr	r2, [r3, #16]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	1c5a      	adds	r2, r3, #1
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	b29a      	uxth	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	f003 0304 	and.w	r3, r3, #4
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	d118      	bne.n	8003c44 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	691a      	ldr	r2, [r3, #16]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1c:	b2d2      	uxtb	r2, r2
 8003c1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c24:	1c5a      	adds	r2, r3, #1
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f47f aec2 	bne.w	80039d2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2220      	movs	r2, #32
 8003c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c66:	2300      	movs	r3, #0
 8003c68:	e000      	b.n	8003c6c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003c6a:	2302      	movs	r3, #2
  }
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3728      	adds	r7, #40	@ 0x28
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	00010004 	.word	0x00010004

08003c78 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b088      	sub	sp, #32
 8003c7c:	af02      	add	r7, sp, #8
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	4608      	mov	r0, r1
 8003c82:	4611      	mov	r1, r2
 8003c84:	461a      	mov	r2, r3
 8003c86:	4603      	mov	r3, r0
 8003c88:	817b      	strh	r3, [r7, #10]
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	813b      	strh	r3, [r7, #8]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ca0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	f000 f960 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00d      	beq.n	8003cd6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cc8:	d103      	bne.n	8003cd2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cd0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e05f      	b.n	8003d96 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cd6:	897b      	ldrh	r3, [r7, #10]
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	461a      	mov	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ce4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce8:	6a3a      	ldr	r2, [r7, #32]
 8003cea:	492d      	ldr	r1, [pc, #180]	@ (8003da0 <I2C_RequestMemoryWrite+0x128>)
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 f998 	bl	8004022 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e04c      	b.n	8003d96 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d14:	6a39      	ldr	r1, [r7, #32]
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f000 fa02 	bl	8004120 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00d      	beq.n	8003d3e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d107      	bne.n	8003d3a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d38:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e02b      	b.n	8003d96 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d3e:	88fb      	ldrh	r3, [r7, #6]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d105      	bne.n	8003d50 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d44:	893b      	ldrh	r3, [r7, #8]
 8003d46:	b2da      	uxtb	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	611a      	str	r2, [r3, #16]
 8003d4e:	e021      	b.n	8003d94 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d50:	893b      	ldrh	r3, [r7, #8]
 8003d52:	0a1b      	lsrs	r3, r3, #8
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	b2da      	uxtb	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d60:	6a39      	ldr	r1, [r7, #32]
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f000 f9dc 	bl	8004120 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00d      	beq.n	8003d8a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	d107      	bne.n	8003d86 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d84:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e005      	b.n	8003d96 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d8a:	893b      	ldrh	r3, [r7, #8]
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3718      	adds	r7, #24
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	00010002 	.word	0x00010002

08003da4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b088      	sub	sp, #32
 8003da8:	af02      	add	r7, sp, #8
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	4608      	mov	r0, r1
 8003dae:	4611      	mov	r1, r2
 8003db0:	461a      	mov	r2, r3
 8003db2:	4603      	mov	r3, r0
 8003db4:	817b      	strh	r3, [r7, #10]
 8003db6:	460b      	mov	r3, r1
 8003db8:	813b      	strh	r3, [r7, #8]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dcc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ddc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	6a3b      	ldr	r3, [r7, #32]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 f8c2 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00d      	beq.n	8003e12 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e04:	d103      	bne.n	8003e0e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e0c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e0aa      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e12:	897b      	ldrh	r3, [r7, #10]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	461a      	mov	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e20:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e24:	6a3a      	ldr	r2, [r7, #32]
 8003e26:	4952      	ldr	r1, [pc, #328]	@ (8003f70 <I2C_RequestMemoryRead+0x1cc>)
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 f8fa 	bl	8004022 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e097      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e38:	2300      	movs	r3, #0
 8003e3a:	617b      	str	r3, [r7, #20]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	617b      	str	r3, [r7, #20]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	617b      	str	r3, [r7, #20]
 8003e4c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e50:	6a39      	ldr	r1, [r7, #32]
 8003e52:	68f8      	ldr	r0, [r7, #12]
 8003e54:	f000 f964 	bl	8004120 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00d      	beq.n	8003e7a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d107      	bne.n	8003e76 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e74:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e076      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e7a:	88fb      	ldrh	r3, [r7, #6]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d105      	bne.n	8003e8c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e80:	893b      	ldrh	r3, [r7, #8]
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	611a      	str	r2, [r3, #16]
 8003e8a:	e021      	b.n	8003ed0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e8c:	893b      	ldrh	r3, [r7, #8]
 8003e8e:	0a1b      	lsrs	r3, r3, #8
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e9c:	6a39      	ldr	r1, [r7, #32]
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 f93e 	bl	8004120 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00d      	beq.n	8003ec6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eae:	2b04      	cmp	r3, #4
 8003eb0:	d107      	bne.n	8003ec2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ec0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e050      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ec6:	893b      	ldrh	r3, [r7, #8]
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed2:	6a39      	ldr	r1, [r7, #32]
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f000 f923 	bl	8004120 <I2C_WaitOnTXEFlagUntilTimeout>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00d      	beq.n	8003efc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d107      	bne.n	8003ef8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ef6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e035      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f0a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	6a3b      	ldr	r3, [r7, #32]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f000 f82b 	bl	8003f74 <I2C_WaitOnFlagUntilTimeout>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00d      	beq.n	8003f40 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f32:	d103      	bne.n	8003f3c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f3a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e013      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f40:	897b      	ldrh	r3, [r7, #10]
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	f043 0301 	orr.w	r3, r3, #1
 8003f48:	b2da      	uxtb	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f52:	6a3a      	ldr	r2, [r7, #32]
 8003f54:	4906      	ldr	r1, [pc, #24]	@ (8003f70 <I2C_RequestMemoryRead+0x1cc>)
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f863 	bl	8004022 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	00010002 	.word	0x00010002

08003f74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	603b      	str	r3, [r7, #0]
 8003f80:	4613      	mov	r3, r2
 8003f82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f84:	e025      	b.n	8003fd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f8c:	d021      	beq.n	8003fd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f8e:	f7fe fb1f 	bl	80025d0 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d302      	bcc.n	8003fa4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d116      	bne.n	8003fd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2220      	movs	r2, #32
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbe:	f043 0220 	orr.w	r2, r3, #32
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e023      	b.n	800401a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	0c1b      	lsrs	r3, r3, #16
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d10d      	bne.n	8003ff8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	43da      	mvns	r2, r3
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	bf0c      	ite	eq
 8003fee:	2301      	moveq	r3, #1
 8003ff0:	2300      	movne	r3, #0
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	e00c      	b.n	8004012 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	43da      	mvns	r2, r3
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	4013      	ands	r3, r2
 8004004:	b29b      	uxth	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	bf0c      	ite	eq
 800400a:	2301      	moveq	r3, #1
 800400c:	2300      	movne	r3, #0
 800400e:	b2db      	uxtb	r3, r3
 8004010:	461a      	mov	r2, r3
 8004012:	79fb      	ldrb	r3, [r7, #7]
 8004014:	429a      	cmp	r2, r3
 8004016:	d0b6      	beq.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b084      	sub	sp, #16
 8004026:	af00      	add	r7, sp, #0
 8004028:	60f8      	str	r0, [r7, #12]
 800402a:	60b9      	str	r1, [r7, #8]
 800402c:	607a      	str	r2, [r7, #4]
 800402e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004030:	e051      	b.n	80040d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800403c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004040:	d123      	bne.n	800408a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004050:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800405a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2220      	movs	r2, #32
 8004066:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004076:	f043 0204 	orr.w	r2, r3, #4
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e046      	b.n	8004118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004090:	d021      	beq.n	80040d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004092:	f7fe fa9d 	bl	80025d0 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d302      	bcc.n	80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d116      	bne.n	80040d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2220      	movs	r2, #32
 80040b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c2:	f043 0220 	orr.w	r2, r3, #32
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e020      	b.n	8004118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	0c1b      	lsrs	r3, r3, #16
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d10c      	bne.n	80040fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	43da      	mvns	r2, r3
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	4013      	ands	r3, r2
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	bf14      	ite	ne
 80040f2:	2301      	movne	r3, #1
 80040f4:	2300      	moveq	r3, #0
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	e00b      	b.n	8004112 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	43da      	mvns	r2, r3
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	4013      	ands	r3, r2
 8004106:	b29b      	uxth	r3, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	bf14      	ite	ne
 800410c:	2301      	movne	r3, #1
 800410e:	2300      	moveq	r3, #0
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d18d      	bne.n	8004032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800412c:	e02d      	b.n	800418a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 f8ce 	bl	80042d0 <I2C_IsAcknowledgeFailed>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e02d      	b.n	800419a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004144:	d021      	beq.n	800418a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004146:	f7fe fa43 	bl	80025d0 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	429a      	cmp	r2, r3
 8004154:	d302      	bcc.n	800415c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d116      	bne.n	800418a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2220      	movs	r2, #32
 8004166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004176:	f043 0220 	orr.w	r2, r3, #32
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e007      	b.n	800419a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004194:	2b80      	cmp	r3, #128	@ 0x80
 8004196:	d1ca      	bne.n	800412e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b084      	sub	sp, #16
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	60f8      	str	r0, [r7, #12]
 80041aa:	60b9      	str	r1, [r7, #8]
 80041ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041ae:	e02d      	b.n	800420c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f000 f88d 	bl	80042d0 <I2C_IsAcknowledgeFailed>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d001      	beq.n	80041c0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e02d      	b.n	800421c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c6:	d021      	beq.n	800420c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041c8:	f7fe fa02 	bl	80025d0 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	68ba      	ldr	r2, [r7, #8]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d302      	bcc.n	80041de <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d116      	bne.n	800420c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2220      	movs	r2, #32
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	f043 0220 	orr.w	r2, r3, #32
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e007      	b.n	800421c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	f003 0304 	and.w	r3, r3, #4
 8004216:	2b04      	cmp	r3, #4
 8004218:	d1ca      	bne.n	80041b0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3710      	adds	r7, #16
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004230:	e042      	b.n	80042b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	f003 0310 	and.w	r3, r3, #16
 800423c:	2b10      	cmp	r3, #16
 800423e:	d119      	bne.n	8004274 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f06f 0210 	mvn.w	r2, #16
 8004248:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2200      	movs	r2, #0
 800424e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2220      	movs	r2, #32
 8004254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e029      	b.n	80042c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004274:	f7fe f9ac 	bl	80025d0 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	68ba      	ldr	r2, [r7, #8]
 8004280:	429a      	cmp	r2, r3
 8004282:	d302      	bcc.n	800428a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d116      	bne.n	80042b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2220      	movs	r2, #32
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	f043 0220 	orr.w	r2, r3, #32
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e007      	b.n	80042c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c2:	2b40      	cmp	r3, #64	@ 0x40
 80042c4:	d1b5      	bne.n	8004232 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042e6:	d11b      	bne.n	8004320 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2220      	movs	r2, #32
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430c:	f043 0204 	orr.w	r2, r3, #4
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e000      	b.n	8004322 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	370c      	adds	r7, #12
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr

0800432e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800432e:	b580      	push	{r7, lr}
 8004330:	b084      	sub	sp, #16
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d101      	bne.n	8004340 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e034      	b.n	80043aa <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8004348:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f245 5255 	movw	r2, #21845	@ 0x5555
 8004352:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6852      	ldr	r2, [r2, #4]
 800435c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6892      	ldr	r2, [r2, #8]
 8004366:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004368:	f7fe f932 	bl	80025d0 <HAL_GetTick>
 800436c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800436e:	e00f      	b.n	8004390 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004370:	f7fe f92e 	bl	80025d0 <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	2b31      	cmp	r3, #49	@ 0x31
 800437c:	d908      	bls.n	8004390 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	f003 0303 	and.w	r3, r3, #3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e00c      	b.n	80043aa <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f003 0303 	and.w	r3, r3, #3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1e8      	bne.n	8004370 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80043a6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}

080043b2 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b083      	sub	sp, #12
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80043c2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
	...

080043d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e267      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d075      	beq.n	80044de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043f2:	4b88      	ldr	r3, [pc, #544]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 030c 	and.w	r3, r3, #12
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d00c      	beq.n	8004418 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043fe:	4b85      	ldr	r3, [pc, #532]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004406:	2b08      	cmp	r3, #8
 8004408:	d112      	bne.n	8004430 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800440a:	4b82      	ldr	r3, [pc, #520]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004412:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004416:	d10b      	bne.n	8004430 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004418:	4b7e      	ldr	r3, [pc, #504]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d05b      	beq.n	80044dc <HAL_RCC_OscConfig+0x108>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d157      	bne.n	80044dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e242      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004438:	d106      	bne.n	8004448 <HAL_RCC_OscConfig+0x74>
 800443a:	4b76      	ldr	r3, [pc, #472]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a75      	ldr	r2, [pc, #468]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004444:	6013      	str	r3, [r2, #0]
 8004446:	e01d      	b.n	8004484 <HAL_RCC_OscConfig+0xb0>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004450:	d10c      	bne.n	800446c <HAL_RCC_OscConfig+0x98>
 8004452:	4b70      	ldr	r3, [pc, #448]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a6f      	ldr	r2, [pc, #444]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	4b6d      	ldr	r3, [pc, #436]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a6c      	ldr	r2, [pc, #432]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004468:	6013      	str	r3, [r2, #0]
 800446a:	e00b      	b.n	8004484 <HAL_RCC_OscConfig+0xb0>
 800446c:	4b69      	ldr	r3, [pc, #420]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a68      	ldr	r2, [pc, #416]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004476:	6013      	str	r3, [r2, #0]
 8004478:	4b66      	ldr	r3, [pc, #408]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a65      	ldr	r2, [pc, #404]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 800447e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d013      	beq.n	80044b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448c:	f7fe f8a0 	bl	80025d0 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004494:	f7fe f89c 	bl	80025d0 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b64      	cmp	r3, #100	@ 0x64
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e207      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a6:	4b5b      	ldr	r3, [pc, #364]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d0f0      	beq.n	8004494 <HAL_RCC_OscConfig+0xc0>
 80044b2:	e014      	b.n	80044de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b4:	f7fe f88c 	bl	80025d0 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044bc:	f7fe f888 	bl	80025d0 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b64      	cmp	r3, #100	@ 0x64
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e1f3      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ce:	4b51      	ldr	r3, [pc, #324]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0xe8>
 80044da:	e000      	b.n	80044de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d063      	beq.n	80045b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 030c 	and.w	r3, r3, #12
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00b      	beq.n	800450e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044f6:	4b47      	ldr	r3, [pc, #284]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044fe:	2b08      	cmp	r3, #8
 8004500:	d11c      	bne.n	800453c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004502:	4b44      	ldr	r3, [pc, #272]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d116      	bne.n	800453c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800450e:	4b41      	ldr	r3, [pc, #260]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d005      	beq.n	8004526 <HAL_RCC_OscConfig+0x152>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d001      	beq.n	8004526 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e1c7      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004526:	4b3b      	ldr	r3, [pc, #236]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	00db      	lsls	r3, r3, #3
 8004534:	4937      	ldr	r1, [pc, #220]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004536:	4313      	orrs	r3, r2
 8004538:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800453a:	e03a      	b.n	80045b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d020      	beq.n	8004586 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004544:	4b34      	ldr	r3, [pc, #208]	@ (8004618 <HAL_RCC_OscConfig+0x244>)
 8004546:	2201      	movs	r2, #1
 8004548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800454a:	f7fe f841 	bl	80025d0 <HAL_GetTick>
 800454e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004550:	e008      	b.n	8004564 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004552:	f7fe f83d 	bl	80025d0 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	2b02      	cmp	r3, #2
 800455e:	d901      	bls.n	8004564 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e1a8      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004564:	4b2b      	ldr	r3, [pc, #172]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d0f0      	beq.n	8004552 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004570:	4b28      	ldr	r3, [pc, #160]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	00db      	lsls	r3, r3, #3
 800457e:	4925      	ldr	r1, [pc, #148]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 8004580:	4313      	orrs	r3, r2
 8004582:	600b      	str	r3, [r1, #0]
 8004584:	e015      	b.n	80045b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004586:	4b24      	ldr	r3, [pc, #144]	@ (8004618 <HAL_RCC_OscConfig+0x244>)
 8004588:	2200      	movs	r2, #0
 800458a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800458c:	f7fe f820 	bl	80025d0 <HAL_GetTick>
 8004590:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004592:	e008      	b.n	80045a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004594:	f7fe f81c 	bl	80025d0 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e187      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045a6:	4b1b      	ldr	r3, [pc, #108]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1f0      	bne.n	8004594 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0308 	and.w	r3, r3, #8
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d036      	beq.n	800462c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d016      	beq.n	80045f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045c6:	4b15      	ldr	r3, [pc, #84]	@ (800461c <HAL_RCC_OscConfig+0x248>)
 80045c8:	2201      	movs	r2, #1
 80045ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045cc:	f7fe f800 	bl	80025d0 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d2:	e008      	b.n	80045e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045d4:	f7fd fffc 	bl	80025d0 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d901      	bls.n	80045e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e167      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004614 <HAL_RCC_OscConfig+0x240>)
 80045e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d0f0      	beq.n	80045d4 <HAL_RCC_OscConfig+0x200>
 80045f2:	e01b      	b.n	800462c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045f4:	4b09      	ldr	r3, [pc, #36]	@ (800461c <HAL_RCC_OscConfig+0x248>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fa:	f7fd ffe9 	bl	80025d0 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004600:	e00e      	b.n	8004620 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004602:	f7fd ffe5 	bl	80025d0 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	2b02      	cmp	r3, #2
 800460e:	d907      	bls.n	8004620 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e150      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
 8004614:	40023800 	.word	0x40023800
 8004618:	42470000 	.word	0x42470000
 800461c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004620:	4b88      	ldr	r3, [pc, #544]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 8004622:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1ea      	bne.n	8004602 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 8097 	beq.w	8004768 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800463a:	2300      	movs	r3, #0
 800463c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800463e:	4b81      	ldr	r3, [pc, #516]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 8004640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10f      	bne.n	800466a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800464a:	2300      	movs	r3, #0
 800464c:	60bb      	str	r3, [r7, #8]
 800464e:	4b7d      	ldr	r3, [pc, #500]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	4a7c      	ldr	r2, [pc, #496]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 8004654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004658:	6413      	str	r3, [r2, #64]	@ 0x40
 800465a:	4b7a      	ldr	r3, [pc, #488]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 800465c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004662:	60bb      	str	r3, [r7, #8]
 8004664:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004666:	2301      	movs	r3, #1
 8004668:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800466a:	4b77      	ldr	r3, [pc, #476]	@ (8004848 <HAL_RCC_OscConfig+0x474>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004672:	2b00      	cmp	r3, #0
 8004674:	d118      	bne.n	80046a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004676:	4b74      	ldr	r3, [pc, #464]	@ (8004848 <HAL_RCC_OscConfig+0x474>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a73      	ldr	r2, [pc, #460]	@ (8004848 <HAL_RCC_OscConfig+0x474>)
 800467c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004680:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004682:	f7fd ffa5 	bl	80025d0 <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004688:	e008      	b.n	800469c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800468a:	f7fd ffa1 	bl	80025d0 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d901      	bls.n	800469c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e10c      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800469c:	4b6a      	ldr	r3, [pc, #424]	@ (8004848 <HAL_RCC_OscConfig+0x474>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0f0      	beq.n	800468a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d106      	bne.n	80046be <HAL_RCC_OscConfig+0x2ea>
 80046b0:	4b64      	ldr	r3, [pc, #400]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b4:	4a63      	ldr	r2, [pc, #396]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046b6:	f043 0301 	orr.w	r3, r3, #1
 80046ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80046bc:	e01c      	b.n	80046f8 <HAL_RCC_OscConfig+0x324>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	2b05      	cmp	r3, #5
 80046c4:	d10c      	bne.n	80046e0 <HAL_RCC_OscConfig+0x30c>
 80046c6:	4b5f      	ldr	r3, [pc, #380]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ca:	4a5e      	ldr	r2, [pc, #376]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046cc:	f043 0304 	orr.w	r3, r3, #4
 80046d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80046d2:	4b5c      	ldr	r3, [pc, #368]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d6:	4a5b      	ldr	r2, [pc, #364]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046d8:	f043 0301 	orr.w	r3, r3, #1
 80046dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80046de:	e00b      	b.n	80046f8 <HAL_RCC_OscConfig+0x324>
 80046e0:	4b58      	ldr	r3, [pc, #352]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e4:	4a57      	ldr	r2, [pc, #348]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046e6:	f023 0301 	bic.w	r3, r3, #1
 80046ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80046ec:	4b55      	ldr	r3, [pc, #340]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f0:	4a54      	ldr	r2, [pc, #336]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80046f2:	f023 0304 	bic.w	r3, r3, #4
 80046f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d015      	beq.n	800472c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004700:	f7fd ff66 	bl	80025d0 <HAL_GetTick>
 8004704:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004706:	e00a      	b.n	800471e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004708:	f7fd ff62 	bl	80025d0 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004716:	4293      	cmp	r3, r2
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e0cb      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800471e:	4b49      	ldr	r3, [pc, #292]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 8004720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d0ee      	beq.n	8004708 <HAL_RCC_OscConfig+0x334>
 800472a:	e014      	b.n	8004756 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800472c:	f7fd ff50 	bl	80025d0 <HAL_GetTick>
 8004730:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004732:	e00a      	b.n	800474a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004734:	f7fd ff4c 	bl	80025d0 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004742:	4293      	cmp	r3, r2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e0b5      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800474a:	4b3e      	ldr	r3, [pc, #248]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 800474c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1ee      	bne.n	8004734 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004756:	7dfb      	ldrb	r3, [r7, #23]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d105      	bne.n	8004768 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800475c:	4b39      	ldr	r3, [pc, #228]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 800475e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004760:	4a38      	ldr	r2, [pc, #224]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 8004762:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004766:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 80a1 	beq.w	80048b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004772:	4b34      	ldr	r3, [pc, #208]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f003 030c 	and.w	r3, r3, #12
 800477a:	2b08      	cmp	r3, #8
 800477c:	d05c      	beq.n	8004838 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	2b02      	cmp	r3, #2
 8004784:	d141      	bne.n	800480a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004786:	4b31      	ldr	r3, [pc, #196]	@ (800484c <HAL_RCC_OscConfig+0x478>)
 8004788:	2200      	movs	r2, #0
 800478a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800478c:	f7fd ff20 	bl	80025d0 <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004794:	f7fd ff1c 	bl	80025d0 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e087      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a6:	4b27      	ldr	r3, [pc, #156]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1f0      	bne.n	8004794 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	69da      	ldr	r2, [r3, #28]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a1b      	ldr	r3, [r3, #32]
 80047ba:	431a      	orrs	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c0:	019b      	lsls	r3, r3, #6
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c8:	085b      	lsrs	r3, r3, #1
 80047ca:	3b01      	subs	r3, #1
 80047cc:	041b      	lsls	r3, r3, #16
 80047ce:	431a      	orrs	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d4:	061b      	lsls	r3, r3, #24
 80047d6:	491b      	ldr	r1, [pc, #108]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047dc:	4b1b      	ldr	r3, [pc, #108]	@ (800484c <HAL_RCC_OscConfig+0x478>)
 80047de:	2201      	movs	r2, #1
 80047e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e2:	f7fd fef5 	bl	80025d0 <HAL_GetTick>
 80047e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047e8:	e008      	b.n	80047fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047ea:	f7fd fef1 	bl	80025d0 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e05c      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047fc:	4b11      	ldr	r3, [pc, #68]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0f0      	beq.n	80047ea <HAL_RCC_OscConfig+0x416>
 8004808:	e054      	b.n	80048b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800480a:	4b10      	ldr	r3, [pc, #64]	@ (800484c <HAL_RCC_OscConfig+0x478>)
 800480c:	2200      	movs	r2, #0
 800480e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004810:	f7fd fede 	bl	80025d0 <HAL_GetTick>
 8004814:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004816:	e008      	b.n	800482a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004818:	f7fd feda 	bl	80025d0 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b02      	cmp	r3, #2
 8004824:	d901      	bls.n	800482a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e045      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800482a:	4b06      	ldr	r3, [pc, #24]	@ (8004844 <HAL_RCC_OscConfig+0x470>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1f0      	bne.n	8004818 <HAL_RCC_OscConfig+0x444>
 8004836:	e03d      	b.n	80048b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d107      	bne.n	8004850 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e038      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
 8004844:	40023800 	.word	0x40023800
 8004848:	40007000 	.word	0x40007000
 800484c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004850:	4b1b      	ldr	r3, [pc, #108]	@ (80048c0 <HAL_RCC_OscConfig+0x4ec>)
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d028      	beq.n	80048b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004868:	429a      	cmp	r2, r3
 800486a:	d121      	bne.n	80048b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004876:	429a      	cmp	r2, r3
 8004878:	d11a      	bne.n	80048b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004880:	4013      	ands	r3, r2
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004886:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004888:	4293      	cmp	r3, r2
 800488a:	d111      	bne.n	80048b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004896:	085b      	lsrs	r3, r3, #1
 8004898:	3b01      	subs	r3, #1
 800489a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800489c:	429a      	cmp	r2, r3
 800489e:	d107      	bne.n	80048b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d001      	beq.n	80048b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e000      	b.n	80048b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3718      	adds	r7, #24
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	40023800 	.word	0x40023800

080048c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e0cc      	b.n	8004a72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048d8:	4b68      	ldr	r3, [pc, #416]	@ (8004a7c <HAL_RCC_ClockConfig+0x1b8>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0307 	and.w	r3, r3, #7
 80048e0:	683a      	ldr	r2, [r7, #0]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d90c      	bls.n	8004900 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048e6:	4b65      	ldr	r3, [pc, #404]	@ (8004a7c <HAL_RCC_ClockConfig+0x1b8>)
 80048e8:	683a      	ldr	r2, [r7, #0]
 80048ea:	b2d2      	uxtb	r2, r2
 80048ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ee:	4b63      	ldr	r3, [pc, #396]	@ (8004a7c <HAL_RCC_ClockConfig+0x1b8>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0307 	and.w	r3, r3, #7
 80048f6:	683a      	ldr	r2, [r7, #0]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d001      	beq.n	8004900 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e0b8      	b.n	8004a72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d020      	beq.n	800494e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b00      	cmp	r3, #0
 8004916:	d005      	beq.n	8004924 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004918:	4b59      	ldr	r3, [pc, #356]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	4a58      	ldr	r2, [pc, #352]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 800491e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004922:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0308 	and.w	r3, r3, #8
 800492c:	2b00      	cmp	r3, #0
 800492e:	d005      	beq.n	800493c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004930:	4b53      	ldr	r3, [pc, #332]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	4a52      	ldr	r2, [pc, #328]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004936:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800493a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800493c:	4b50      	ldr	r3, [pc, #320]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	494d      	ldr	r1, [pc, #308]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 800494a:	4313      	orrs	r3, r2
 800494c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b00      	cmp	r3, #0
 8004958:	d044      	beq.n	80049e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d107      	bne.n	8004972 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004962:	4b47      	ldr	r3, [pc, #284]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d119      	bne.n	80049a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e07f      	b.n	8004a72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	2b02      	cmp	r3, #2
 8004978:	d003      	beq.n	8004982 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800497e:	2b03      	cmp	r3, #3
 8004980:	d107      	bne.n	8004992 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004982:	4b3f      	ldr	r3, [pc, #252]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d109      	bne.n	80049a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e06f      	b.n	8004a72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004992:	4b3b      	ldr	r3, [pc, #236]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e067      	b.n	8004a72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049a2:	4b37      	ldr	r3, [pc, #220]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	f023 0203 	bic.w	r2, r3, #3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	4934      	ldr	r1, [pc, #208]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049b4:	f7fd fe0c 	bl	80025d0 <HAL_GetTick>
 80049b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ba:	e00a      	b.n	80049d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049bc:	f7fd fe08 	bl	80025d0 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e04f      	b.n	8004a72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049d2:	4b2b      	ldr	r3, [pc, #172]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f003 020c 	and.w	r2, r3, #12
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d1eb      	bne.n	80049bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049e4:	4b25      	ldr	r3, [pc, #148]	@ (8004a7c <HAL_RCC_ClockConfig+0x1b8>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0307 	and.w	r3, r3, #7
 80049ec:	683a      	ldr	r2, [r7, #0]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d20c      	bcs.n	8004a0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049f2:	4b22      	ldr	r3, [pc, #136]	@ (8004a7c <HAL_RCC_ClockConfig+0x1b8>)
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	b2d2      	uxtb	r2, r2
 80049f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049fa:	4b20      	ldr	r3, [pc, #128]	@ (8004a7c <HAL_RCC_ClockConfig+0x1b8>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0307 	and.w	r3, r3, #7
 8004a02:	683a      	ldr	r2, [r7, #0]
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d001      	beq.n	8004a0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e032      	b.n	8004a72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0304 	and.w	r3, r3, #4
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d008      	beq.n	8004a2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a18:	4b19      	ldr	r3, [pc, #100]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	4916      	ldr	r1, [pc, #88]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0308 	and.w	r3, r3, #8
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d009      	beq.n	8004a4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a36:	4b12      	ldr	r3, [pc, #72]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	00db      	lsls	r3, r3, #3
 8004a44:	490e      	ldr	r1, [pc, #56]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a46:	4313      	orrs	r3, r2
 8004a48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a4a:	f000 f821 	bl	8004a90 <HAL_RCC_GetSysClockFreq>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	4b0b      	ldr	r3, [pc, #44]	@ (8004a80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	091b      	lsrs	r3, r3, #4
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	490a      	ldr	r1, [pc, #40]	@ (8004a84 <HAL_RCC_ClockConfig+0x1c0>)
 8004a5c:	5ccb      	ldrb	r3, [r1, r3]
 8004a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a62:	4a09      	ldr	r2, [pc, #36]	@ (8004a88 <HAL_RCC_ClockConfig+0x1c4>)
 8004a64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a66:	4b09      	ldr	r3, [pc, #36]	@ (8004a8c <HAL_RCC_ClockConfig+0x1c8>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fd fd6c 	bl	8002548 <HAL_InitTick>

  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3710      	adds	r7, #16
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	40023c00 	.word	0x40023c00
 8004a80:	40023800 	.word	0x40023800
 8004a84:	0800df74 	.word	0x0800df74
 8004a88:	20000000 	.word	0x20000000
 8004a8c:	20000004 	.word	0x20000004

08004a90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a94:	b094      	sub	sp, #80	@ 0x50
 8004a96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004aa8:	4b79      	ldr	r3, [pc, #484]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f003 030c 	and.w	r3, r3, #12
 8004ab0:	2b08      	cmp	r3, #8
 8004ab2:	d00d      	beq.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x40>
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	f200 80e1 	bhi.w	8004c7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d002      	beq.n	8004ac4 <HAL_RCC_GetSysClockFreq+0x34>
 8004abe:	2b04      	cmp	r3, #4
 8004ac0:	d003      	beq.n	8004aca <HAL_RCC_GetSysClockFreq+0x3a>
 8004ac2:	e0db      	b.n	8004c7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ac4:	4b73      	ldr	r3, [pc, #460]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004ac8:	e0db      	b.n	8004c82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004aca:	4b73      	ldr	r3, [pc, #460]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x208>)
 8004acc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ace:	e0d8      	b.n	8004c82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ad0:	4b6f      	ldr	r3, [pc, #444]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ad8:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ada:	4b6d      	ldr	r3, [pc, #436]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d063      	beq.n	8004bae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ae6:	4b6a      	ldr	r3, [pc, #424]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	099b      	lsrs	r3, r3, #6
 8004aec:	2200      	movs	r2, #0
 8004aee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004af0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004af8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004afa:	2300      	movs	r3, #0
 8004afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004afe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b02:	4622      	mov	r2, r4
 8004b04:	462b      	mov	r3, r5
 8004b06:	f04f 0000 	mov.w	r0, #0
 8004b0a:	f04f 0100 	mov.w	r1, #0
 8004b0e:	0159      	lsls	r1, r3, #5
 8004b10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b14:	0150      	lsls	r0, r2, #5
 8004b16:	4602      	mov	r2, r0
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4621      	mov	r1, r4
 8004b1c:	1a51      	subs	r1, r2, r1
 8004b1e:	6139      	str	r1, [r7, #16]
 8004b20:	4629      	mov	r1, r5
 8004b22:	eb63 0301 	sbc.w	r3, r3, r1
 8004b26:	617b      	str	r3, [r7, #20]
 8004b28:	f04f 0200 	mov.w	r2, #0
 8004b2c:	f04f 0300 	mov.w	r3, #0
 8004b30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b34:	4659      	mov	r1, fp
 8004b36:	018b      	lsls	r3, r1, #6
 8004b38:	4651      	mov	r1, sl
 8004b3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b3e:	4651      	mov	r1, sl
 8004b40:	018a      	lsls	r2, r1, #6
 8004b42:	4651      	mov	r1, sl
 8004b44:	ebb2 0801 	subs.w	r8, r2, r1
 8004b48:	4659      	mov	r1, fp
 8004b4a:	eb63 0901 	sbc.w	r9, r3, r1
 8004b4e:	f04f 0200 	mov.w	r2, #0
 8004b52:	f04f 0300 	mov.w	r3, #0
 8004b56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b62:	4690      	mov	r8, r2
 8004b64:	4699      	mov	r9, r3
 8004b66:	4623      	mov	r3, r4
 8004b68:	eb18 0303 	adds.w	r3, r8, r3
 8004b6c:	60bb      	str	r3, [r7, #8]
 8004b6e:	462b      	mov	r3, r5
 8004b70:	eb49 0303 	adc.w	r3, r9, r3
 8004b74:	60fb      	str	r3, [r7, #12]
 8004b76:	f04f 0200 	mov.w	r2, #0
 8004b7a:	f04f 0300 	mov.w	r3, #0
 8004b7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b82:	4629      	mov	r1, r5
 8004b84:	024b      	lsls	r3, r1, #9
 8004b86:	4621      	mov	r1, r4
 8004b88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b8c:	4621      	mov	r1, r4
 8004b8e:	024a      	lsls	r2, r1, #9
 8004b90:	4610      	mov	r0, r2
 8004b92:	4619      	mov	r1, r3
 8004b94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b96:	2200      	movs	r2, #0
 8004b98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ba0:	f7fc f802 	bl	8000ba8 <__aeabi_uldivmod>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	4613      	mov	r3, r2
 8004baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bac:	e058      	b.n	8004c60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bae:	4b38      	ldr	r3, [pc, #224]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	099b      	lsrs	r3, r3, #6
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	4611      	mov	r1, r2
 8004bba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bbe:	623b      	str	r3, [r7, #32]
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004bc8:	4642      	mov	r2, r8
 8004bca:	464b      	mov	r3, r9
 8004bcc:	f04f 0000 	mov.w	r0, #0
 8004bd0:	f04f 0100 	mov.w	r1, #0
 8004bd4:	0159      	lsls	r1, r3, #5
 8004bd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bda:	0150      	lsls	r0, r2, #5
 8004bdc:	4602      	mov	r2, r0
 8004bde:	460b      	mov	r3, r1
 8004be0:	4641      	mov	r1, r8
 8004be2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004be6:	4649      	mov	r1, r9
 8004be8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004bec:	f04f 0200 	mov.w	r2, #0
 8004bf0:	f04f 0300 	mov.w	r3, #0
 8004bf4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004bf8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004bfc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c00:	ebb2 040a 	subs.w	r4, r2, sl
 8004c04:	eb63 050b 	sbc.w	r5, r3, fp
 8004c08:	f04f 0200 	mov.w	r2, #0
 8004c0c:	f04f 0300 	mov.w	r3, #0
 8004c10:	00eb      	lsls	r3, r5, #3
 8004c12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c16:	00e2      	lsls	r2, r4, #3
 8004c18:	4614      	mov	r4, r2
 8004c1a:	461d      	mov	r5, r3
 8004c1c:	4643      	mov	r3, r8
 8004c1e:	18e3      	adds	r3, r4, r3
 8004c20:	603b      	str	r3, [r7, #0]
 8004c22:	464b      	mov	r3, r9
 8004c24:	eb45 0303 	adc.w	r3, r5, r3
 8004c28:	607b      	str	r3, [r7, #4]
 8004c2a:	f04f 0200 	mov.w	r2, #0
 8004c2e:	f04f 0300 	mov.w	r3, #0
 8004c32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c36:	4629      	mov	r1, r5
 8004c38:	028b      	lsls	r3, r1, #10
 8004c3a:	4621      	mov	r1, r4
 8004c3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c40:	4621      	mov	r1, r4
 8004c42:	028a      	lsls	r2, r1, #10
 8004c44:	4610      	mov	r0, r2
 8004c46:	4619      	mov	r1, r3
 8004c48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	61bb      	str	r3, [r7, #24]
 8004c4e:	61fa      	str	r2, [r7, #28]
 8004c50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c54:	f7fb ffa8 	bl	8000ba8 <__aeabi_uldivmod>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c60:	4b0b      	ldr	r3, [pc, #44]	@ (8004c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	0c1b      	lsrs	r3, r3, #16
 8004c66:	f003 0303 	and.w	r3, r3, #3
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	005b      	lsls	r3, r3, #1
 8004c6e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004c70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c7a:	e002      	b.n	8004c82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c7c:	4b05      	ldr	r3, [pc, #20]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3750      	adds	r7, #80	@ 0x50
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c8e:	bf00      	nop
 8004c90:	40023800 	.word	0x40023800
 8004c94:	00f42400 	.word	0x00f42400
 8004c98:	007a1200 	.word	0x007a1200

08004c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ca0:	4b03      	ldr	r3, [pc, #12]	@ (8004cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	20000000 	.word	0x20000000

08004cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cb8:	f7ff fff0 	bl	8004c9c <HAL_RCC_GetHCLKFreq>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	4b05      	ldr	r3, [pc, #20]	@ (8004cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	0a9b      	lsrs	r3, r3, #10
 8004cc4:	f003 0307 	and.w	r3, r3, #7
 8004cc8:	4903      	ldr	r1, [pc, #12]	@ (8004cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cca:	5ccb      	ldrb	r3, [r1, r3]
 8004ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40023800 	.word	0x40023800
 8004cd8:	0800df84 	.word	0x0800df84

08004cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004ce0:	f7ff ffdc 	bl	8004c9c <HAL_RCC_GetHCLKFreq>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	4b05      	ldr	r3, [pc, #20]	@ (8004cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	0b5b      	lsrs	r3, r3, #13
 8004cec:	f003 0307 	and.w	r3, r3, #7
 8004cf0:	4903      	ldr	r1, [pc, #12]	@ (8004d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cf2:	5ccb      	ldrb	r3, [r1, r3]
 8004cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	40023800 	.word	0x40023800
 8004d00:	0800df84 	.word	0x0800df84

08004d04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e03f      	b.n	8004d96 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d106      	bne.n	8004d30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f7fd f990 	bl	8002050 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2224      	movs	r2, #36	@ 0x24
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68da      	ldr	r2, [r3, #12]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 ff57 	bl	8005bfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	691a      	ldr	r2, [r3, #16]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695a      	ldr	r2, [r3, #20]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68da      	ldr	r2, [r3, #12]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
	...

08004da0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b08c      	sub	sp, #48	@ 0x30
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	4613      	mov	r3, r2
 8004dac:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b20      	cmp	r3, #32
 8004db8:	d165      	bne.n	8004e86 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d002      	beq.n	8004dc6 <HAL_UART_Transmit_DMA+0x26>
 8004dc0:	88fb      	ldrh	r3, [r7, #6]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e05e      	b.n	8004e88 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d101      	bne.n	8004dd8 <HAL_UART_Transmit_DMA+0x38>
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	e057      	b.n	8004e88 <HAL_UART_Transmit_DMA+0xe8>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	88fa      	ldrh	r2, [r7, #6]
 8004dea:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	88fa      	ldrh	r2, [r7, #6]
 8004df0:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2221      	movs	r2, #33	@ 0x21
 8004dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e04:	4a22      	ldr	r2, [pc, #136]	@ (8004e90 <HAL_UART_Transmit_DMA+0xf0>)
 8004e06:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e0c:	4a21      	ldr	r2, [pc, #132]	@ (8004e94 <HAL_UART_Transmit_DMA+0xf4>)
 8004e0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e14:	4a20      	ldr	r2, [pc, #128]	@ (8004e98 <HAL_UART_Transmit_DMA+0xf8>)
 8004e16:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004e20:	f107 0308 	add.w	r3, r7, #8
 8004e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e2c:	6819      	ldr	r1, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	3304      	adds	r3, #4
 8004e34:	461a      	mov	r2, r3
 8004e36:	88fb      	ldrh	r3, [r7, #6]
 8004e38:	f7fd fd96 	bl	8002968 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e44:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	3314      	adds	r3, #20
 8004e54:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	e853 3f00 	ldrex	r3, [r3]
 8004e5c:	617b      	str	r3, [r7, #20]
   return(result);
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	3314      	adds	r3, #20
 8004e6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e6e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004e70:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e72:	6a39      	ldr	r1, [r7, #32]
 8004e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e76:	e841 2300 	strex	r3, r2, [r1]
 8004e7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1e5      	bne.n	8004e4e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8004e82:	2300      	movs	r3, #0
 8004e84:	e000      	b.n	8004e88 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8004e86:	2302      	movs	r3, #2
  }
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3730      	adds	r7, #48	@ 0x30
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	08005495 	.word	0x08005495
 8004e94:	0800552f 	.word	0x0800552f
 8004e98:	080056a7 	.word	0x080056a7

08004e9c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b20      	cmp	r3, #32
 8004eb4:	d11d      	bne.n	8004ef2 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d002      	beq.n	8004ec2 <HAL_UART_Receive_DMA+0x26>
 8004ebc:	88fb      	ldrh	r3, [r7, #6]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e016      	b.n	8004ef4 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d101      	bne.n	8004ed4 <HAL_UART_Receive_DMA+0x38>
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	e00f      	b.n	8004ef4 <HAL_UART_Receive_DMA+0x58>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004ee2:	88fb      	ldrh	r3, [r7, #6]
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	68b9      	ldr	r1, [r7, #8]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 fc27 	bl	800573c <UART_Start_Receive_DMA>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	e000      	b.n	8004ef4 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004ef2:	2302      	movs	r3, #2
  }
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3710      	adds	r7, #16
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b0ba      	sub	sp, #232	@ 0xe8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f22:	2300      	movs	r3, #0
 8004f24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f32:	f003 030f 	and.w	r3, r3, #15
 8004f36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10f      	bne.n	8004f62 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f46:	f003 0320 	and.w	r3, r3, #32
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d009      	beq.n	8004f62 <HAL_UART_IRQHandler+0x66>
 8004f4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f52:	f003 0320 	and.w	r3, r3, #32
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 fd93 	bl	8005a86 <UART_Receive_IT>
      return;
 8004f60:	e256      	b.n	8005410 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	f000 80de 	beq.w	8005128 <HAL_UART_IRQHandler+0x22c>
 8004f6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d106      	bne.n	8004f86 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f7c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f000 80d1 	beq.w	8005128 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00b      	beq.n	8004faa <HAL_UART_IRQHandler+0xae>
 8004f92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d005      	beq.n	8004faa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa2:	f043 0201 	orr.w	r2, r3, #1
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fae:	f003 0304 	and.w	r3, r3, #4
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d00b      	beq.n	8004fce <HAL_UART_IRQHandler+0xd2>
 8004fb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fba:	f003 0301 	and.w	r3, r3, #1
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d005      	beq.n	8004fce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	f043 0202 	orr.w	r2, r3, #2
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00b      	beq.n	8004ff2 <HAL_UART_IRQHandler+0xf6>
 8004fda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d005      	beq.n	8004ff2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fea:	f043 0204 	orr.w	r2, r3, #4
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ff6:	f003 0308 	and.w	r3, r3, #8
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d011      	beq.n	8005022 <HAL_UART_IRQHandler+0x126>
 8004ffe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005002:	f003 0320 	and.w	r3, r3, #32
 8005006:	2b00      	cmp	r3, #0
 8005008:	d105      	bne.n	8005016 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800500a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800500e:	f003 0301 	and.w	r3, r3, #1
 8005012:	2b00      	cmp	r3, #0
 8005014:	d005      	beq.n	8005022 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501a:	f043 0208 	orr.w	r2, r3, #8
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005026:	2b00      	cmp	r3, #0
 8005028:	f000 81ed 	beq.w	8005406 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800502c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005030:	f003 0320 	and.w	r3, r3, #32
 8005034:	2b00      	cmp	r3, #0
 8005036:	d008      	beq.n	800504a <HAL_UART_IRQHandler+0x14e>
 8005038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800503c:	f003 0320 	and.w	r3, r3, #32
 8005040:	2b00      	cmp	r3, #0
 8005042:	d002      	beq.n	800504a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f000 fd1e 	bl	8005a86 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005054:	2b40      	cmp	r3, #64	@ 0x40
 8005056:	bf0c      	ite	eq
 8005058:	2301      	moveq	r3, #1
 800505a:	2300      	movne	r3, #0
 800505c:	b2db      	uxtb	r3, r3
 800505e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005066:	f003 0308 	and.w	r3, r3, #8
 800506a:	2b00      	cmp	r3, #0
 800506c:	d103      	bne.n	8005076 <HAL_UART_IRQHandler+0x17a>
 800506e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005072:	2b00      	cmp	r3, #0
 8005074:	d04f      	beq.n	8005116 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 fc26 	bl	80058c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005086:	2b40      	cmp	r3, #64	@ 0x40
 8005088:	d141      	bne.n	800510e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	3314      	adds	r3, #20
 8005090:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005094:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005098:	e853 3f00 	ldrex	r3, [r3]
 800509c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	3314      	adds	r3, #20
 80050b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80050b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80050ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80050c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80050c6:	e841 2300 	strex	r3, r2, [r1]
 80050ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80050ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1d9      	bne.n	800508a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d013      	beq.n	8005106 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e2:	4a7d      	ldr	r2, [pc, #500]	@ (80052d8 <HAL_UART_IRQHandler+0x3dc>)
 80050e4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7fd fd04 	bl	8002af8 <HAL_DMA_Abort_IT>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d016      	beq.n	8005124 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005100:	4610      	mov	r0, r2
 8005102:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005104:	e00e      	b.n	8005124 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 f990 	bl	800542c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800510c:	e00a      	b.n	8005124 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 f98c 	bl	800542c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005114:	e006      	b.n	8005124 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f988 	bl	800542c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8005122:	e170      	b.n	8005406 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005124:	bf00      	nop
    return;
 8005126:	e16e      	b.n	8005406 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800512c:	2b01      	cmp	r3, #1
 800512e:	f040 814a 	bne.w	80053c6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005136:	f003 0310 	and.w	r3, r3, #16
 800513a:	2b00      	cmp	r3, #0
 800513c:	f000 8143 	beq.w	80053c6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005144:	f003 0310 	and.w	r3, r3, #16
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 813c 	beq.w	80053c6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800514e:	2300      	movs	r3, #0
 8005150:	60bb      	str	r3, [r7, #8]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	60bb      	str	r3, [r7, #8]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	60bb      	str	r3, [r7, #8]
 8005162:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	695b      	ldr	r3, [r3, #20]
 800516a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516e:	2b40      	cmp	r3, #64	@ 0x40
 8005170:	f040 80b4 	bne.w	80052dc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005180:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 8140 	beq.w	800540a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800518e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005192:	429a      	cmp	r2, r3
 8005194:	f080 8139 	bcs.w	800540a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800519e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a4:	69db      	ldr	r3, [r3, #28]
 80051a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051aa:	f000 8088 	beq.w	80052be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	330c      	adds	r3, #12
 80051b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051bc:	e853 3f00 	ldrex	r3, [r3]
 80051c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80051c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80051c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	330c      	adds	r3, #12
 80051d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80051da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80051de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80051e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80051ea:	e841 2300 	strex	r3, r2, [r1]
 80051ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80051f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1d9      	bne.n	80051ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	3314      	adds	r3, #20
 8005200:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005202:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005204:	e853 3f00 	ldrex	r3, [r3]
 8005208:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800520a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800520c:	f023 0301 	bic.w	r3, r3, #1
 8005210:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	3314      	adds	r3, #20
 800521a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800521e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005222:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005224:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005226:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800522a:	e841 2300 	strex	r3, r2, [r1]
 800522e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005230:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1e1      	bne.n	80051fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	3314      	adds	r3, #20
 800523c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005240:	e853 3f00 	ldrex	r3, [r3]
 8005244:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005246:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005248:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800524c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	3314      	adds	r3, #20
 8005256:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800525a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800525c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005260:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005262:	e841 2300 	strex	r3, r2, [r1]
 8005266:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005268:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1e3      	bne.n	8005236 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2220      	movs	r2, #32
 8005272:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	330c      	adds	r3, #12
 8005282:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005284:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005286:	e853 3f00 	ldrex	r3, [r3]
 800528a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800528c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800528e:	f023 0310 	bic.w	r3, r3, #16
 8005292:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	330c      	adds	r3, #12
 800529c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052a0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052a2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052a8:	e841 2300 	strex	r3, r2, [r1]
 80052ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d1e3      	bne.n	800527c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b8:	4618      	mov	r0, r3
 80052ba:	f7fd fbad 	bl	8002a18 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	4619      	mov	r1, r3
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f8b6 	bl	8005440 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052d4:	e099      	b.n	800540a <HAL_UART_IRQHandler+0x50e>
 80052d6:	bf00      	nop
 80052d8:	0800598f 	.word	0x0800598f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f000 808b 	beq.w	800540e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80052f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 8086 	beq.w	800540e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	330c      	adds	r3, #12
 8005308:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530c:	e853 3f00 	ldrex	r3, [r3]
 8005310:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005314:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005318:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	330c      	adds	r3, #12
 8005322:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005326:	647a      	str	r2, [r7, #68]	@ 0x44
 8005328:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800532a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800532c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800532e:	e841 2300 	strex	r3, r2, [r1]
 8005332:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005334:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1e3      	bne.n	8005302 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	3314      	adds	r3, #20
 8005340:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	e853 3f00 	ldrex	r3, [r3]
 8005348:	623b      	str	r3, [r7, #32]
   return(result);
 800534a:	6a3b      	ldr	r3, [r7, #32]
 800534c:	f023 0301 	bic.w	r3, r3, #1
 8005350:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	3314      	adds	r3, #20
 800535a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800535e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005360:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005362:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005366:	e841 2300 	strex	r3, r2, [r1]
 800536a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800536c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1e3      	bne.n	800533a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	330c      	adds	r3, #12
 8005386:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	e853 3f00 	ldrex	r3, [r3]
 800538e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f023 0310 	bic.w	r3, r3, #16
 8005396:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	330c      	adds	r3, #12
 80053a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80053a4:	61fa      	str	r2, [r7, #28]
 80053a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a8:	69b9      	ldr	r1, [r7, #24]
 80053aa:	69fa      	ldr	r2, [r7, #28]
 80053ac:	e841 2300 	strex	r3, r2, [r1]
 80053b0:	617b      	str	r3, [r7, #20]
   return(result);
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1e3      	bne.n	8005380 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053bc:	4619      	mov	r1, r3
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f83e 	bl	8005440 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80053c4:	e023      	b.n	800540e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d009      	beq.n	80053e6 <HAL_UART_IRQHandler+0x4ea>
 80053d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d003      	beq.n	80053e6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 fae9 	bl	80059b6 <UART_Transmit_IT>
    return;
 80053e4:	e014      	b.n	8005410 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80053e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00e      	beq.n	8005410 <HAL_UART_IRQHandler+0x514>
 80053f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d008      	beq.n	8005410 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 fb29 	bl	8005a56 <UART_EndTransmit_IT>
    return;
 8005404:	e004      	b.n	8005410 <HAL_UART_IRQHandler+0x514>
    return;
 8005406:	bf00      	nop
 8005408:	e002      	b.n	8005410 <HAL_UART_IRQHandler+0x514>
      return;
 800540a:	bf00      	nop
 800540c:	e000      	b.n	8005410 <HAL_UART_IRQHandler+0x514>
      return;
 800540e:	bf00      	nop
  }
}
 8005410:	37e8      	adds	r7, #232	@ 0xe8
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop

08005418 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005420:	bf00      	nop
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005434:	bf00      	nop
 8005436:	370c      	adds	r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	460b      	mov	r3, r1
 800544a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8005460:	2300      	movs	r3, #0
 8005462:	60fb      	str	r3, [r7, #12]
 8005464:	2300      	movs	r3, #0
 8005466:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800546e:	b2db      	uxtb	r3, r3
 8005470:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005478:	b2db      	uxtb	r3, r3
 800547a:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	b2da      	uxtb	r2, r3
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	b2db      	uxtb	r3, r3
 8005484:	4313      	orrs	r3, r2
 8005486:	b2db      	uxtb	r3, r3
}
 8005488:	4618      	mov	r0, r3
 800548a:	3714      	adds	r7, #20
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b090      	sub	sp, #64	@ 0x40
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d137      	bne.n	8005520 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80054b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054b2:	2200      	movs	r2, #0
 80054b4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80054b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	3314      	adds	r3, #20
 80054bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c0:	e853 3f00 	ldrex	r3, [r3]
 80054c4:	623b      	str	r3, [r7, #32]
   return(result);
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	3314      	adds	r3, #20
 80054d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80054d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80054d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054de:	e841 2300 	strex	r3, r2, [r1]
 80054e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80054e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1e5      	bne.n	80054b6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80054ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	330c      	adds	r3, #12
 80054f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	e853 3f00 	ldrex	r3, [r3]
 80054f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005500:	637b      	str	r3, [r7, #52]	@ 0x34
 8005502:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	330c      	adds	r3, #12
 8005508:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800550a:	61fa      	str	r2, [r7, #28]
 800550c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550e:	69b9      	ldr	r1, [r7, #24]
 8005510:	69fa      	ldr	r2, [r7, #28]
 8005512:	e841 2300 	strex	r3, r2, [r1]
 8005516:	617b      	str	r3, [r7, #20]
   return(result);
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1e5      	bne.n	80054ea <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800551e:	e002      	b.n	8005526 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005520:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005522:	f7fc ff9d 	bl	8002460 <HAL_UART_TxCpltCallback>
}
 8005526:	bf00      	nop
 8005528:	3740      	adds	r7, #64	@ 0x40
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}

0800552e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b084      	sub	sp, #16
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800553c:	68f8      	ldr	r0, [r7, #12]
 800553e:	f7ff ff6b 	bl	8005418 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005542:	bf00      	nop
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800554a:	b580      	push	{r7, lr}
 800554c:	b09c      	sub	sp, #112	@ 0x70
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005556:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005562:	2b00      	cmp	r3, #0
 8005564:	d172      	bne.n	800564c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005566:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005568:	2200      	movs	r2, #0
 800556a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800556c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	330c      	adds	r3, #12
 8005572:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005576:	e853 3f00 	ldrex	r3, [r3]
 800557a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800557c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800557e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005582:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005584:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800558c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800558e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005590:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005592:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800559a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e5      	bne.n	800556c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	3314      	adds	r3, #20
 80055a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055aa:	e853 3f00 	ldrex	r3, [r3]
 80055ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055b2:	f023 0301 	bic.w	r3, r3, #1
 80055b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80055b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3314      	adds	r3, #20
 80055be:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80055c0:	647a      	str	r2, [r7, #68]	@ 0x44
 80055c2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055c8:	e841 2300 	strex	r3, r2, [r1]
 80055cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1e5      	bne.n	80055a0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	3314      	adds	r3, #20
 80055da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055de:	e853 3f00 	ldrex	r3, [r3]
 80055e2:	623b      	str	r3, [r7, #32]
   return(result);
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80055ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	3314      	adds	r3, #20
 80055f2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80055f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80055f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055fc:	e841 2300 	strex	r3, r2, [r1]
 8005600:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1e5      	bne.n	80055d4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800560a:	2220      	movs	r2, #32
 800560c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005610:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005614:	2b01      	cmp	r3, #1
 8005616:	d119      	bne.n	800564c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005618:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	330c      	adds	r3, #12
 800561e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	e853 3f00 	ldrex	r3, [r3]
 8005626:	60fb      	str	r3, [r7, #12]
   return(result);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f023 0310 	bic.w	r3, r3, #16
 800562e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005630:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	330c      	adds	r3, #12
 8005636:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005638:	61fa      	str	r2, [r7, #28]
 800563a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563c:	69b9      	ldr	r1, [r7, #24]
 800563e:	69fa      	ldr	r2, [r7, #28]
 8005640:	e841 2300 	strex	r3, r2, [r1]
 8005644:	617b      	str	r3, [r7, #20]
   return(result);
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1e5      	bne.n	8005618 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800564c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800564e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005650:	2b01      	cmp	r3, #1
 8005652:	d106      	bne.n	8005662 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005654:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005656:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005658:	4619      	mov	r1, r3
 800565a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800565c:	f7ff fef0 	bl	8005440 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005660:	e002      	b.n	8005668 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005662:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005664:	f7fc fe24 	bl	80022b0 <HAL_UART_RxCpltCallback>
}
 8005668:	bf00      	nop
 800566a:	3770      	adds	r7, #112	@ 0x70
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005682:	2b01      	cmp	r3, #1
 8005684:	d108      	bne.n	8005698 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800568a:	085b      	lsrs	r3, r3, #1
 800568c:	b29b      	uxth	r3, r3
 800568e:	4619      	mov	r1, r3
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f7ff fed5 	bl	8005440 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005696:	e002      	b.n	800569e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005698:	68f8      	ldr	r0, [r7, #12]
 800569a:	f7fc fe39 	bl	8002310 <HAL_UART_RxHalfCpltCallback>
}
 800569e:	bf00      	nop
 80056a0:	3710      	adds	r7, #16
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b084      	sub	sp, #16
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	695b      	ldr	r3, [r3, #20]
 80056be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c2:	2b80      	cmp	r3, #128	@ 0x80
 80056c4:	bf0c      	ite	eq
 80056c6:	2301      	moveq	r3, #1
 80056c8:	2300      	movne	r3, #0
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b21      	cmp	r3, #33	@ 0x21
 80056d8:	d108      	bne.n	80056ec <UART_DMAError+0x46>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d005      	beq.n	80056ec <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	2200      	movs	r2, #0
 80056e4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80056e6:	68b8      	ldr	r0, [r7, #8]
 80056e8:	f000 f8c6 	bl	8005878 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f6:	2b40      	cmp	r3, #64	@ 0x40
 80056f8:	bf0c      	ite	eq
 80056fa:	2301      	moveq	r3, #1
 80056fc:	2300      	movne	r3, #0
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005708:	b2db      	uxtb	r3, r3
 800570a:	2b22      	cmp	r3, #34	@ 0x22
 800570c:	d108      	bne.n	8005720 <UART_DMAError+0x7a>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d005      	beq.n	8005720 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	2200      	movs	r2, #0
 8005718:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800571a:	68b8      	ldr	r0, [r7, #8]
 800571c:	f000 f8d4 	bl	80058c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005724:	f043 0210 	orr.w	r2, r3, #16
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800572c:	68b8      	ldr	r0, [r7, #8]
 800572e:	f7ff fe7d 	bl	800542c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005732:	bf00      	nop
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
	...

0800573c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b098      	sub	sp, #96	@ 0x60
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	4613      	mov	r3, r2
 8005748:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	88fa      	ldrh	r2, [r7, #6]
 8005754:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2222      	movs	r2, #34	@ 0x22
 8005760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005768:	4a40      	ldr	r2, [pc, #256]	@ (800586c <UART_Start_Receive_DMA+0x130>)
 800576a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005770:	4a3f      	ldr	r2, [pc, #252]	@ (8005870 <UART_Start_Receive_DMA+0x134>)
 8005772:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005778:	4a3e      	ldr	r2, [pc, #248]	@ (8005874 <UART_Start_Receive_DMA+0x138>)
 800577a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005780:	2200      	movs	r2, #0
 8005782:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005784:	f107 0308 	add.w	r3, r7, #8
 8005788:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3304      	adds	r3, #4
 8005794:	4619      	mov	r1, r3
 8005796:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	88fb      	ldrh	r3, [r7, #6]
 800579c:	f7fd f8e4 	bl	8002968 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80057a0:	2300      	movs	r3, #0
 80057a2:	613b      	str	r3, [r7, #16]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	613b      	str	r3, [r7, #16]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	613b      	str	r3, [r7, #16]
 80057b4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d019      	beq.n	80057fa <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	330c      	adds	r3, #12
 80057cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057d0:	e853 3f00 	ldrex	r3, [r3]
 80057d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	330c      	adds	r3, #12
 80057e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057e6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80057e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ea:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80057ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057ee:	e841 2300 	strex	r3, r2, [r1]
 80057f2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80057f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1e5      	bne.n	80057c6 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	3314      	adds	r3, #20
 8005800:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005804:	e853 3f00 	ldrex	r3, [r3]
 8005808:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800580a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580c:	f043 0301 	orr.w	r3, r3, #1
 8005810:	657b      	str	r3, [r7, #84]	@ 0x54
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3314      	adds	r3, #20
 8005818:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800581a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800581c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800581e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005820:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005822:	e841 2300 	strex	r3, r2, [r1]
 8005826:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1e5      	bne.n	80057fa <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	3314      	adds	r3, #20
 8005834:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	e853 3f00 	ldrex	r3, [r3]
 800583c:	617b      	str	r3, [r7, #20]
   return(result);
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005844:	653b      	str	r3, [r7, #80]	@ 0x50
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	3314      	adds	r3, #20
 800584c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800584e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005850:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005852:	6a39      	ldr	r1, [r7, #32]
 8005854:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005856:	e841 2300 	strex	r3, r2, [r1]
 800585a:	61fb      	str	r3, [r7, #28]
   return(result);
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1e5      	bne.n	800582e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3760      	adds	r7, #96	@ 0x60
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}
 800586c:	0800554b 	.word	0x0800554b
 8005870:	08005671 	.word	0x08005671
 8005874:	080056a7 	.word	0x080056a7

08005878 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005878:	b480      	push	{r7}
 800587a:	b089      	sub	sp, #36	@ 0x24
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	330c      	adds	r3, #12
 8005886:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	e853 3f00 	ldrex	r3, [r3]
 800588e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005896:	61fb      	str	r3, [r7, #28]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	330c      	adds	r3, #12
 800589e:	69fa      	ldr	r2, [r7, #28]
 80058a0:	61ba      	str	r2, [r7, #24]
 80058a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	6979      	ldr	r1, [r7, #20]
 80058a6:	69ba      	ldr	r2, [r7, #24]
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	613b      	str	r3, [r7, #16]
   return(result);
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e5      	bne.n	8005880 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2220      	movs	r2, #32
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80058bc:	bf00      	nop
 80058be:	3724      	adds	r7, #36	@ 0x24
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b095      	sub	sp, #84	@ 0x54
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	330c      	adds	r3, #12
 80058d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058da:	e853 3f00 	ldrex	r3, [r3]
 80058de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	330c      	adds	r3, #12
 80058ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80058f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80058f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058f8:	e841 2300 	strex	r3, r2, [r1]
 80058fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1e5      	bne.n	80058d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	3314      	adds	r3, #20
 800590a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590c:	6a3b      	ldr	r3, [r7, #32]
 800590e:	e853 3f00 	ldrex	r3, [r3]
 8005912:	61fb      	str	r3, [r7, #28]
   return(result);
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	f023 0301 	bic.w	r3, r3, #1
 800591a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3314      	adds	r3, #20
 8005922:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005924:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005926:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005928:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800592a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800592c:	e841 2300 	strex	r3, r2, [r1]
 8005930:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1e5      	bne.n	8005904 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800593c:	2b01      	cmp	r3, #1
 800593e:	d119      	bne.n	8005974 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	330c      	adds	r3, #12
 8005946:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	e853 3f00 	ldrex	r3, [r3]
 800594e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f023 0310 	bic.w	r3, r3, #16
 8005956:	647b      	str	r3, [r7, #68]	@ 0x44
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	330c      	adds	r3, #12
 800595e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005960:	61ba      	str	r2, [r7, #24]
 8005962:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005964:	6979      	ldr	r1, [r7, #20]
 8005966:	69ba      	ldr	r2, [r7, #24]
 8005968:	e841 2300 	strex	r3, r2, [r1]
 800596c:	613b      	str	r3, [r7, #16]
   return(result);
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1e5      	bne.n	8005940 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2220      	movs	r2, #32
 8005978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005982:	bf00      	nop
 8005984:	3754      	adds	r7, #84	@ 0x54
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr

0800598e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800598e:	b580      	push	{r7, lr}
 8005990:	b084      	sub	sp, #16
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f7ff fd3f 	bl	800542c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059ae:	bf00      	nop
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80059b6:	b480      	push	{r7}
 80059b8:	b085      	sub	sp, #20
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	2b21      	cmp	r3, #33	@ 0x21
 80059c8:	d13e      	bne.n	8005a48 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059d2:	d114      	bne.n	80059fe <UART_Transmit_IT+0x48>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d110      	bne.n	80059fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a1b      	ldr	r3, [r3, #32]
 80059e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	881b      	ldrh	r3, [r3, #0]
 80059e6:	461a      	mov	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	1c9a      	adds	r2, r3, #2
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	621a      	str	r2, [r3, #32]
 80059fc:	e008      	b.n	8005a10 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a1b      	ldr	r3, [r3, #32]
 8005a02:	1c59      	adds	r1, r3, #1
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	6211      	str	r1, [r2, #32]
 8005a08:	781a      	ldrb	r2, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	3b01      	subs	r3, #1
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10f      	bne.n	8005a44 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a32:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	68da      	ldr	r2, [r3, #12]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a42:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a44:	2300      	movs	r3, #0
 8005a46:	e000      	b.n	8005a4a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a48:	2302      	movs	r3, #2
  }
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b082      	sub	sp, #8
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68da      	ldr	r2, [r3, #12]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a6c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2220      	movs	r2, #32
 8005a72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7fc fcf2 	bl	8002460 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3708      	adds	r7, #8
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}

08005a86 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a86:	b580      	push	{r7, lr}
 8005a88:	b08c      	sub	sp, #48	@ 0x30
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	2b22      	cmp	r3, #34	@ 0x22
 8005a98:	f040 80ab 	bne.w	8005bf2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aa4:	d117      	bne.n	8005ad6 <UART_Receive_IT+0x50>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d113      	bne.n	8005ad6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ac4:	b29a      	uxth	r2, r3
 8005ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ace:	1c9a      	adds	r2, r3, #2
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ad4:	e026      	b.n	8005b24 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005adc:	2300      	movs	r3, #0
 8005ade:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ae8:	d007      	beq.n	8005afa <UART_Receive_IT+0x74>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d10a      	bne.n	8005b08 <UART_Receive_IT+0x82>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d106      	bne.n	8005b08 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	b2da      	uxtb	r2, r3
 8005b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b04:	701a      	strb	r2, [r3, #0]
 8005b06:	e008      	b.n	8005b1a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b14:	b2da      	uxtb	r2, r3
 8005b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b18:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1e:	1c5a      	adds	r2, r3, #1
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	4619      	mov	r1, r3
 8005b32:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d15a      	bne.n	8005bee <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68da      	ldr	r2, [r3, #12]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f022 0220 	bic.w	r2, r2, #32
 8005b46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68da      	ldr	r2, [r3, #12]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	695a      	ldr	r2, [r3, #20]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f022 0201 	bic.w	r2, r2, #1
 8005b66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2220      	movs	r2, #32
 8005b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d135      	bne.n	8005be4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	330c      	adds	r3, #12
 8005b84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f023 0310 	bic.w	r3, r3, #16
 8005b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	330c      	adds	r3, #12
 8005b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b9e:	623a      	str	r2, [r7, #32]
 8005ba0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba2:	69f9      	ldr	r1, [r7, #28]
 8005ba4:	6a3a      	ldr	r2, [r7, #32]
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bac:	69bb      	ldr	r3, [r7, #24]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e5      	bne.n	8005b7e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0310 	and.w	r3, r3, #16
 8005bbc:	2b10      	cmp	r3, #16
 8005bbe:	d10a      	bne.n	8005bd6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	60fb      	str	r3, [r7, #12]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	60fb      	str	r3, [r7, #12]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005bda:	4619      	mov	r1, r3
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f7ff fc2f 	bl	8005440 <HAL_UARTEx_RxEventCallback>
 8005be2:	e002      	b.n	8005bea <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f7fc fb63 	bl	80022b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	e002      	b.n	8005bf4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	e000      	b.n	8005bf4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005bf2:	2302      	movs	r3, #2
  }
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3730      	adds	r7, #48	@ 0x30
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c00:	b0c0      	sub	sp, #256	@ 0x100
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c18:	68d9      	ldr	r1, [r3, #12]
 8005c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	ea40 0301 	orr.w	r3, r0, r1
 8005c24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c2a:	689a      	ldr	r2, [r3, #8]
 8005c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	431a      	orrs	r2, r3
 8005c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	431a      	orrs	r2, r3
 8005c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c40:	69db      	ldr	r3, [r3, #28]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005c54:	f021 010c 	bic.w	r1, r1, #12
 8005c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c62:	430b      	orrs	r3, r1
 8005c64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c76:	6999      	ldr	r1, [r3, #24]
 8005c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	ea40 0301 	orr.w	r3, r0, r1
 8005c82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	4b8f      	ldr	r3, [pc, #572]	@ (8005ec8 <UART_SetConfig+0x2cc>)
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d005      	beq.n	8005c9c <UART_SetConfig+0xa0>
 8005c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	4b8d      	ldr	r3, [pc, #564]	@ (8005ecc <UART_SetConfig+0x2d0>)
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d104      	bne.n	8005ca6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c9c:	f7ff f81e 	bl	8004cdc <HAL_RCC_GetPCLK2Freq>
 8005ca0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ca4:	e003      	b.n	8005cae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ca6:	f7ff f805 	bl	8004cb4 <HAL_RCC_GetPCLK1Freq>
 8005caa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cb8:	f040 810c 	bne.w	8005ed4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005cc6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005cca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005cce:	4622      	mov	r2, r4
 8005cd0:	462b      	mov	r3, r5
 8005cd2:	1891      	adds	r1, r2, r2
 8005cd4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005cd6:	415b      	adcs	r3, r3
 8005cd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005cde:	4621      	mov	r1, r4
 8005ce0:	eb12 0801 	adds.w	r8, r2, r1
 8005ce4:	4629      	mov	r1, r5
 8005ce6:	eb43 0901 	adc.w	r9, r3, r1
 8005cea:	f04f 0200 	mov.w	r2, #0
 8005cee:	f04f 0300 	mov.w	r3, #0
 8005cf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005cf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005cfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005cfe:	4690      	mov	r8, r2
 8005d00:	4699      	mov	r9, r3
 8005d02:	4623      	mov	r3, r4
 8005d04:	eb18 0303 	adds.w	r3, r8, r3
 8005d08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005d0c:	462b      	mov	r3, r5
 8005d0e:	eb49 0303 	adc.w	r3, r9, r3
 8005d12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d22:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005d26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	18db      	adds	r3, r3, r3
 8005d2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d30:	4613      	mov	r3, r2
 8005d32:	eb42 0303 	adc.w	r3, r2, r3
 8005d36:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005d3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005d40:	f7fa ff32 	bl	8000ba8 <__aeabi_uldivmod>
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
 8005d48:	4b61      	ldr	r3, [pc, #388]	@ (8005ed0 <UART_SetConfig+0x2d4>)
 8005d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d4e:	095b      	lsrs	r3, r3, #5
 8005d50:	011c      	lsls	r4, r3, #4
 8005d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d5c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005d60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005d64:	4642      	mov	r2, r8
 8005d66:	464b      	mov	r3, r9
 8005d68:	1891      	adds	r1, r2, r2
 8005d6a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005d6c:	415b      	adcs	r3, r3
 8005d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d74:	4641      	mov	r1, r8
 8005d76:	eb12 0a01 	adds.w	sl, r2, r1
 8005d7a:	4649      	mov	r1, r9
 8005d7c:	eb43 0b01 	adc.w	fp, r3, r1
 8005d80:	f04f 0200 	mov.w	r2, #0
 8005d84:	f04f 0300 	mov.w	r3, #0
 8005d88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d94:	4692      	mov	sl, r2
 8005d96:	469b      	mov	fp, r3
 8005d98:	4643      	mov	r3, r8
 8005d9a:	eb1a 0303 	adds.w	r3, sl, r3
 8005d9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005da2:	464b      	mov	r3, r9
 8005da4:	eb4b 0303 	adc.w	r3, fp, r3
 8005da8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005db8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005dbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	18db      	adds	r3, r3, r3
 8005dc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	eb42 0303 	adc.w	r3, r2, r3
 8005dcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005dd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005dd6:	f7fa fee7 	bl	8000ba8 <__aeabi_uldivmod>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	4611      	mov	r1, r2
 8005de0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ed0 <UART_SetConfig+0x2d4>)
 8005de2:	fba3 2301 	umull	r2, r3, r3, r1
 8005de6:	095b      	lsrs	r3, r3, #5
 8005de8:	2264      	movs	r2, #100	@ 0x64
 8005dea:	fb02 f303 	mul.w	r3, r2, r3
 8005dee:	1acb      	subs	r3, r1, r3
 8005df0:	00db      	lsls	r3, r3, #3
 8005df2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005df6:	4b36      	ldr	r3, [pc, #216]	@ (8005ed0 <UART_SetConfig+0x2d4>)
 8005df8:	fba3 2302 	umull	r2, r3, r3, r2
 8005dfc:	095b      	lsrs	r3, r3, #5
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005e04:	441c      	add	r4, r3
 8005e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e10:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005e14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005e18:	4642      	mov	r2, r8
 8005e1a:	464b      	mov	r3, r9
 8005e1c:	1891      	adds	r1, r2, r2
 8005e1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005e20:	415b      	adcs	r3, r3
 8005e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005e28:	4641      	mov	r1, r8
 8005e2a:	1851      	adds	r1, r2, r1
 8005e2c:	6339      	str	r1, [r7, #48]	@ 0x30
 8005e2e:	4649      	mov	r1, r9
 8005e30:	414b      	adcs	r3, r1
 8005e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e34:	f04f 0200 	mov.w	r2, #0
 8005e38:	f04f 0300 	mov.w	r3, #0
 8005e3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005e40:	4659      	mov	r1, fp
 8005e42:	00cb      	lsls	r3, r1, #3
 8005e44:	4651      	mov	r1, sl
 8005e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e4a:	4651      	mov	r1, sl
 8005e4c:	00ca      	lsls	r2, r1, #3
 8005e4e:	4610      	mov	r0, r2
 8005e50:	4619      	mov	r1, r3
 8005e52:	4603      	mov	r3, r0
 8005e54:	4642      	mov	r2, r8
 8005e56:	189b      	adds	r3, r3, r2
 8005e58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e5c:	464b      	mov	r3, r9
 8005e5e:	460a      	mov	r2, r1
 8005e60:	eb42 0303 	adc.w	r3, r2, r3
 8005e64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	18db      	adds	r3, r3, r3
 8005e80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e82:	4613      	mov	r3, r2
 8005e84:	eb42 0303 	adc.w	r3, r2, r3
 8005e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e92:	f7fa fe89 	bl	8000ba8 <__aeabi_uldivmod>
 8005e96:	4602      	mov	r2, r0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed0 <UART_SetConfig+0x2d4>)
 8005e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8005ea0:	095b      	lsrs	r3, r3, #5
 8005ea2:	2164      	movs	r1, #100	@ 0x64
 8005ea4:	fb01 f303 	mul.w	r3, r1, r3
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	00db      	lsls	r3, r3, #3
 8005eac:	3332      	adds	r3, #50	@ 0x32
 8005eae:	4a08      	ldr	r2, [pc, #32]	@ (8005ed0 <UART_SetConfig+0x2d4>)
 8005eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb4:	095b      	lsrs	r3, r3, #5
 8005eb6:	f003 0207 	and.w	r2, r3, #7
 8005eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4422      	add	r2, r4
 8005ec2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ec4:	e106      	b.n	80060d4 <UART_SetConfig+0x4d8>
 8005ec6:	bf00      	nop
 8005ec8:	40011000 	.word	0x40011000
 8005ecc:	40011400 	.word	0x40011400
 8005ed0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ede:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005ee2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005ee6:	4642      	mov	r2, r8
 8005ee8:	464b      	mov	r3, r9
 8005eea:	1891      	adds	r1, r2, r2
 8005eec:	6239      	str	r1, [r7, #32]
 8005eee:	415b      	adcs	r3, r3
 8005ef0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ef2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ef6:	4641      	mov	r1, r8
 8005ef8:	1854      	adds	r4, r2, r1
 8005efa:	4649      	mov	r1, r9
 8005efc:	eb43 0501 	adc.w	r5, r3, r1
 8005f00:	f04f 0200 	mov.w	r2, #0
 8005f04:	f04f 0300 	mov.w	r3, #0
 8005f08:	00eb      	lsls	r3, r5, #3
 8005f0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f0e:	00e2      	lsls	r2, r4, #3
 8005f10:	4614      	mov	r4, r2
 8005f12:	461d      	mov	r5, r3
 8005f14:	4643      	mov	r3, r8
 8005f16:	18e3      	adds	r3, r4, r3
 8005f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f1c:	464b      	mov	r3, r9
 8005f1e:	eb45 0303 	adc.w	r3, r5, r3
 8005f22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005f36:	f04f 0200 	mov.w	r2, #0
 8005f3a:	f04f 0300 	mov.w	r3, #0
 8005f3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005f42:	4629      	mov	r1, r5
 8005f44:	008b      	lsls	r3, r1, #2
 8005f46:	4621      	mov	r1, r4
 8005f48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f4c:	4621      	mov	r1, r4
 8005f4e:	008a      	lsls	r2, r1, #2
 8005f50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005f54:	f7fa fe28 	bl	8000ba8 <__aeabi_uldivmod>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	4b60      	ldr	r3, [pc, #384]	@ (80060e0 <UART_SetConfig+0x4e4>)
 8005f5e:	fba3 2302 	umull	r2, r3, r3, r2
 8005f62:	095b      	lsrs	r3, r3, #5
 8005f64:	011c      	lsls	r4, r3, #4
 8005f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f70:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f78:	4642      	mov	r2, r8
 8005f7a:	464b      	mov	r3, r9
 8005f7c:	1891      	adds	r1, r2, r2
 8005f7e:	61b9      	str	r1, [r7, #24]
 8005f80:	415b      	adcs	r3, r3
 8005f82:	61fb      	str	r3, [r7, #28]
 8005f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f88:	4641      	mov	r1, r8
 8005f8a:	1851      	adds	r1, r2, r1
 8005f8c:	6139      	str	r1, [r7, #16]
 8005f8e:	4649      	mov	r1, r9
 8005f90:	414b      	adcs	r3, r1
 8005f92:	617b      	str	r3, [r7, #20]
 8005f94:	f04f 0200 	mov.w	r2, #0
 8005f98:	f04f 0300 	mov.w	r3, #0
 8005f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fa0:	4659      	mov	r1, fp
 8005fa2:	00cb      	lsls	r3, r1, #3
 8005fa4:	4651      	mov	r1, sl
 8005fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005faa:	4651      	mov	r1, sl
 8005fac:	00ca      	lsls	r2, r1, #3
 8005fae:	4610      	mov	r0, r2
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	4642      	mov	r2, r8
 8005fb6:	189b      	adds	r3, r3, r2
 8005fb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005fbc:	464b      	mov	r3, r9
 8005fbe:	460a      	mov	r2, r1
 8005fc0:	eb42 0303 	adc.w	r3, r2, r3
 8005fc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005fd2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005fd4:	f04f 0200 	mov.w	r2, #0
 8005fd8:	f04f 0300 	mov.w	r3, #0
 8005fdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005fe0:	4649      	mov	r1, r9
 8005fe2:	008b      	lsls	r3, r1, #2
 8005fe4:	4641      	mov	r1, r8
 8005fe6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fea:	4641      	mov	r1, r8
 8005fec:	008a      	lsls	r2, r1, #2
 8005fee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005ff2:	f7fa fdd9 	bl	8000ba8 <__aeabi_uldivmod>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4611      	mov	r1, r2
 8005ffc:	4b38      	ldr	r3, [pc, #224]	@ (80060e0 <UART_SetConfig+0x4e4>)
 8005ffe:	fba3 2301 	umull	r2, r3, r3, r1
 8006002:	095b      	lsrs	r3, r3, #5
 8006004:	2264      	movs	r2, #100	@ 0x64
 8006006:	fb02 f303 	mul.w	r3, r2, r3
 800600a:	1acb      	subs	r3, r1, r3
 800600c:	011b      	lsls	r3, r3, #4
 800600e:	3332      	adds	r3, #50	@ 0x32
 8006010:	4a33      	ldr	r2, [pc, #204]	@ (80060e0 <UART_SetConfig+0x4e4>)
 8006012:	fba2 2303 	umull	r2, r3, r2, r3
 8006016:	095b      	lsrs	r3, r3, #5
 8006018:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800601c:	441c      	add	r4, r3
 800601e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006022:	2200      	movs	r2, #0
 8006024:	673b      	str	r3, [r7, #112]	@ 0x70
 8006026:	677a      	str	r2, [r7, #116]	@ 0x74
 8006028:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800602c:	4642      	mov	r2, r8
 800602e:	464b      	mov	r3, r9
 8006030:	1891      	adds	r1, r2, r2
 8006032:	60b9      	str	r1, [r7, #8]
 8006034:	415b      	adcs	r3, r3
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800603c:	4641      	mov	r1, r8
 800603e:	1851      	adds	r1, r2, r1
 8006040:	6039      	str	r1, [r7, #0]
 8006042:	4649      	mov	r1, r9
 8006044:	414b      	adcs	r3, r1
 8006046:	607b      	str	r3, [r7, #4]
 8006048:	f04f 0200 	mov.w	r2, #0
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006054:	4659      	mov	r1, fp
 8006056:	00cb      	lsls	r3, r1, #3
 8006058:	4651      	mov	r1, sl
 800605a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800605e:	4651      	mov	r1, sl
 8006060:	00ca      	lsls	r2, r1, #3
 8006062:	4610      	mov	r0, r2
 8006064:	4619      	mov	r1, r3
 8006066:	4603      	mov	r3, r0
 8006068:	4642      	mov	r2, r8
 800606a:	189b      	adds	r3, r3, r2
 800606c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800606e:	464b      	mov	r3, r9
 8006070:	460a      	mov	r2, r1
 8006072:	eb42 0303 	adc.w	r3, r2, r3
 8006076:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	663b      	str	r3, [r7, #96]	@ 0x60
 8006082:	667a      	str	r2, [r7, #100]	@ 0x64
 8006084:	f04f 0200 	mov.w	r2, #0
 8006088:	f04f 0300 	mov.w	r3, #0
 800608c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006090:	4649      	mov	r1, r9
 8006092:	008b      	lsls	r3, r1, #2
 8006094:	4641      	mov	r1, r8
 8006096:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800609a:	4641      	mov	r1, r8
 800609c:	008a      	lsls	r2, r1, #2
 800609e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80060a2:	f7fa fd81 	bl	8000ba8 <__aeabi_uldivmod>
 80060a6:	4602      	mov	r2, r0
 80060a8:	460b      	mov	r3, r1
 80060aa:	4b0d      	ldr	r3, [pc, #52]	@ (80060e0 <UART_SetConfig+0x4e4>)
 80060ac:	fba3 1302 	umull	r1, r3, r3, r2
 80060b0:	095b      	lsrs	r3, r3, #5
 80060b2:	2164      	movs	r1, #100	@ 0x64
 80060b4:	fb01 f303 	mul.w	r3, r1, r3
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	011b      	lsls	r3, r3, #4
 80060bc:	3332      	adds	r3, #50	@ 0x32
 80060be:	4a08      	ldr	r2, [pc, #32]	@ (80060e0 <UART_SetConfig+0x4e4>)
 80060c0:	fba2 2303 	umull	r2, r3, r2, r3
 80060c4:	095b      	lsrs	r3, r3, #5
 80060c6:	f003 020f 	and.w	r2, r3, #15
 80060ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4422      	add	r2, r4
 80060d2:	609a      	str	r2, [r3, #8]
}
 80060d4:	bf00      	nop
 80060d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80060da:	46bd      	mov	sp, r7
 80060dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060e0:	51eb851f 	.word	0x51eb851f

080060e4 <__NVIC_SetPriority>:
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	4603      	mov	r3, r0
 80060ec:	6039      	str	r1, [r7, #0]
 80060ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	db0a      	blt.n	800610e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	b2da      	uxtb	r2, r3
 80060fc:	490c      	ldr	r1, [pc, #48]	@ (8006130 <__NVIC_SetPriority+0x4c>)
 80060fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006102:	0112      	lsls	r2, r2, #4
 8006104:	b2d2      	uxtb	r2, r2
 8006106:	440b      	add	r3, r1
 8006108:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800610c:	e00a      	b.n	8006124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	b2da      	uxtb	r2, r3
 8006112:	4908      	ldr	r1, [pc, #32]	@ (8006134 <__NVIC_SetPriority+0x50>)
 8006114:	79fb      	ldrb	r3, [r7, #7]
 8006116:	f003 030f 	and.w	r3, r3, #15
 800611a:	3b04      	subs	r3, #4
 800611c:	0112      	lsls	r2, r2, #4
 800611e:	b2d2      	uxtb	r2, r2
 8006120:	440b      	add	r3, r1
 8006122:	761a      	strb	r2, [r3, #24]
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	e000e100 	.word	0xe000e100
 8006134:	e000ed00 	.word	0xe000ed00

08006138 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006138:	b580      	push	{r7, lr}
 800613a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800613c:	2100      	movs	r1, #0
 800613e:	f06f 0004 	mvn.w	r0, #4
 8006142:	f7ff ffcf 	bl	80060e4 <__NVIC_SetPriority>
#endif
}
 8006146:	bf00      	nop
 8006148:	bd80      	pop	{r7, pc}
	...

0800614c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006152:	f3ef 8305 	mrs	r3, IPSR
 8006156:	603b      	str	r3, [r7, #0]
  return(result);
 8006158:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800615a:	2b00      	cmp	r3, #0
 800615c:	d003      	beq.n	8006166 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800615e:	f06f 0305 	mvn.w	r3, #5
 8006162:	607b      	str	r3, [r7, #4]
 8006164:	e00c      	b.n	8006180 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006166:	4b0a      	ldr	r3, [pc, #40]	@ (8006190 <osKernelInitialize+0x44>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d105      	bne.n	800617a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800616e:	4b08      	ldr	r3, [pc, #32]	@ (8006190 <osKernelInitialize+0x44>)
 8006170:	2201      	movs	r2, #1
 8006172:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006174:	2300      	movs	r3, #0
 8006176:	607b      	str	r3, [r7, #4]
 8006178:	e002      	b.n	8006180 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800617a:	f04f 33ff 	mov.w	r3, #4294967295
 800617e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006180:	687b      	ldr	r3, [r7, #4]
}
 8006182:	4618      	mov	r0, r3
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	200027e8 	.word	0x200027e8

08006194 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800619a:	f3ef 8305 	mrs	r3, IPSR
 800619e:	603b      	str	r3, [r7, #0]
  return(result);
 80061a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d003      	beq.n	80061ae <osKernelStart+0x1a>
    stat = osErrorISR;
 80061a6:	f06f 0305 	mvn.w	r3, #5
 80061aa:	607b      	str	r3, [r7, #4]
 80061ac:	e010      	b.n	80061d0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80061ae:	4b0b      	ldr	r3, [pc, #44]	@ (80061dc <osKernelStart+0x48>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d109      	bne.n	80061ca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80061b6:	f7ff ffbf 	bl	8006138 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80061ba:	4b08      	ldr	r3, [pc, #32]	@ (80061dc <osKernelStart+0x48>)
 80061bc:	2202      	movs	r2, #2
 80061be:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80061c0:	f002 fca4 	bl	8008b0c <vTaskStartScheduler>
      stat = osOK;
 80061c4:	2300      	movs	r3, #0
 80061c6:	607b      	str	r3, [r7, #4]
 80061c8:	e002      	b.n	80061d0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80061ca:	f04f 33ff 	mov.w	r3, #4294967295
 80061ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80061d0:	687b      	ldr	r3, [r7, #4]
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3708      	adds	r7, #8
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	200027e8 	.word	0x200027e8

080061e0 <osKernelGetTickFreq>:
  }

  return (ticks);
}

uint32_t osKernelGetTickFreq (void) {
 80061e0:	b480      	push	{r7}
 80061e2:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 80061e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80061f2:	b580      	push	{r7, lr}
 80061f4:	b08e      	sub	sp, #56	@ 0x38
 80061f6:	af04      	add	r7, sp, #16
 80061f8:	60f8      	str	r0, [r7, #12]
 80061fa:	60b9      	str	r1, [r7, #8]
 80061fc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80061fe:	2300      	movs	r3, #0
 8006200:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006202:	f3ef 8305 	mrs	r3, IPSR
 8006206:	617b      	str	r3, [r7, #20]
  return(result);
 8006208:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800620a:	2b00      	cmp	r3, #0
 800620c:	d17e      	bne.n	800630c <osThreadNew+0x11a>
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d07b      	beq.n	800630c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006214:	2380      	movs	r3, #128	@ 0x80
 8006216:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006218:	2318      	movs	r3, #24
 800621a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800621c:	2300      	movs	r3, #0
 800621e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006220:	f04f 33ff 	mov.w	r3, #4294967295
 8006224:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d045      	beq.n	80062b8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d002      	beq.n	800623a <osThreadNew+0x48>
        name = attr->name;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d002      	beq.n	8006248 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d008      	beq.n	8006260 <osThreadNew+0x6e>
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	2b38      	cmp	r3, #56	@ 0x38
 8006252:	d805      	bhi.n	8006260 <osThreadNew+0x6e>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b00      	cmp	r3, #0
 800625e:	d001      	beq.n	8006264 <osThreadNew+0x72>
        return (NULL);
 8006260:	2300      	movs	r3, #0
 8006262:	e054      	b.n	800630e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	695b      	ldr	r3, [r3, #20]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d003      	beq.n	8006274 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	089b      	lsrs	r3, r3, #2
 8006272:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d00e      	beq.n	800629a <osThreadNew+0xa8>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	2b5b      	cmp	r3, #91	@ 0x5b
 8006282:	d90a      	bls.n	800629a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006288:	2b00      	cmp	r3, #0
 800628a:	d006      	beq.n	800629a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	695b      	ldr	r3, [r3, #20]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d002      	beq.n	800629a <osThreadNew+0xa8>
        mem = 1;
 8006294:	2301      	movs	r3, #1
 8006296:	61bb      	str	r3, [r7, #24]
 8006298:	e010      	b.n	80062bc <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10c      	bne.n	80062bc <osThreadNew+0xca>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d108      	bne.n	80062bc <osThreadNew+0xca>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d104      	bne.n	80062bc <osThreadNew+0xca>
          mem = 0;
 80062b2:	2300      	movs	r3, #0
 80062b4:	61bb      	str	r3, [r7, #24]
 80062b6:	e001      	b.n	80062bc <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80062b8:	2300      	movs	r3, #0
 80062ba:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d110      	bne.n	80062e4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80062ca:	9202      	str	r2, [sp, #8]
 80062cc:	9301      	str	r3, [sp, #4]
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	9300      	str	r3, [sp, #0]
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	6a3a      	ldr	r2, [r7, #32]
 80062d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f002 f9f1 	bl	80086c0 <xTaskCreateStatic>
 80062de:	4603      	mov	r3, r0
 80062e0:	613b      	str	r3, [r7, #16]
 80062e2:	e013      	b.n	800630c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d110      	bne.n	800630c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	b29a      	uxth	r2, r3
 80062ee:	f107 0310 	add.w	r3, r7, #16
 80062f2:	9301      	str	r3, [sp, #4]
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062fc:	68f8      	ldr	r0, [r7, #12]
 80062fe:	f002 fa3f 	bl	8008780 <xTaskCreate>
 8006302:	4603      	mov	r3, r0
 8006304:	2b01      	cmp	r3, #1
 8006306:	d001      	beq.n	800630c <osThreadNew+0x11a>
            hTask = NULL;
 8006308:	2300      	movs	r3, #0
 800630a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800630c:	693b      	ldr	r3, [r7, #16]
}
 800630e:	4618      	mov	r0, r3
 8006310:	3728      	adds	r7, #40	@ 0x28
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}

08006316 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8006316:	b580      	push	{r7, lr}
 8006318:	b084      	sub	sp, #16
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f004 f900 	bl	800a524 <pvTimerGetTimerID>
 8006324:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d005      	beq.n	8006338 <TimerCallback+0x22>
    callb->func (callb->arg);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68fa      	ldr	r2, [r7, #12]
 8006332:	6852      	ldr	r2, [r2, #4]
 8006334:	4610      	mov	r0, r2
 8006336:	4798      	blx	r3
  }
}
 8006338:	bf00      	nop
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8006340:	b580      	push	{r7, lr}
 8006342:	b08c      	sub	sp, #48	@ 0x30
 8006344:	af02      	add	r7, sp, #8
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	607a      	str	r2, [r7, #4]
 800634a:	603b      	str	r3, [r7, #0]
 800634c:	460b      	mov	r3, r1
 800634e:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8006350:	2300      	movs	r3, #0
 8006352:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006354:	f3ef 8305 	mrs	r3, IPSR
 8006358:	613b      	str	r3, [r7, #16]
  return(result);
 800635a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800635c:	2b00      	cmp	r3, #0
 800635e:	d163      	bne.n	8006428 <osTimerNew+0xe8>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d060      	beq.n	8006428 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8006366:	2008      	movs	r0, #8
 8006368:	f004 fb70 	bl	800aa4c <pvPortMalloc>
 800636c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d059      	beq.n	8006428 <osTimerNew+0xe8>
      callb->func = func;
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8006380:	7afb      	ldrb	r3, [r7, #11]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d102      	bne.n	800638c <osTimerNew+0x4c>
        reload = pdFALSE;
 8006386:	2300      	movs	r3, #0
 8006388:	61fb      	str	r3, [r7, #28]
 800638a:	e001      	b.n	8006390 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800638c:	2301      	movs	r3, #1
 800638e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8006390:	f04f 33ff 	mov.w	r3, #4294967295
 8006394:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8006396:	2300      	movs	r3, #0
 8006398:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d01c      	beq.n	80063da <osTimerNew+0x9a>
        if (attr->name != NULL) {
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d002      	beq.n	80063ae <osTimerNew+0x6e>
          name = attr->name;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d006      	beq.n	80063c4 <osTimerNew+0x84>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	2b2b      	cmp	r3, #43	@ 0x2b
 80063bc:	d902      	bls.n	80063c4 <osTimerNew+0x84>
          mem = 1;
 80063be:	2301      	movs	r3, #1
 80063c0:	61bb      	str	r3, [r7, #24]
 80063c2:	e00c      	b.n	80063de <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d108      	bne.n	80063de <osTimerNew+0x9e>
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d104      	bne.n	80063de <osTimerNew+0x9e>
            mem = 0;
 80063d4:	2300      	movs	r3, #0
 80063d6:	61bb      	str	r3, [r7, #24]
 80063d8:	e001      	b.n	80063de <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 80063da:	2300      	movs	r3, #0
 80063dc:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d10c      	bne.n	80063fe <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	9301      	str	r3, [sp, #4]
 80063ea:	4b12      	ldr	r3, [pc, #72]	@ (8006434 <osTimerNew+0xf4>)
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	69fa      	ldr	r2, [r7, #28]
 80063f2:	2101      	movs	r1, #1
 80063f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80063f6:	f003 fd08 	bl	8009e0a <xTimerCreateStatic>
 80063fa:	6238      	str	r0, [r7, #32]
 80063fc:	e00b      	b.n	8006416 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d108      	bne.n	8006416 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8006404:	4b0b      	ldr	r3, [pc, #44]	@ (8006434 <osTimerNew+0xf4>)
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	69fa      	ldr	r2, [r7, #28]
 800640c:	2101      	movs	r1, #1
 800640e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006410:	f003 fcda 	bl	8009dc8 <xTimerCreate>
 8006414:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8006416:	6a3b      	ldr	r3, [r7, #32]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d105      	bne.n	8006428 <osTimerNew+0xe8>
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d002      	beq.n	8006428 <osTimerNew+0xe8>
        vPortFree (callb);
 8006422:	6978      	ldr	r0, [r7, #20]
 8006424:	f004 fbe0 	bl	800abe8 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8006428:	6a3b      	ldr	r3, [r7, #32]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3728      	adds	r7, #40	@ 0x28
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	08006317 	.word	0x08006317

08006438 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8006438:	b580      	push	{r7, lr}
 800643a:	b086      	sub	sp, #24
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8006440:	2300      	movs	r3, #0
 8006442:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006444:	f3ef 8305 	mrs	r3, IPSR
 8006448:	60fb      	str	r3, [r7, #12]
  return(result);
 800644a:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800644c:	2b00      	cmp	r3, #0
 800644e:	d12d      	bne.n	80064ac <osEventFlagsNew+0x74>
    mem = -1;
 8006450:	f04f 33ff 	mov.w	r3, #4294967295
 8006454:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d015      	beq.n	8006488 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d006      	beq.n	8006472 <osEventFlagsNew+0x3a>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	2b1f      	cmp	r3, #31
 800646a:	d902      	bls.n	8006472 <osEventFlagsNew+0x3a>
        mem = 1;
 800646c:	2301      	movs	r3, #1
 800646e:	613b      	str	r3, [r7, #16]
 8006470:	e00c      	b.n	800648c <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d108      	bne.n	800648c <osEventFlagsNew+0x54>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d104      	bne.n	800648c <osEventFlagsNew+0x54>
          mem = 0;
 8006482:	2300      	movs	r3, #0
 8006484:	613b      	str	r3, [r7, #16]
 8006486:	e001      	b.n	800648c <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8006488:	2300      	movs	r3, #0
 800648a:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d106      	bne.n	80064a0 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	4618      	mov	r0, r3
 8006498:	f000 fa3a 	bl	8006910 <xEventGroupCreateStatic>
 800649c:	6178      	str	r0, [r7, #20]
 800649e:	e005      	b.n	80064ac <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d102      	bne.n	80064ac <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80064a6:	f000 fa6c 	bl	8006982 <xEventGroupCreate>
 80064aa:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80064ac:	697b      	ldr	r3, [r7, #20]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3718      	adds	r7, #24
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
	...

080064b8 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b086      	sub	sp, #24
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d003      	beq.n	80064d4 <osEventFlagsSet+0x1c>
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064d2:	d303      	bcc.n	80064dc <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 80064d4:	f06f 0303 	mvn.w	r3, #3
 80064d8:	617b      	str	r3, [r7, #20]
 80064da:	e028      	b.n	800652e <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064dc:	f3ef 8305 	mrs	r3, IPSR
 80064e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80064e2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d01d      	beq.n	8006524 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80064e8:	2300      	movs	r3, #0
 80064ea:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80064ec:	f107 0308 	add.w	r3, r7, #8
 80064f0:	461a      	mov	r2, r3
 80064f2:	6839      	ldr	r1, [r7, #0]
 80064f4:	6938      	ldr	r0, [r7, #16]
 80064f6:	f000 fc6b 	bl	8006dd0 <xEventGroupSetBitsFromISR>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d103      	bne.n	8006508 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8006500:	f06f 0302 	mvn.w	r3, #2
 8006504:	617b      	str	r3, [r7, #20]
 8006506:	e012      	b.n	800652e <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00d      	beq.n	800652e <osEventFlagsSet+0x76>
 8006512:	4b09      	ldr	r3, [pc, #36]	@ (8006538 <osEventFlagsSet+0x80>)
 8006514:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006518:	601a      	str	r2, [r3, #0]
 800651a:	f3bf 8f4f 	dsb	sy
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	e004      	b.n	800652e <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006524:	6839      	ldr	r1, [r7, #0]
 8006526:	6938      	ldr	r0, [r7, #16]
 8006528:	f000 fb8a 	bl	8006c40 <xEventGroupSetBits>
 800652c:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800652e:	697b      	ldr	r3, [r7, #20]
}
 8006530:	4618      	mov	r0, r3
 8006532:	3718      	adds	r7, #24
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	e000ed04 	.word	0xe000ed04

0800653c <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d003      	beq.n	8006558 <osEventFlagsClear+0x1c>
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006556:	d303      	bcc.n	8006560 <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006558:	f06f 0303 	mvn.w	r3, #3
 800655c:	617b      	str	r3, [r7, #20]
 800655e:	e019      	b.n	8006594 <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006560:	f3ef 8305 	mrs	r3, IPSR
 8006564:	60fb      	str	r3, [r7, #12]
  return(result);
 8006566:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00e      	beq.n	800658a <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 800656c:	6938      	ldr	r0, [r7, #16]
 800656e:	f000 fb43 	bl	8006bf8 <xEventGroupGetBitsFromISR>
 8006572:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8006574:	6839      	ldr	r1, [r7, #0]
 8006576:	6938      	ldr	r0, [r7, #16]
 8006578:	f000 fb2a 	bl	8006bd0 <xEventGroupClearBitsFromISR>
 800657c:	4603      	mov	r3, r0
 800657e:	2b00      	cmp	r3, #0
 8006580:	d108      	bne.n	8006594 <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 8006582:	f06f 0302 	mvn.w	r3, #2
 8006586:	617b      	str	r3, [r7, #20]
 8006588:	e004      	b.n	8006594 <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 800658a:	6839      	ldr	r1, [r7, #0]
 800658c:	6938      	ldr	r0, [r7, #16]
 800658e:	f000 fae5 	bl	8006b5c <xEventGroupClearBits>
 8006592:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006594:	697b      	ldr	r3, [r7, #20]
}
 8006596:	4618      	mov	r0, r3
 8006598:	3718      	adds	r7, #24
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800659e:	b580      	push	{r7, lr}
 80065a0:	b08c      	sub	sp, #48	@ 0x30
 80065a2:	af02      	add	r7, sp, #8
 80065a4:	60f8      	str	r0, [r7, #12]
 80065a6:	60b9      	str	r1, [r7, #8]
 80065a8:	607a      	str	r2, [r7, #4]
 80065aa:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <osEventFlagsWait+0x20>
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065bc:	d303      	bcc.n	80065c6 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 80065be:	f06f 0303 	mvn.w	r3, #3
 80065c2:	61fb      	str	r3, [r7, #28]
 80065c4:	e04b      	b.n	800665e <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065c6:	f3ef 8305 	mrs	r3, IPSR
 80065ca:	617b      	str	r3, [r7, #20]
  return(result);
 80065cc:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 80065d2:	f06f 0305 	mvn.w	r3, #5
 80065d6:	61fb      	str	r3, [r7, #28]
 80065d8:	e041      	b.n	800665e <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f003 0301 	and.w	r3, r3, #1
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d002      	beq.n	80065ea <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 80065e4:	2301      	movs	r3, #1
 80065e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80065e8:	e001      	b.n	80065ee <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 80065ea:	2300      	movs	r3, #0
 80065ec:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f003 0302 	and.w	r3, r3, #2
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d002      	beq.n	80065fe <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 80065f8:	2300      	movs	r3, #0
 80065fa:	623b      	str	r3, [r7, #32]
 80065fc:	e001      	b.n	8006602 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80065fe:	2301      	movs	r3, #1
 8006600:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	9300      	str	r3, [sp, #0]
 8006606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006608:	6a3a      	ldr	r2, [r7, #32]
 800660a:	68b9      	ldr	r1, [r7, #8]
 800660c:	69b8      	ldr	r0, [r7, #24]
 800660e:	f000 f9d3 	bl	80069b8 <xEventGroupWaitBits>
 8006612:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b00      	cmp	r3, #0
 800661c:	d010      	beq.n	8006640 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 800661e:	68ba      	ldr	r2, [r7, #8]
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	4013      	ands	r3, r2
 8006624:	68ba      	ldr	r2, [r7, #8]
 8006626:	429a      	cmp	r2, r3
 8006628:	d019      	beq.n	800665e <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d003      	beq.n	8006638 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8006630:	f06f 0301 	mvn.w	r3, #1
 8006634:	61fb      	str	r3, [r7, #28]
 8006636:	e012      	b.n	800665e <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006638:	f06f 0302 	mvn.w	r3, #2
 800663c:	61fb      	str	r3, [r7, #28]
 800663e:	e00e      	b.n	800665e <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8006640:	68ba      	ldr	r2, [r7, #8]
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	4013      	ands	r3, r2
 8006646:	2b00      	cmp	r3, #0
 8006648:	d109      	bne.n	800665e <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d003      	beq.n	8006658 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8006650:	f06f 0301 	mvn.w	r3, #1
 8006654:	61fb      	str	r3, [r7, #28]
 8006656:	e002      	b.n	800665e <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006658:	f06f 0302 	mvn.w	r3, #2
 800665c:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800665e:	69fb      	ldr	r3, [r7, #28]
}
 8006660:	4618      	mov	r0, r3
 8006662:	3728      	adds	r7, #40	@ 0x28
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006668:	b580      	push	{r7, lr}
 800666a:	b08a      	sub	sp, #40	@ 0x28
 800666c:	af02      	add	r7, sp, #8
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006674:	2300      	movs	r3, #0
 8006676:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006678:	f3ef 8305 	mrs	r3, IPSR
 800667c:	613b      	str	r3, [r7, #16]
  return(result);
 800667e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006680:	2b00      	cmp	r3, #0
 8006682:	d175      	bne.n	8006770 <osSemaphoreNew+0x108>
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d072      	beq.n	8006770 <osSemaphoreNew+0x108>
 800668a:	68ba      	ldr	r2, [r7, #8]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	429a      	cmp	r2, r3
 8006690:	d86e      	bhi.n	8006770 <osSemaphoreNew+0x108>
    mem = -1;
 8006692:	f04f 33ff 	mov.w	r3, #4294967295
 8006696:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d015      	beq.n	80066ca <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d006      	beq.n	80066b4 <osSemaphoreNew+0x4c>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	2b4f      	cmp	r3, #79	@ 0x4f
 80066ac:	d902      	bls.n	80066b4 <osSemaphoreNew+0x4c>
        mem = 1;
 80066ae:	2301      	movs	r3, #1
 80066b0:	61bb      	str	r3, [r7, #24]
 80066b2:	e00c      	b.n	80066ce <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d108      	bne.n	80066ce <osSemaphoreNew+0x66>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d104      	bne.n	80066ce <osSemaphoreNew+0x66>
          mem = 0;
 80066c4:	2300      	movs	r3, #0
 80066c6:	61bb      	str	r3, [r7, #24]
 80066c8:	e001      	b.n	80066ce <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80066ca:	2300      	movs	r3, #0
 80066cc:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d4:	d04c      	beq.n	8006770 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d128      	bne.n	800672e <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80066dc:	69bb      	ldr	r3, [r7, #24]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d10a      	bne.n	80066f8 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	2203      	movs	r2, #3
 80066e8:	9200      	str	r2, [sp, #0]
 80066ea:	2200      	movs	r2, #0
 80066ec:	2100      	movs	r1, #0
 80066ee:	2001      	movs	r0, #1
 80066f0:	f000 fca0 	bl	8007034 <xQueueGenericCreateStatic>
 80066f4:	61f8      	str	r0, [r7, #28]
 80066f6:	e005      	b.n	8006704 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80066f8:	2203      	movs	r2, #3
 80066fa:	2100      	movs	r1, #0
 80066fc:	2001      	movs	r0, #1
 80066fe:	f000 fd16 	bl	800712e <xQueueGenericCreate>
 8006702:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d022      	beq.n	8006750 <osSemaphoreNew+0xe8>
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d01f      	beq.n	8006750 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006710:	2300      	movs	r3, #0
 8006712:	2200      	movs	r2, #0
 8006714:	2100      	movs	r1, #0
 8006716:	69f8      	ldr	r0, [r7, #28]
 8006718:	f000 fe08 	bl	800732c <xQueueGenericSend>
 800671c:	4603      	mov	r3, r0
 800671e:	2b01      	cmp	r3, #1
 8006720:	d016      	beq.n	8006750 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006722:	69f8      	ldr	r0, [r7, #28]
 8006724:	f001 faa6 	bl	8007c74 <vQueueDelete>
            hSemaphore = NULL;
 8006728:	2300      	movs	r3, #0
 800672a:	61fb      	str	r3, [r7, #28]
 800672c:	e010      	b.n	8006750 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	2b01      	cmp	r3, #1
 8006732:	d108      	bne.n	8006746 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	461a      	mov	r2, r3
 800673a:	68b9      	ldr	r1, [r7, #8]
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f000 fd86 	bl	800724e <xQueueCreateCountingSemaphoreStatic>
 8006742:	61f8      	str	r0, [r7, #28]
 8006744:	e004      	b.n	8006750 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006746:	68b9      	ldr	r1, [r7, #8]
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 fdb9 	bl	80072c0 <xQueueCreateCountingSemaphore>
 800674e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00c      	beq.n	8006770 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <osSemaphoreNew+0xfc>
          name = attr->name;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	617b      	str	r3, [r7, #20]
 8006762:	e001      	b.n	8006768 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006764:	2300      	movs	r3, #0
 8006766:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006768:	6979      	ldr	r1, [r7, #20]
 800676a:	69f8      	ldr	r0, [r7, #28]
 800676c:	f001 fbce 	bl	8007f0c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006770:	69fb      	ldr	r3, [r7, #28]
}
 8006772:	4618      	mov	r0, r3
 8006774:	3720      	adds	r7, #32
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
	...

0800677c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800677c:	b580      	push	{r7, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800678a:	2300      	movs	r3, #0
 800678c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d103      	bne.n	800679c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006794:	f06f 0303 	mvn.w	r3, #3
 8006798:	617b      	str	r3, [r7, #20]
 800679a:	e039      	b.n	8006810 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800679c:	f3ef 8305 	mrs	r3, IPSR
 80067a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80067a2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d022      	beq.n	80067ee <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80067ae:	f06f 0303 	mvn.w	r3, #3
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	e02c      	b.n	8006810 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80067b6:	2300      	movs	r3, #0
 80067b8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80067ba:	f107 0308 	add.w	r3, r7, #8
 80067be:	461a      	mov	r2, r3
 80067c0:	2100      	movs	r1, #0
 80067c2:	6938      	ldr	r0, [r7, #16]
 80067c4:	f001 f9d4 	bl	8007b70 <xQueueReceiveFromISR>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d003      	beq.n	80067d6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80067ce:	f06f 0302 	mvn.w	r3, #2
 80067d2:	617b      	str	r3, [r7, #20]
 80067d4:	e01c      	b.n	8006810 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d019      	beq.n	8006810 <osSemaphoreAcquire+0x94>
 80067dc:	4b0f      	ldr	r3, [pc, #60]	@ (800681c <osSemaphoreAcquire+0xa0>)
 80067de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067e2:	601a      	str	r2, [r3, #0]
 80067e4:	f3bf 8f4f 	dsb	sy
 80067e8:	f3bf 8f6f 	isb	sy
 80067ec:	e010      	b.n	8006810 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80067ee:	6839      	ldr	r1, [r7, #0]
 80067f0:	6938      	ldr	r0, [r7, #16]
 80067f2:	f001 f8ad 	bl	8007950 <xQueueSemaphoreTake>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d009      	beq.n	8006810 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d003      	beq.n	800680a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006802:	f06f 0301 	mvn.w	r3, #1
 8006806:	617b      	str	r3, [r7, #20]
 8006808:	e002      	b.n	8006810 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800680a:	f06f 0302 	mvn.w	r3, #2
 800680e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006810:	697b      	ldr	r3, [r7, #20]
}
 8006812:	4618      	mov	r0, r3
 8006814:	3718      	adds	r7, #24
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	e000ed04 	.word	0xe000ed04

08006820 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006820:	b580      	push	{r7, lr}
 8006822:	b086      	sub	sp, #24
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800682c:	2300      	movs	r3, #0
 800682e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d103      	bne.n	800683e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006836:	f06f 0303 	mvn.w	r3, #3
 800683a:	617b      	str	r3, [r7, #20]
 800683c:	e02c      	b.n	8006898 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800683e:	f3ef 8305 	mrs	r3, IPSR
 8006842:	60fb      	str	r3, [r7, #12]
  return(result);
 8006844:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006846:	2b00      	cmp	r3, #0
 8006848:	d01a      	beq.n	8006880 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800684a:	2300      	movs	r3, #0
 800684c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800684e:	f107 0308 	add.w	r3, r7, #8
 8006852:	4619      	mov	r1, r3
 8006854:	6938      	ldr	r0, [r7, #16]
 8006856:	f000 ff09 	bl	800766c <xQueueGiveFromISR>
 800685a:	4603      	mov	r3, r0
 800685c:	2b01      	cmp	r3, #1
 800685e:	d003      	beq.n	8006868 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006860:	f06f 0302 	mvn.w	r3, #2
 8006864:	617b      	str	r3, [r7, #20]
 8006866:	e017      	b.n	8006898 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d014      	beq.n	8006898 <osSemaphoreRelease+0x78>
 800686e:	4b0d      	ldr	r3, [pc, #52]	@ (80068a4 <osSemaphoreRelease+0x84>)
 8006870:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006874:	601a      	str	r2, [r3, #0]
 8006876:	f3bf 8f4f 	dsb	sy
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	e00b      	b.n	8006898 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006880:	2300      	movs	r3, #0
 8006882:	2200      	movs	r2, #0
 8006884:	2100      	movs	r1, #0
 8006886:	6938      	ldr	r0, [r7, #16]
 8006888:	f000 fd50 	bl	800732c <xQueueGenericSend>
 800688c:	4603      	mov	r3, r0
 800688e:	2b01      	cmp	r3, #1
 8006890:	d002      	beq.n	8006898 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006892:	f06f 0302 	mvn.w	r3, #2
 8006896:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006898:	697b      	ldr	r3, [r7, #20]
}
 800689a:	4618      	mov	r0, r3
 800689c:	3718      	adds	r7, #24
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	e000ed04 	.word	0xe000ed04

080068a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4a07      	ldr	r2, [pc, #28]	@ (80068d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80068b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	4a06      	ldr	r2, [pc, #24]	@ (80068d8 <vApplicationGetIdleTaskMemory+0x30>)
 80068be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2280      	movs	r2, #128	@ 0x80
 80068c4:	601a      	str	r2, [r3, #0]
}
 80068c6:	bf00      	nop
 80068c8:	3714      	adds	r7, #20
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	200027ec 	.word	0x200027ec
 80068d8:	20002848 	.word	0x20002848

080068dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80068dc:	b480      	push	{r7}
 80068de:	b085      	sub	sp, #20
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	4a07      	ldr	r2, [pc, #28]	@ (8006908 <vApplicationGetTimerTaskMemory+0x2c>)
 80068ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	4a06      	ldr	r2, [pc, #24]	@ (800690c <vApplicationGetTimerTaskMemory+0x30>)
 80068f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068fa:	601a      	str	r2, [r3, #0]
}
 80068fc:	bf00      	nop
 80068fe:	3714      	adds	r7, #20
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr
 8006908:	20002a48 	.word	0x20002a48
 800690c:	20002aa4 	.word	0x20002aa4

08006910 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8006910:	b580      	push	{r7, lr}
 8006912:	b086      	sub	sp, #24
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d10b      	bne.n	8006936 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800691e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006922:	f383 8811 	msr	BASEPRI, r3
 8006926:	f3bf 8f6f 	isb	sy
 800692a:	f3bf 8f4f 	dsb	sy
 800692e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006930:	bf00      	nop
 8006932:	bf00      	nop
 8006934:	e7fd      	b.n	8006932 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8006936:	2320      	movs	r3, #32
 8006938:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	2b20      	cmp	r3, #32
 800693e:	d00b      	beq.n	8006958 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8006940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006944:	f383 8811 	msr	BASEPRI, r3
 8006948:	f3bf 8f6f 	isb	sy
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	60fb      	str	r3, [r7, #12]
}
 8006952:	bf00      	nop
 8006954:	bf00      	nop
 8006956:	e7fd      	b.n	8006954 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00a      	beq.n	8006978 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	2200      	movs	r2, #0
 8006966:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	3304      	adds	r3, #4
 800696c:	4618      	mov	r0, r3
 800696e:	f000 fa43 	bl	8006df8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	2201      	movs	r2, #1
 8006976:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8006978:	697b      	ldr	r3, [r7, #20]
	}
 800697a:	4618      	mov	r0, r3
 800697c:	3718      	adds	r7, #24
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}

08006982 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8006982:	b580      	push	{r7, lr}
 8006984:	b082      	sub	sp, #8
 8006986:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8006988:	2020      	movs	r0, #32
 800698a:	f004 f85f 	bl	800aa4c <pvPortMalloc>
 800698e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00a      	beq.n	80069ac <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	3304      	adds	r3, #4
 80069a0:	4618      	mov	r0, r3
 80069a2:	f000 fa29 	bl	8006df8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80069ac:	687b      	ldr	r3, [r7, #4]
	}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3708      	adds	r7, #8
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
	...

080069b8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b090      	sub	sp, #64	@ 0x40
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
 80069c4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80069ca:	2300      	movs	r3, #0
 80069cc:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80069ce:	2300      	movs	r3, #0
 80069d0:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10b      	bne.n	80069f0 <xEventGroupWaitBits+0x38>
	__asm volatile
 80069d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069dc:	f383 8811 	msr	BASEPRI, r3
 80069e0:	f3bf 8f6f 	isb	sy
 80069e4:	f3bf 8f4f 	dsb	sy
 80069e8:	623b      	str	r3, [r7, #32]
}
 80069ea:	bf00      	nop
 80069ec:	bf00      	nop
 80069ee:	e7fd      	b.n	80069ec <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069f6:	d30b      	bcc.n	8006a10 <xEventGroupWaitBits+0x58>
	__asm volatile
 80069f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fc:	f383 8811 	msr	BASEPRI, r3
 8006a00:	f3bf 8f6f 	isb	sy
 8006a04:	f3bf 8f4f 	dsb	sy
 8006a08:	61fb      	str	r3, [r7, #28]
}
 8006a0a:	bf00      	nop
 8006a0c:	bf00      	nop
 8006a0e:	e7fd      	b.n	8006a0c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10b      	bne.n	8006a2e <xEventGroupWaitBits+0x76>
	__asm volatile
 8006a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a1a:	f383 8811 	msr	BASEPRI, r3
 8006a1e:	f3bf 8f6f 	isb	sy
 8006a22:	f3bf 8f4f 	dsb	sy
 8006a26:	61bb      	str	r3, [r7, #24]
}
 8006a28:	bf00      	nop
 8006a2a:	bf00      	nop
 8006a2c:	e7fd      	b.n	8006a2a <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a2e:	f002 fd6d 	bl	800950c <xTaskGetSchedulerState>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d102      	bne.n	8006a3e <xEventGroupWaitBits+0x86>
 8006a38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <xEventGroupWaitBits+0x8a>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e000      	b.n	8006a44 <xEventGroupWaitBits+0x8c>
 8006a42:	2300      	movs	r3, #0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10b      	bne.n	8006a60 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8006a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	617b      	str	r3, [r7, #20]
}
 8006a5a:	bf00      	nop
 8006a5c:	bf00      	nop
 8006a5e:	e7fd      	b.n	8006a5c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8006a60:	f002 f8bc 	bl	8008bdc <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8006a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	68b9      	ldr	r1, [r7, #8]
 8006a6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a70:	f000 f98c 	bl	8006d8c <prvTestWaitCondition>
 8006a74:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8006a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00e      	beq.n	8006a9a <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8006a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8006a80:	2300      	movs	r3, #0
 8006a82:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d028      	beq.n	8006adc <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	43db      	mvns	r3, r3
 8006a92:	401a      	ands	r2, r3
 8006a94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a96:	601a      	str	r2, [r3, #0]
 8006a98:	e020      	b.n	8006adc <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8006a9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d104      	bne.n	8006aaa <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8006aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006aa8:	e018      	b.n	8006adc <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d003      	beq.n	8006ab8 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8006ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d003      	beq.n	8006ac6 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8006abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ac0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8006ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ac8:	1d18      	adds	r0, r3, #4
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	f002 fa7c 	bl	8008fd0 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8006adc:	f002 f88c 	bl	8008bf8 <xTaskResumeAll>
 8006ae0:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8006ae2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d031      	beq.n	8006b4c <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8006ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d107      	bne.n	8006afe <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8006aee:	4b1a      	ldr	r3, [pc, #104]	@ (8006b58 <xEventGroupWaitBits+0x1a0>)
 8006af0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006af4:	601a      	str	r2, [r3, #0]
 8006af6:	f3bf 8f4f 	dsb	sy
 8006afa:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8006afe:	f002 fe7f 	bl	8009800 <uxTaskResetEventItemValue>
 8006b02:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8006b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d11a      	bne.n	8006b44 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8006b0e:	f003 fe7b 	bl	800a808 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8006b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8006b18:	683a      	ldr	r2, [r7, #0]
 8006b1a:	68b9      	ldr	r1, [r7, #8]
 8006b1c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006b1e:	f000 f935 	bl	8006d8c <prvTestWaitCondition>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d009      	beq.n	8006b3c <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d006      	beq.n	8006b3c <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	43db      	mvns	r3, r3
 8006b36:	401a      	ands	r2, r3
 8006b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b3a:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8006b40:	f003 fe94 	bl	800a86c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006b44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b46:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8006b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3740      	adds	r7, #64	@ 0x40
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	e000ed04 	.word	0xe000ed04

08006b5c <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b086      	sub	sp, #24
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d10b      	bne.n	8006b88 <xEventGroupClearBits+0x2c>
	__asm volatile
 8006b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b74:	f383 8811 	msr	BASEPRI, r3
 8006b78:	f3bf 8f6f 	isb	sy
 8006b7c:	f3bf 8f4f 	dsb	sy
 8006b80:	60fb      	str	r3, [r7, #12]
}
 8006b82:	bf00      	nop
 8006b84:	bf00      	nop
 8006b86:	e7fd      	b.n	8006b84 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b8e:	d30b      	bcc.n	8006ba8 <xEventGroupClearBits+0x4c>
	__asm volatile
 8006b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b94:	f383 8811 	msr	BASEPRI, r3
 8006b98:	f3bf 8f6f 	isb	sy
 8006b9c:	f3bf 8f4f 	dsb	sy
 8006ba0:	60bb      	str	r3, [r7, #8]
}
 8006ba2:	bf00      	nop
 8006ba4:	bf00      	nop
 8006ba6:	e7fd      	b.n	8006ba4 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8006ba8:	f003 fe2e 	bl	800a808 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	43db      	mvns	r3, r3
 8006bba:	401a      	ands	r2, r3
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8006bc0:	f003 fe54 	bl	800a86c <vPortExitCritical>

	return uxReturn;
 8006bc4:	693b      	ldr	r3, [r7, #16]
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3718      	adds	r7, #24
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
	...

08006bd0 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006bda:	2300      	movs	r3, #0
 8006bdc:	683a      	ldr	r2, [r7, #0]
 8006bde:	6879      	ldr	r1, [r7, #4]
 8006be0:	4804      	ldr	r0, [pc, #16]	@ (8006bf4 <xEventGroupClearBitsFromISR+0x24>)
 8006be2:	f003 fcc1 	bl	800a568 <xTimerPendFunctionCallFromISR>
 8006be6:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8006be8:	68fb      	ldr	r3, [r7, #12]
	}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	08006d73 	.word	0x08006d73

08006bf8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b089      	sub	sp, #36	@ 0x24
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006c04:	f3ef 8211 	mrs	r2, BASEPRI
 8006c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	60fa      	str	r2, [r7, #12]
 8006c1a:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006c1e:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	617b      	str	r3, [r7, #20]
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c30:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8006c32:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8006c34:	4618      	mov	r0, r3
 8006c36:	3724      	adds	r7, #36	@ 0x24
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b08e      	sub	sp, #56	@ 0x38
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8006c52:	2300      	movs	r3, #0
 8006c54:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d10b      	bne.n	8006c74 <xEventGroupSetBits+0x34>
	__asm volatile
 8006c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c60:	f383 8811 	msr	BASEPRI, r3
 8006c64:	f3bf 8f6f 	isb	sy
 8006c68:	f3bf 8f4f 	dsb	sy
 8006c6c:	613b      	str	r3, [r7, #16]
}
 8006c6e:	bf00      	nop
 8006c70:	bf00      	nop
 8006c72:	e7fd      	b.n	8006c70 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c7a:	d30b      	bcc.n	8006c94 <xEventGroupSetBits+0x54>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c80:	f383 8811 	msr	BASEPRI, r3
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	60fb      	str	r3, [r7, #12]
}
 8006c8e:	bf00      	nop
 8006c90:	bf00      	nop
 8006c92:	e7fd      	b.n	8006c90 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c96:	3304      	adds	r3, #4
 8006c98:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	3308      	adds	r3, #8
 8006c9e:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8006ca0:	f001 ff9c 	bl	8008bdc <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	431a      	orrs	r2, r3
 8006cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb4:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8006cb6:	e03c      	b.n	8006d32 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8006cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8006cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8006cc8:	69bb      	ldr	r3, [r7, #24]
 8006cca:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006cce:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006cd0:	69bb      	ldr	r3, [r7, #24]
 8006cd2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006cd6:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d108      	bne.n	8006cf4 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8006ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	4013      	ands	r3, r2
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00b      	beq.n	8006d06 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cf2:	e008      	b.n	8006d06 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8006cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	69ba      	ldr	r2, [r7, #24]
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d101      	bne.n	8006d06 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8006d02:	2301      	movs	r3, #1
 8006d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8006d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d010      	beq.n	8006d2e <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d003      	beq.n	8006d1e <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8006d16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006d26:	4619      	mov	r1, r3
 8006d28:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006d2a:	f002 fa1f 	bl	800916c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006d2e:	69fb      	ldr	r3, [r7, #28]
 8006d30:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8006d32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d34:	6a3b      	ldr	r3, [r7, #32]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d1be      	bne.n	8006cb8 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d40:	43db      	mvns	r3, r3
 8006d42:	401a      	ands	r2, r3
 8006d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d46:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006d48:	f001 ff56 	bl	8008bf8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d4e:	681b      	ldr	r3, [r3, #0]
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3738      	adds	r7, #56	@ 0x38
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b082      	sub	sp, #8
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006d62:	6839      	ldr	r1, [r7, #0]
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f7ff ff6b 	bl	8006c40 <xEventGroupSetBits>
}
 8006d6a:	bf00      	nop
 8006d6c:	3708      	adds	r7, #8
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}

08006d72 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8006d72:	b580      	push	{r7, lr}
 8006d74:	b082      	sub	sp, #8
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	6078      	str	r0, [r7, #4]
 8006d7a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006d7c:	6839      	ldr	r1, [r7, #0]
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f7ff feec 	bl	8006b5c <xEventGroupClearBits>
}
 8006d84:	bf00      	nop
 8006d86:	3708      	adds	r7, #8
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b087      	sub	sp, #28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d107      	bne.n	8006db2 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	4013      	ands	r3, r2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d00a      	beq.n	8006dc2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006dac:	2301      	movs	r3, #1
 8006dae:	617b      	str	r3, [r7, #20]
 8006db0:	e007      	b.n	8006dc2 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	4013      	ands	r3, r2
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d101      	bne.n	8006dc2 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8006dc2:	697b      	ldr	r3, [r7, #20]
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	371c      	adds	r7, #28
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b086      	sub	sp, #24
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	68f9      	ldr	r1, [r7, #12]
 8006de2:	4804      	ldr	r0, [pc, #16]	@ (8006df4 <xEventGroupSetBitsFromISR+0x24>)
 8006de4:	f003 fbc0 	bl	800a568 <xTimerPendFunctionCallFromISR>
 8006de8:	6178      	str	r0, [r7, #20]

		return xReturn;
 8006dea:	697b      	ldr	r3, [r7, #20]
	}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3718      	adds	r7, #24
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	08006d59 	.word	0x08006d59

08006df8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f103 0208 	add.w	r2, r3, #8
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f103 0208 	add.w	r2, r3, #8
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f103 0208 	add.w	r2, r3, #8
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006e46:	bf00      	nop
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr

08006e52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e52:	b480      	push	{r7}
 8006e54:	b085      	sub	sp, #20
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
 8006e5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	689a      	ldr	r2, [r3, #8]
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	683a      	ldr	r2, [r7, #0]
 8006e76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	683a      	ldr	r2, [r7, #0]
 8006e7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	1c5a      	adds	r2, r3, #1
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	601a      	str	r2, [r3, #0]
}
 8006e8e:	bf00      	nop
 8006e90:	3714      	adds	r7, #20
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr

08006e9a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e9a:	b480      	push	{r7}
 8006e9c:	b085      	sub	sp, #20
 8006e9e:	af00      	add	r7, sp, #0
 8006ea0:	6078      	str	r0, [r7, #4]
 8006ea2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb0:	d103      	bne.n	8006eba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	60fb      	str	r3, [r7, #12]
 8006eb8:	e00c      	b.n	8006ed4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	3308      	adds	r3, #8
 8006ebe:	60fb      	str	r3, [r7, #12]
 8006ec0:	e002      	b.n	8006ec8 <vListInsert+0x2e>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	60fb      	str	r3, [r7, #12]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68ba      	ldr	r2, [r7, #8]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d2f6      	bcs.n	8006ec2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	683a      	ldr	r2, [r7, #0]
 8006ee2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	683a      	ldr	r2, [r7, #0]
 8006eee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	601a      	str	r2, [r3, #0]
}
 8006f00:	bf00      	nop
 8006f02:	3714      	adds	r7, #20
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b085      	sub	sp, #20
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	6892      	ldr	r2, [r2, #8]
 8006f22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	6852      	ldr	r2, [r2, #4]
 8006f2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d103      	bne.n	8006f40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	689a      	ldr	r2, [r3, #8]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	1e5a      	subs	r2, r3, #1
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3714      	adds	r7, #20
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr

08006f60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d10b      	bne.n	8006f8c <xQueueGenericReset+0x2c>
	__asm volatile
 8006f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	60bb      	str	r3, [r7, #8]
}
 8006f86:	bf00      	nop
 8006f88:	bf00      	nop
 8006f8a:	e7fd      	b.n	8006f88 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006f8c:	f003 fc3c 	bl	800a808 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f98:	68f9      	ldr	r1, [r7, #12]
 8006f9a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f9c:	fb01 f303 	mul.w	r3, r1, r3
 8006fa0:	441a      	add	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	68f9      	ldr	r1, [r7, #12]
 8006fc0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006fc2:	fb01 f303 	mul.w	r3, r1, r3
 8006fc6:	441a      	add	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	22ff      	movs	r2, #255	@ 0xff
 8006fd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	22ff      	movs	r2, #255	@ 0xff
 8006fd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d114      	bne.n	800700c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	691b      	ldr	r3, [r3, #16]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d01a      	beq.n	8007020 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	3310      	adds	r3, #16
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f002 f858 	bl	80090a4 <xTaskRemoveFromEventList>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d012      	beq.n	8007020 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8007030 <xQueueGenericReset+0xd0>)
 8006ffc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007000:	601a      	str	r2, [r3, #0]
 8007002:	f3bf 8f4f 	dsb	sy
 8007006:	f3bf 8f6f 	isb	sy
 800700a:	e009      	b.n	8007020 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	3310      	adds	r3, #16
 8007010:	4618      	mov	r0, r3
 8007012:	f7ff fef1 	bl	8006df8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	3324      	adds	r3, #36	@ 0x24
 800701a:	4618      	mov	r0, r3
 800701c:	f7ff feec 	bl	8006df8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007020:	f003 fc24 	bl	800a86c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007024:	2301      	movs	r3, #1
}
 8007026:	4618      	mov	r0, r3
 8007028:	3710      	adds	r7, #16
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	e000ed04 	.word	0xe000ed04

08007034 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007034:	b580      	push	{r7, lr}
 8007036:	b08e      	sub	sp, #56	@ 0x38
 8007038:	af02      	add	r7, sp, #8
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	60b9      	str	r1, [r7, #8]
 800703e:	607a      	str	r2, [r7, #4]
 8007040:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d10b      	bne.n	8007060 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800704c:	f383 8811 	msr	BASEPRI, r3
 8007050:	f3bf 8f6f 	isb	sy
 8007054:	f3bf 8f4f 	dsb	sy
 8007058:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800705a:	bf00      	nop
 800705c:	bf00      	nop
 800705e:	e7fd      	b.n	800705c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10b      	bne.n	800707e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706a:	f383 8811 	msr	BASEPRI, r3
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f3bf 8f4f 	dsb	sy
 8007076:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007078:	bf00      	nop
 800707a:	bf00      	nop
 800707c:	e7fd      	b.n	800707a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d002      	beq.n	800708a <xQueueGenericCreateStatic+0x56>
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d001      	beq.n	800708e <xQueueGenericCreateStatic+0x5a>
 800708a:	2301      	movs	r3, #1
 800708c:	e000      	b.n	8007090 <xQueueGenericCreateStatic+0x5c>
 800708e:	2300      	movs	r3, #0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d10b      	bne.n	80070ac <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007098:	f383 8811 	msr	BASEPRI, r3
 800709c:	f3bf 8f6f 	isb	sy
 80070a0:	f3bf 8f4f 	dsb	sy
 80070a4:	623b      	str	r3, [r7, #32]
}
 80070a6:	bf00      	nop
 80070a8:	bf00      	nop
 80070aa:	e7fd      	b.n	80070a8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d102      	bne.n	80070b8 <xQueueGenericCreateStatic+0x84>
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d101      	bne.n	80070bc <xQueueGenericCreateStatic+0x88>
 80070b8:	2301      	movs	r3, #1
 80070ba:	e000      	b.n	80070be <xQueueGenericCreateStatic+0x8a>
 80070bc:	2300      	movs	r3, #0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d10b      	bne.n	80070da <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80070c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c6:	f383 8811 	msr	BASEPRI, r3
 80070ca:	f3bf 8f6f 	isb	sy
 80070ce:	f3bf 8f4f 	dsb	sy
 80070d2:	61fb      	str	r3, [r7, #28]
}
 80070d4:	bf00      	nop
 80070d6:	bf00      	nop
 80070d8:	e7fd      	b.n	80070d6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80070da:	2350      	movs	r3, #80	@ 0x50
 80070dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	2b50      	cmp	r3, #80	@ 0x50
 80070e2:	d00b      	beq.n	80070fc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80070e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e8:	f383 8811 	msr	BASEPRI, r3
 80070ec:	f3bf 8f6f 	isb	sy
 80070f0:	f3bf 8f4f 	dsb	sy
 80070f4:	61bb      	str	r3, [r7, #24]
}
 80070f6:	bf00      	nop
 80070f8:	bf00      	nop
 80070fa:	e7fd      	b.n	80070f8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80070fc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007104:	2b00      	cmp	r3, #0
 8007106:	d00d      	beq.n	8007124 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800710a:	2201      	movs	r2, #1
 800710c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007110:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007116:	9300      	str	r3, [sp, #0]
 8007118:	4613      	mov	r3, r2
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	68b9      	ldr	r1, [r7, #8]
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f000 f840 	bl	80071a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007126:	4618      	mov	r0, r3
 8007128:	3730      	adds	r7, #48	@ 0x30
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800712e:	b580      	push	{r7, lr}
 8007130:	b08a      	sub	sp, #40	@ 0x28
 8007132:	af02      	add	r7, sp, #8
 8007134:	60f8      	str	r0, [r7, #12]
 8007136:	60b9      	str	r1, [r7, #8]
 8007138:	4613      	mov	r3, r2
 800713a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d10b      	bne.n	800715a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007146:	f383 8811 	msr	BASEPRI, r3
 800714a:	f3bf 8f6f 	isb	sy
 800714e:	f3bf 8f4f 	dsb	sy
 8007152:	613b      	str	r3, [r7, #16]
}
 8007154:	bf00      	nop
 8007156:	bf00      	nop
 8007158:	e7fd      	b.n	8007156 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	68ba      	ldr	r2, [r7, #8]
 800715e:	fb02 f303 	mul.w	r3, r2, r3
 8007162:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	3350      	adds	r3, #80	@ 0x50
 8007168:	4618      	mov	r0, r3
 800716a:	f003 fc6f 	bl	800aa4c <pvPortMalloc>
 800716e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d011      	beq.n	800719a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	3350      	adds	r3, #80	@ 0x50
 800717e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007188:	79fa      	ldrb	r2, [r7, #7]
 800718a:	69bb      	ldr	r3, [r7, #24]
 800718c:	9300      	str	r3, [sp, #0]
 800718e:	4613      	mov	r3, r2
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	68b9      	ldr	r1, [r7, #8]
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f000 f805 	bl	80071a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800719a:	69bb      	ldr	r3, [r7, #24]
	}
 800719c:	4618      	mov	r0, r3
 800719e:	3720      	adds	r7, #32
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b084      	sub	sp, #16
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	607a      	str	r2, [r7, #4]
 80071b0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d103      	bne.n	80071c0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80071b8:	69bb      	ldr	r3, [r7, #24]
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	601a      	str	r2, [r3, #0]
 80071be:	e002      	b.n	80071c6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	687a      	ldr	r2, [r7, #4]
 80071c4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	68ba      	ldr	r2, [r7, #8]
 80071d0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80071d2:	2101      	movs	r1, #1
 80071d4:	69b8      	ldr	r0, [r7, #24]
 80071d6:	f7ff fec3 	bl	8006f60 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	78fa      	ldrb	r2, [r7, #3]
 80071de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80071e2:	bf00      	nop
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b082      	sub	sp, #8
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00e      	beq.n	8007216 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800720a:	2300      	movs	r3, #0
 800720c:	2200      	movs	r2, #0
 800720e:	2100      	movs	r1, #0
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 f88b 	bl	800732c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007216:	bf00      	nop
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800721e:	b580      	push	{r7, lr}
 8007220:	b086      	sub	sp, #24
 8007222:	af00      	add	r7, sp, #0
 8007224:	4603      	mov	r3, r0
 8007226:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007228:	2301      	movs	r3, #1
 800722a:	617b      	str	r3, [r7, #20]
 800722c:	2300      	movs	r3, #0
 800722e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007230:	79fb      	ldrb	r3, [r7, #7]
 8007232:	461a      	mov	r2, r3
 8007234:	6939      	ldr	r1, [r7, #16]
 8007236:	6978      	ldr	r0, [r7, #20]
 8007238:	f7ff ff79 	bl	800712e <xQueueGenericCreate>
 800723c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f7ff ffd3 	bl	80071ea <prvInitialiseMutex>

		return xNewQueue;
 8007244:	68fb      	ldr	r3, [r7, #12]
	}
 8007246:	4618      	mov	r0, r3
 8007248:	3718      	adds	r7, #24
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}

0800724e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800724e:	b580      	push	{r7, lr}
 8007250:	b08a      	sub	sp, #40	@ 0x28
 8007252:	af02      	add	r7, sp, #8
 8007254:	60f8      	str	r0, [r7, #12]
 8007256:	60b9      	str	r1, [r7, #8]
 8007258:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d10b      	bne.n	8007278 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007264:	f383 8811 	msr	BASEPRI, r3
 8007268:	f3bf 8f6f 	isb	sy
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	61bb      	str	r3, [r7, #24]
}
 8007272:	bf00      	nop
 8007274:	bf00      	nop
 8007276:	e7fd      	b.n	8007274 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	429a      	cmp	r2, r3
 800727e:	d90b      	bls.n	8007298 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007284:	f383 8811 	msr	BASEPRI, r3
 8007288:	f3bf 8f6f 	isb	sy
 800728c:	f3bf 8f4f 	dsb	sy
 8007290:	617b      	str	r3, [r7, #20]
}
 8007292:	bf00      	nop
 8007294:	bf00      	nop
 8007296:	e7fd      	b.n	8007294 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007298:	2302      	movs	r3, #2
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	2100      	movs	r1, #0
 80072a2:	68f8      	ldr	r0, [r7, #12]
 80072a4:	f7ff fec6 	bl	8007034 <xQueueGenericCreateStatic>
 80072a8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80072aa:	69fb      	ldr	r3, [r7, #28]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d002      	beq.n	80072b6 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	68ba      	ldr	r2, [r7, #8]
 80072b4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80072b6:	69fb      	ldr	r3, [r7, #28]
	}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3720      	adds	r7, #32
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b086      	sub	sp, #24
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d10b      	bne.n	80072e8 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80072d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d4:	f383 8811 	msr	BASEPRI, r3
 80072d8:	f3bf 8f6f 	isb	sy
 80072dc:	f3bf 8f4f 	dsb	sy
 80072e0:	613b      	str	r3, [r7, #16]
}
 80072e2:	bf00      	nop
 80072e4:	bf00      	nop
 80072e6:	e7fd      	b.n	80072e4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80072e8:	683a      	ldr	r2, [r7, #0]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d90b      	bls.n	8007308 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80072f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	60fb      	str	r3, [r7, #12]
}
 8007302:	bf00      	nop
 8007304:	bf00      	nop
 8007306:	e7fd      	b.n	8007304 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007308:	2202      	movs	r2, #2
 800730a:	2100      	movs	r1, #0
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f7ff ff0e 	bl	800712e <xQueueGenericCreate>
 8007312:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d002      	beq.n	8007320 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	683a      	ldr	r2, [r7, #0]
 800731e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007320:	697b      	ldr	r3, [r7, #20]
	}
 8007322:	4618      	mov	r0, r3
 8007324:	3718      	adds	r7, #24
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}
	...

0800732c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b08e      	sub	sp, #56	@ 0x38
 8007330:	af00      	add	r7, sp, #0
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	60b9      	str	r1, [r7, #8]
 8007336:	607a      	str	r2, [r7, #4]
 8007338:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800733a:	2300      	movs	r3, #0
 800733c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10b      	bne.n	8007360 <xQueueGenericSend+0x34>
	__asm volatile
 8007348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734c:	f383 8811 	msr	BASEPRI, r3
 8007350:	f3bf 8f6f 	isb	sy
 8007354:	f3bf 8f4f 	dsb	sy
 8007358:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800735a:	bf00      	nop
 800735c:	bf00      	nop
 800735e:	e7fd      	b.n	800735c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d103      	bne.n	800736e <xQueueGenericSend+0x42>
 8007366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800736a:	2b00      	cmp	r3, #0
 800736c:	d101      	bne.n	8007372 <xQueueGenericSend+0x46>
 800736e:	2301      	movs	r3, #1
 8007370:	e000      	b.n	8007374 <xQueueGenericSend+0x48>
 8007372:	2300      	movs	r3, #0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d10b      	bne.n	8007390 <xQueueGenericSend+0x64>
	__asm volatile
 8007378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800737c:	f383 8811 	msr	BASEPRI, r3
 8007380:	f3bf 8f6f 	isb	sy
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800738a:	bf00      	nop
 800738c:	bf00      	nop
 800738e:	e7fd      	b.n	800738c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	2b02      	cmp	r3, #2
 8007394:	d103      	bne.n	800739e <xQueueGenericSend+0x72>
 8007396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800739a:	2b01      	cmp	r3, #1
 800739c:	d101      	bne.n	80073a2 <xQueueGenericSend+0x76>
 800739e:	2301      	movs	r3, #1
 80073a0:	e000      	b.n	80073a4 <xQueueGenericSend+0x78>
 80073a2:	2300      	movs	r3, #0
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10b      	bne.n	80073c0 <xQueueGenericSend+0x94>
	__asm volatile
 80073a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ac:	f383 8811 	msr	BASEPRI, r3
 80073b0:	f3bf 8f6f 	isb	sy
 80073b4:	f3bf 8f4f 	dsb	sy
 80073b8:	623b      	str	r3, [r7, #32]
}
 80073ba:	bf00      	nop
 80073bc:	bf00      	nop
 80073be:	e7fd      	b.n	80073bc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073c0:	f002 f8a4 	bl	800950c <xTaskGetSchedulerState>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d102      	bne.n	80073d0 <xQueueGenericSend+0xa4>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d101      	bne.n	80073d4 <xQueueGenericSend+0xa8>
 80073d0:	2301      	movs	r3, #1
 80073d2:	e000      	b.n	80073d6 <xQueueGenericSend+0xaa>
 80073d4:	2300      	movs	r3, #0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10b      	bne.n	80073f2 <xQueueGenericSend+0xc6>
	__asm volatile
 80073da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073de:	f383 8811 	msr	BASEPRI, r3
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	f3bf 8f4f 	dsb	sy
 80073ea:	61fb      	str	r3, [r7, #28]
}
 80073ec:	bf00      	nop
 80073ee:	bf00      	nop
 80073f0:	e7fd      	b.n	80073ee <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073f2:	f003 fa09 	bl	800a808 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073fe:	429a      	cmp	r2, r3
 8007400:	d302      	bcc.n	8007408 <xQueueGenericSend+0xdc>
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	2b02      	cmp	r3, #2
 8007406:	d129      	bne.n	800745c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007408:	683a      	ldr	r2, [r7, #0]
 800740a:	68b9      	ldr	r1, [r7, #8]
 800740c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800740e:	f000 fc6d 	bl	8007cec <prvCopyDataToQueue>
 8007412:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007418:	2b00      	cmp	r3, #0
 800741a:	d010      	beq.n	800743e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800741c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741e:	3324      	adds	r3, #36	@ 0x24
 8007420:	4618      	mov	r0, r3
 8007422:	f001 fe3f 	bl	80090a4 <xTaskRemoveFromEventList>
 8007426:	4603      	mov	r3, r0
 8007428:	2b00      	cmp	r3, #0
 800742a:	d013      	beq.n	8007454 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800742c:	4b3f      	ldr	r3, [pc, #252]	@ (800752c <xQueueGenericSend+0x200>)
 800742e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	f3bf 8f4f 	dsb	sy
 8007438:	f3bf 8f6f 	isb	sy
 800743c:	e00a      	b.n	8007454 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800743e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007440:	2b00      	cmp	r3, #0
 8007442:	d007      	beq.n	8007454 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007444:	4b39      	ldr	r3, [pc, #228]	@ (800752c <xQueueGenericSend+0x200>)
 8007446:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800744a:	601a      	str	r2, [r3, #0]
 800744c:	f3bf 8f4f 	dsb	sy
 8007450:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007454:	f003 fa0a 	bl	800a86c <vPortExitCritical>
				return pdPASS;
 8007458:	2301      	movs	r3, #1
 800745a:	e063      	b.n	8007524 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d103      	bne.n	800746a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007462:	f003 fa03 	bl	800a86c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007466:	2300      	movs	r3, #0
 8007468:	e05c      	b.n	8007524 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800746a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800746c:	2b00      	cmp	r3, #0
 800746e:	d106      	bne.n	800747e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007470:	f107 0314 	add.w	r3, r7, #20
 8007474:	4618      	mov	r0, r3
 8007476:	f001 fedd 	bl	8009234 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800747a:	2301      	movs	r3, #1
 800747c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800747e:	f003 f9f5 	bl	800a86c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007482:	f001 fbab 	bl	8008bdc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007486:	f003 f9bf 	bl	800a808 <vPortEnterCritical>
 800748a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007490:	b25b      	sxtb	r3, r3
 8007492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007496:	d103      	bne.n	80074a0 <xQueueGenericSend+0x174>
 8007498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749a:	2200      	movs	r2, #0
 800749c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074a6:	b25b      	sxtb	r3, r3
 80074a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ac:	d103      	bne.n	80074b6 <xQueueGenericSend+0x18a>
 80074ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b0:	2200      	movs	r2, #0
 80074b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074b6:	f003 f9d9 	bl	800a86c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074ba:	1d3a      	adds	r2, r7, #4
 80074bc:	f107 0314 	add.w	r3, r7, #20
 80074c0:	4611      	mov	r1, r2
 80074c2:	4618      	mov	r0, r3
 80074c4:	f001 fecc 	bl	8009260 <xTaskCheckForTimeOut>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d124      	bne.n	8007518 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80074ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074d0:	f000 fd04 	bl	8007edc <prvIsQueueFull>
 80074d4:	4603      	mov	r3, r0
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d018      	beq.n	800750c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80074da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074dc:	3310      	adds	r3, #16
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	4611      	mov	r1, r2
 80074e2:	4618      	mov	r0, r3
 80074e4:	f001 fd4e 	bl	8008f84 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80074e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074ea:	f000 fc8f 	bl	8007e0c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80074ee:	f001 fb83 	bl	8008bf8 <xTaskResumeAll>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	f47f af7c 	bne.w	80073f2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80074fa:	4b0c      	ldr	r3, [pc, #48]	@ (800752c <xQueueGenericSend+0x200>)
 80074fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007500:	601a      	str	r2, [r3, #0]
 8007502:	f3bf 8f4f 	dsb	sy
 8007506:	f3bf 8f6f 	isb	sy
 800750a:	e772      	b.n	80073f2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800750c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800750e:	f000 fc7d 	bl	8007e0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007512:	f001 fb71 	bl	8008bf8 <xTaskResumeAll>
 8007516:	e76c      	b.n	80073f2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007518:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800751a:	f000 fc77 	bl	8007e0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800751e:	f001 fb6b 	bl	8008bf8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007522:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007524:	4618      	mov	r0, r3
 8007526:	3738      	adds	r7, #56	@ 0x38
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}
 800752c:	e000ed04 	.word	0xe000ed04

08007530 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b090      	sub	sp, #64	@ 0x40
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	607a      	str	r2, [r7, #4]
 800753c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007544:	2b00      	cmp	r3, #0
 8007546:	d10b      	bne.n	8007560 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800754c:	f383 8811 	msr	BASEPRI, r3
 8007550:	f3bf 8f6f 	isb	sy
 8007554:	f3bf 8f4f 	dsb	sy
 8007558:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800755a:	bf00      	nop
 800755c:	bf00      	nop
 800755e:	e7fd      	b.n	800755c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d103      	bne.n	800756e <xQueueGenericSendFromISR+0x3e>
 8007566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800756a:	2b00      	cmp	r3, #0
 800756c:	d101      	bne.n	8007572 <xQueueGenericSendFromISR+0x42>
 800756e:	2301      	movs	r3, #1
 8007570:	e000      	b.n	8007574 <xQueueGenericSendFromISR+0x44>
 8007572:	2300      	movs	r3, #0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10b      	bne.n	8007590 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800757c:	f383 8811 	msr	BASEPRI, r3
 8007580:	f3bf 8f6f 	isb	sy
 8007584:	f3bf 8f4f 	dsb	sy
 8007588:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800758a:	bf00      	nop
 800758c:	bf00      	nop
 800758e:	e7fd      	b.n	800758c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	2b02      	cmp	r3, #2
 8007594:	d103      	bne.n	800759e <xQueueGenericSendFromISR+0x6e>
 8007596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800759a:	2b01      	cmp	r3, #1
 800759c:	d101      	bne.n	80075a2 <xQueueGenericSendFromISR+0x72>
 800759e:	2301      	movs	r3, #1
 80075a0:	e000      	b.n	80075a4 <xQueueGenericSendFromISR+0x74>
 80075a2:	2300      	movs	r3, #0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d10b      	bne.n	80075c0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80075a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ac:	f383 8811 	msr	BASEPRI, r3
 80075b0:	f3bf 8f6f 	isb	sy
 80075b4:	f3bf 8f4f 	dsb	sy
 80075b8:	623b      	str	r3, [r7, #32]
}
 80075ba:	bf00      	nop
 80075bc:	bf00      	nop
 80075be:	e7fd      	b.n	80075bc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80075c0:	f003 fa02 	bl	800a9c8 <vPortValidateInterruptPriority>
	__asm volatile
 80075c4:	f3ef 8211 	mrs	r2, BASEPRI
 80075c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075cc:	f383 8811 	msr	BASEPRI, r3
 80075d0:	f3bf 8f6f 	isb	sy
 80075d4:	f3bf 8f4f 	dsb	sy
 80075d8:	61fa      	str	r2, [r7, #28]
 80075da:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80075dc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80075de:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80075e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d302      	bcc.n	80075f2 <xQueueGenericSendFromISR+0xc2>
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	2b02      	cmp	r3, #2
 80075f0:	d12f      	bne.n	8007652 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80075f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007600:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007602:	683a      	ldr	r2, [r7, #0]
 8007604:	68b9      	ldr	r1, [r7, #8]
 8007606:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007608:	f000 fb70 	bl	8007cec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800760c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007614:	d112      	bne.n	800763c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800761a:	2b00      	cmp	r3, #0
 800761c:	d016      	beq.n	800764c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800761e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007620:	3324      	adds	r3, #36	@ 0x24
 8007622:	4618      	mov	r0, r3
 8007624:	f001 fd3e 	bl	80090a4 <xTaskRemoveFromEventList>
 8007628:	4603      	mov	r3, r0
 800762a:	2b00      	cmp	r3, #0
 800762c:	d00e      	beq.n	800764c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d00b      	beq.n	800764c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	601a      	str	r2, [r3, #0]
 800763a:	e007      	b.n	800764c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800763c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007640:	3301      	adds	r3, #1
 8007642:	b2db      	uxtb	r3, r3
 8007644:	b25a      	sxtb	r2, r3
 8007646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007648:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800764c:	2301      	movs	r3, #1
 800764e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007650:	e001      	b.n	8007656 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007652:	2300      	movs	r3, #0
 8007654:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007658:	617b      	str	r3, [r7, #20]
	__asm volatile
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	f383 8811 	msr	BASEPRI, r3
}
 8007660:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007664:	4618      	mov	r0, r3
 8007666:	3740      	adds	r7, #64	@ 0x40
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b08e      	sub	sp, #56	@ 0x38
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800767a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10b      	bne.n	8007698 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007684:	f383 8811 	msr	BASEPRI, r3
 8007688:	f3bf 8f6f 	isb	sy
 800768c:	f3bf 8f4f 	dsb	sy
 8007690:	623b      	str	r3, [r7, #32]
}
 8007692:	bf00      	nop
 8007694:	bf00      	nop
 8007696:	e7fd      	b.n	8007694 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00b      	beq.n	80076b8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80076a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a4:	f383 8811 	msr	BASEPRI, r3
 80076a8:	f3bf 8f6f 	isb	sy
 80076ac:	f3bf 8f4f 	dsb	sy
 80076b0:	61fb      	str	r3, [r7, #28]
}
 80076b2:	bf00      	nop
 80076b4:	bf00      	nop
 80076b6:	e7fd      	b.n	80076b4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80076b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d103      	bne.n	80076c8 <xQueueGiveFromISR+0x5c>
 80076c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d101      	bne.n	80076cc <xQueueGiveFromISR+0x60>
 80076c8:	2301      	movs	r3, #1
 80076ca:	e000      	b.n	80076ce <xQueueGiveFromISR+0x62>
 80076cc:	2300      	movs	r3, #0
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10b      	bne.n	80076ea <xQueueGiveFromISR+0x7e>
	__asm volatile
 80076d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d6:	f383 8811 	msr	BASEPRI, r3
 80076da:	f3bf 8f6f 	isb	sy
 80076de:	f3bf 8f4f 	dsb	sy
 80076e2:	61bb      	str	r3, [r7, #24]
}
 80076e4:	bf00      	nop
 80076e6:	bf00      	nop
 80076e8:	e7fd      	b.n	80076e6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80076ea:	f003 f96d 	bl	800a9c8 <vPortValidateInterruptPriority>
	__asm volatile
 80076ee:	f3ef 8211 	mrs	r2, BASEPRI
 80076f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f6:	f383 8811 	msr	BASEPRI, r3
 80076fa:	f3bf 8f6f 	isb	sy
 80076fe:	f3bf 8f4f 	dsb	sy
 8007702:	617a      	str	r2, [r7, #20]
 8007704:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007706:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007708:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800770a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800770e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007714:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007716:	429a      	cmp	r2, r3
 8007718:	d22b      	bcs.n	8007772 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800771a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007720:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007726:	1c5a      	adds	r2, r3, #1
 8007728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800772c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007734:	d112      	bne.n	800775c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773a:	2b00      	cmp	r3, #0
 800773c:	d016      	beq.n	800776c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800773e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007740:	3324      	adds	r3, #36	@ 0x24
 8007742:	4618      	mov	r0, r3
 8007744:	f001 fcae 	bl	80090a4 <xTaskRemoveFromEventList>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00e      	beq.n	800776c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d00b      	beq.n	800776c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	2201      	movs	r2, #1
 8007758:	601a      	str	r2, [r3, #0]
 800775a:	e007      	b.n	800776c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800775c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007760:	3301      	adds	r3, #1
 8007762:	b2db      	uxtb	r3, r3
 8007764:	b25a      	sxtb	r2, r3
 8007766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007768:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800776c:	2301      	movs	r3, #1
 800776e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007770:	e001      	b.n	8007776 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007772:	2300      	movs	r3, #0
 8007774:	637b      	str	r3, [r7, #52]	@ 0x34
 8007776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007778:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f383 8811 	msr	BASEPRI, r3
}
 8007780:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007784:	4618      	mov	r0, r3
 8007786:	3738      	adds	r7, #56	@ 0x38
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b08c      	sub	sp, #48	@ 0x30
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007798:	2300      	movs	r3, #0
 800779a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80077a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d10b      	bne.n	80077be <xQueueReceive+0x32>
	__asm volatile
 80077a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077aa:	f383 8811 	msr	BASEPRI, r3
 80077ae:	f3bf 8f6f 	isb	sy
 80077b2:	f3bf 8f4f 	dsb	sy
 80077b6:	623b      	str	r3, [r7, #32]
}
 80077b8:	bf00      	nop
 80077ba:	bf00      	nop
 80077bc:	e7fd      	b.n	80077ba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d103      	bne.n	80077cc <xQueueReceive+0x40>
 80077c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d101      	bne.n	80077d0 <xQueueReceive+0x44>
 80077cc:	2301      	movs	r3, #1
 80077ce:	e000      	b.n	80077d2 <xQueueReceive+0x46>
 80077d0:	2300      	movs	r3, #0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d10b      	bne.n	80077ee <xQueueReceive+0x62>
	__asm volatile
 80077d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077da:	f383 8811 	msr	BASEPRI, r3
 80077de:	f3bf 8f6f 	isb	sy
 80077e2:	f3bf 8f4f 	dsb	sy
 80077e6:	61fb      	str	r3, [r7, #28]
}
 80077e8:	bf00      	nop
 80077ea:	bf00      	nop
 80077ec:	e7fd      	b.n	80077ea <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077ee:	f001 fe8d 	bl	800950c <xTaskGetSchedulerState>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d102      	bne.n	80077fe <xQueueReceive+0x72>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d101      	bne.n	8007802 <xQueueReceive+0x76>
 80077fe:	2301      	movs	r3, #1
 8007800:	e000      	b.n	8007804 <xQueueReceive+0x78>
 8007802:	2300      	movs	r3, #0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d10b      	bne.n	8007820 <xQueueReceive+0x94>
	__asm volatile
 8007808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780c:	f383 8811 	msr	BASEPRI, r3
 8007810:	f3bf 8f6f 	isb	sy
 8007814:	f3bf 8f4f 	dsb	sy
 8007818:	61bb      	str	r3, [r7, #24]
}
 800781a:	bf00      	nop
 800781c:	bf00      	nop
 800781e:	e7fd      	b.n	800781c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007820:	f002 fff2 	bl	800a808 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007828:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800782a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782c:	2b00      	cmp	r3, #0
 800782e:	d01f      	beq.n	8007870 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007830:	68b9      	ldr	r1, [r7, #8]
 8007832:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007834:	f000 fac4 	bl	8007dc0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783a:	1e5a      	subs	r2, r3, #1
 800783c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800783e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00f      	beq.n	8007868 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784a:	3310      	adds	r3, #16
 800784c:	4618      	mov	r0, r3
 800784e:	f001 fc29 	bl	80090a4 <xTaskRemoveFromEventList>
 8007852:	4603      	mov	r3, r0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d007      	beq.n	8007868 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007858:	4b3c      	ldr	r3, [pc, #240]	@ (800794c <xQueueReceive+0x1c0>)
 800785a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800785e:	601a      	str	r2, [r3, #0]
 8007860:	f3bf 8f4f 	dsb	sy
 8007864:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007868:	f003 f800 	bl	800a86c <vPortExitCritical>
				return pdPASS;
 800786c:	2301      	movs	r3, #1
 800786e:	e069      	b.n	8007944 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d103      	bne.n	800787e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007876:	f002 fff9 	bl	800a86c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800787a:	2300      	movs	r3, #0
 800787c:	e062      	b.n	8007944 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800787e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007880:	2b00      	cmp	r3, #0
 8007882:	d106      	bne.n	8007892 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007884:	f107 0310 	add.w	r3, r7, #16
 8007888:	4618      	mov	r0, r3
 800788a:	f001 fcd3 	bl	8009234 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800788e:	2301      	movs	r3, #1
 8007890:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007892:	f002 ffeb 	bl	800a86c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007896:	f001 f9a1 	bl	8008bdc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800789a:	f002 ffb5 	bl	800a808 <vPortEnterCritical>
 800789e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078a4:	b25b      	sxtb	r3, r3
 80078a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078aa:	d103      	bne.n	80078b4 <xQueueReceive+0x128>
 80078ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078ba:	b25b      	sxtb	r3, r3
 80078bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078c0:	d103      	bne.n	80078ca <xQueueReceive+0x13e>
 80078c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078ca:	f002 ffcf 	bl	800a86c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80078ce:	1d3a      	adds	r2, r7, #4
 80078d0:	f107 0310 	add.w	r3, r7, #16
 80078d4:	4611      	mov	r1, r2
 80078d6:	4618      	mov	r0, r3
 80078d8:	f001 fcc2 	bl	8009260 <xTaskCheckForTimeOut>
 80078dc:	4603      	mov	r3, r0
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d123      	bne.n	800792a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078e4:	f000 fae4 	bl	8007eb0 <prvIsQueueEmpty>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d017      	beq.n	800791e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80078ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f0:	3324      	adds	r3, #36	@ 0x24
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	4611      	mov	r1, r2
 80078f6:	4618      	mov	r0, r3
 80078f8:	f001 fb44 	bl	8008f84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80078fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078fe:	f000 fa85 	bl	8007e0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007902:	f001 f979 	bl	8008bf8 <xTaskResumeAll>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d189      	bne.n	8007820 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800790c:	4b0f      	ldr	r3, [pc, #60]	@ (800794c <xQueueReceive+0x1c0>)
 800790e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007912:	601a      	str	r2, [r3, #0]
 8007914:	f3bf 8f4f 	dsb	sy
 8007918:	f3bf 8f6f 	isb	sy
 800791c:	e780      	b.n	8007820 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800791e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007920:	f000 fa74 	bl	8007e0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007924:	f001 f968 	bl	8008bf8 <xTaskResumeAll>
 8007928:	e77a      	b.n	8007820 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800792a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800792c:	f000 fa6e 	bl	8007e0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007930:	f001 f962 	bl	8008bf8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007934:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007936:	f000 fabb 	bl	8007eb0 <prvIsQueueEmpty>
 800793a:	4603      	mov	r3, r0
 800793c:	2b00      	cmp	r3, #0
 800793e:	f43f af6f 	beq.w	8007820 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007942:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007944:	4618      	mov	r0, r3
 8007946:	3730      	adds	r7, #48	@ 0x30
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}
 800794c:	e000ed04 	.word	0xe000ed04

08007950 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b08e      	sub	sp, #56	@ 0x38
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800795a:	2300      	movs	r3, #0
 800795c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007962:	2300      	movs	r3, #0
 8007964:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10b      	bne.n	8007984 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800796c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007970:	f383 8811 	msr	BASEPRI, r3
 8007974:	f3bf 8f6f 	isb	sy
 8007978:	f3bf 8f4f 	dsb	sy
 800797c:	623b      	str	r3, [r7, #32]
}
 800797e:	bf00      	nop
 8007980:	bf00      	nop
 8007982:	e7fd      	b.n	8007980 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00b      	beq.n	80079a4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800798c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007990:	f383 8811 	msr	BASEPRI, r3
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	61fb      	str	r3, [r7, #28]
}
 800799e:	bf00      	nop
 80079a0:	bf00      	nop
 80079a2:	e7fd      	b.n	80079a0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079a4:	f001 fdb2 	bl	800950c <xTaskGetSchedulerState>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d102      	bne.n	80079b4 <xQueueSemaphoreTake+0x64>
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d101      	bne.n	80079b8 <xQueueSemaphoreTake+0x68>
 80079b4:	2301      	movs	r3, #1
 80079b6:	e000      	b.n	80079ba <xQueueSemaphoreTake+0x6a>
 80079b8:	2300      	movs	r3, #0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10b      	bne.n	80079d6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80079be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c2:	f383 8811 	msr	BASEPRI, r3
 80079c6:	f3bf 8f6f 	isb	sy
 80079ca:	f3bf 8f4f 	dsb	sy
 80079ce:	61bb      	str	r3, [r7, #24]
}
 80079d0:	bf00      	nop
 80079d2:	bf00      	nop
 80079d4:	e7fd      	b.n	80079d2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079d6:	f002 ff17 	bl	800a808 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80079da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079de:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80079e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d024      	beq.n	8007a30 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80079e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e8:	1e5a      	subs	r2, r3, #1
 80079ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ec:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80079ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d104      	bne.n	8007a00 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80079f6:	f001 ff1b 	bl	8009830 <pvTaskIncrementMutexHeldCount>
 80079fa:	4602      	mov	r2, r0
 80079fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079fe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00f      	beq.n	8007a28 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a0a:	3310      	adds	r3, #16
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f001 fb49 	bl	80090a4 <xTaskRemoveFromEventList>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d007      	beq.n	8007a28 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007a18:	4b54      	ldr	r3, [pc, #336]	@ (8007b6c <xQueueSemaphoreTake+0x21c>)
 8007a1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a1e:	601a      	str	r2, [r3, #0]
 8007a20:	f3bf 8f4f 	dsb	sy
 8007a24:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a28:	f002 ff20 	bl	800a86c <vPortExitCritical>
				return pdPASS;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e098      	b.n	8007b62 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d112      	bne.n	8007a5c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00b      	beq.n	8007a54 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a40:	f383 8811 	msr	BASEPRI, r3
 8007a44:	f3bf 8f6f 	isb	sy
 8007a48:	f3bf 8f4f 	dsb	sy
 8007a4c:	617b      	str	r3, [r7, #20]
}
 8007a4e:	bf00      	nop
 8007a50:	bf00      	nop
 8007a52:	e7fd      	b.n	8007a50 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007a54:	f002 ff0a 	bl	800a86c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	e082      	b.n	8007b62 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d106      	bne.n	8007a70 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a62:	f107 030c 	add.w	r3, r7, #12
 8007a66:	4618      	mov	r0, r3
 8007a68:	f001 fbe4 	bl	8009234 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a70:	f002 fefc 	bl	800a86c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a74:	f001 f8b2 	bl	8008bdc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a78:	f002 fec6 	bl	800a808 <vPortEnterCritical>
 8007a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a82:	b25b      	sxtb	r3, r3
 8007a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a88:	d103      	bne.n	8007a92 <xQueueSemaphoreTake+0x142>
 8007a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a98:	b25b      	sxtb	r3, r3
 8007a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a9e:	d103      	bne.n	8007aa8 <xQueueSemaphoreTake+0x158>
 8007aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007aa8:	f002 fee0 	bl	800a86c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007aac:	463a      	mov	r2, r7
 8007aae:	f107 030c 	add.w	r3, r7, #12
 8007ab2:	4611      	mov	r1, r2
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f001 fbd3 	bl	8009260 <xTaskCheckForTimeOut>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d132      	bne.n	8007b26 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ac0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ac2:	f000 f9f5 	bl	8007eb0 <prvIsQueueEmpty>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d026      	beq.n	8007b1a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d109      	bne.n	8007ae8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007ad4:	f002 fe98 	bl	800a808 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f001 fd33 	bl	8009548 <xTaskPriorityInherit>
 8007ae2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007ae4:	f002 fec2 	bl	800a86c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aea:	3324      	adds	r3, #36	@ 0x24
 8007aec:	683a      	ldr	r2, [r7, #0]
 8007aee:	4611      	mov	r1, r2
 8007af0:	4618      	mov	r0, r3
 8007af2:	f001 fa47 	bl	8008f84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007af6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007af8:	f000 f988 	bl	8007e0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007afc:	f001 f87c 	bl	8008bf8 <xTaskResumeAll>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	f47f af67 	bne.w	80079d6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007b08:	4b18      	ldr	r3, [pc, #96]	@ (8007b6c <xQueueSemaphoreTake+0x21c>)
 8007b0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	f3bf 8f4f 	dsb	sy
 8007b14:	f3bf 8f6f 	isb	sy
 8007b18:	e75d      	b.n	80079d6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007b1a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b1c:	f000 f976 	bl	8007e0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b20:	f001 f86a 	bl	8008bf8 <xTaskResumeAll>
 8007b24:	e757      	b.n	80079d6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007b26:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b28:	f000 f970 	bl	8007e0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b2c:	f001 f864 	bl	8008bf8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b32:	f000 f9bd 	bl	8007eb0 <prvIsQueueEmpty>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f43f af4c 	beq.w	80079d6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00d      	beq.n	8007b60 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007b44:	f002 fe60 	bl	800a808 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007b48:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b4a:	f000 f8b7 	bl	8007cbc <prvGetDisinheritPriorityAfterTimeout>
 8007b4e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b56:	4618      	mov	r0, r3
 8007b58:	f001 fdce 	bl	80096f8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007b5c:	f002 fe86 	bl	800a86c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b60:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3738      	adds	r7, #56	@ 0x38
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	e000ed04 	.word	0xe000ed04

08007b70 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b08e      	sub	sp, #56	@ 0x38
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d10b      	bne.n	8007b9e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8a:	f383 8811 	msr	BASEPRI, r3
 8007b8e:	f3bf 8f6f 	isb	sy
 8007b92:	f3bf 8f4f 	dsb	sy
 8007b96:	623b      	str	r3, [r7, #32]
}
 8007b98:	bf00      	nop
 8007b9a:	bf00      	nop
 8007b9c:	e7fd      	b.n	8007b9a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d103      	bne.n	8007bac <xQueueReceiveFromISR+0x3c>
 8007ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d101      	bne.n	8007bb0 <xQueueReceiveFromISR+0x40>
 8007bac:	2301      	movs	r3, #1
 8007bae:	e000      	b.n	8007bb2 <xQueueReceiveFromISR+0x42>
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d10b      	bne.n	8007bce <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bba:	f383 8811 	msr	BASEPRI, r3
 8007bbe:	f3bf 8f6f 	isb	sy
 8007bc2:	f3bf 8f4f 	dsb	sy
 8007bc6:	61fb      	str	r3, [r7, #28]
}
 8007bc8:	bf00      	nop
 8007bca:	bf00      	nop
 8007bcc:	e7fd      	b.n	8007bca <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007bce:	f002 fefb 	bl	800a9c8 <vPortValidateInterruptPriority>
	__asm volatile
 8007bd2:	f3ef 8211 	mrs	r2, BASEPRI
 8007bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bda:	f383 8811 	msr	BASEPRI, r3
 8007bde:	f3bf 8f6f 	isb	sy
 8007be2:	f3bf 8f4f 	dsb	sy
 8007be6:	61ba      	str	r2, [r7, #24]
 8007be8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007bea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d02f      	beq.n	8007c5a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007c04:	68b9      	ldr	r1, [r7, #8]
 8007c06:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c08:	f000 f8da 	bl	8007dc0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c0e:	1e5a      	subs	r2, r3, #1
 8007c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c12:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007c14:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c1c:	d112      	bne.n	8007c44 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d016      	beq.n	8007c54 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c28:	3310      	adds	r3, #16
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f001 fa3a 	bl	80090a4 <xTaskRemoveFromEventList>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00e      	beq.n	8007c54 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00b      	beq.n	8007c54 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	601a      	str	r2, [r3, #0]
 8007c42:	e007      	b.n	8007c54 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007c44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c48:	3301      	adds	r3, #1
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	b25a      	sxtb	r2, r3
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007c54:	2301      	movs	r3, #1
 8007c56:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c58:	e001      	b.n	8007c5e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c60:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	f383 8811 	msr	BASEPRI, r3
}
 8007c68:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3738      	adds	r7, #56	@ 0x38
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d10b      	bne.n	8007c9e <vQueueDelete+0x2a>
	__asm volatile
 8007c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c8a:	f383 8811 	msr	BASEPRI, r3
 8007c8e:	f3bf 8f6f 	isb	sy
 8007c92:	f3bf 8f4f 	dsb	sy
 8007c96:	60bb      	str	r3, [r7, #8]
}
 8007c98:	bf00      	nop
 8007c9a:	bf00      	nop
 8007c9c:	e7fd      	b.n	8007c9a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007c9e:	68f8      	ldr	r0, [r7, #12]
 8007ca0:	f000 f95e 	bl	8007f60 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d102      	bne.n	8007cb4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007cae:	68f8      	ldr	r0, [r7, #12]
 8007cb0:	f002 ff9a 	bl	800abe8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007cb4:	bf00      	nop
 8007cb6:	3710      	adds	r7, #16
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b085      	sub	sp, #20
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d006      	beq.n	8007cda <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007cd6:	60fb      	str	r3, [r7, #12]
 8007cd8:	e001      	b.n	8007cde <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007cde:	68fb      	ldr	r3, [r7, #12]
	}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3714      	adds	r7, #20
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr

08007cec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b086      	sub	sp, #24
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d00:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d10d      	bne.n	8007d26 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d14d      	bne.n	8007dae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	4618      	mov	r0, r3
 8007d18:	f001 fc7e 	bl	8009618 <xTaskPriorityDisinherit>
 8007d1c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2200      	movs	r2, #0
 8007d22:	609a      	str	r2, [r3, #8]
 8007d24:	e043      	b.n	8007dae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d119      	bne.n	8007d60 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6858      	ldr	r0, [r3, #4]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d34:	461a      	mov	r2, r3
 8007d36:	68b9      	ldr	r1, [r7, #8]
 8007d38:	f003 fe6d 	bl	800ba16 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	685a      	ldr	r2, [r3, #4]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d44:	441a      	add	r2, r3
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	685a      	ldr	r2, [r3, #4]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d32b      	bcc.n	8007dae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	605a      	str	r2, [r3, #4]
 8007d5e:	e026      	b.n	8007dae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	68d8      	ldr	r0, [r3, #12]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d68:	461a      	mov	r2, r3
 8007d6a:	68b9      	ldr	r1, [r7, #8]
 8007d6c:	f003 fe53 	bl	800ba16 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	68da      	ldr	r2, [r3, #12]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d78:	425b      	negs	r3, r3
 8007d7a:	441a      	add	r2, r3
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	68da      	ldr	r2, [r3, #12]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d207      	bcs.n	8007d9c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	689a      	ldr	r2, [r3, #8]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d94:	425b      	negs	r3, r3
 8007d96:	441a      	add	r2, r3
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d105      	bne.n	8007dae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d002      	beq.n	8007dae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	3b01      	subs	r3, #1
 8007dac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	1c5a      	adds	r2, r3, #1
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007db6:	697b      	ldr	r3, [r7, #20]
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3718      	adds	r7, #24
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}

08007dc0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b082      	sub	sp, #8
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d018      	beq.n	8007e04 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	68da      	ldr	r2, [r3, #12]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dda:	441a      	add	r2, r3
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	68da      	ldr	r2, [r3, #12]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d303      	bcc.n	8007df4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68d9      	ldr	r1, [r3, #12]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	6838      	ldr	r0, [r7, #0]
 8007e00:	f003 fe09 	bl	800ba16 <memcpy>
	}
}
 8007e04:	bf00      	nop
 8007e06:	3708      	adds	r7, #8
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007e14:	f002 fcf8 	bl	800a808 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e1e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e20:	e011      	b.n	8007e46 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d012      	beq.n	8007e50 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	3324      	adds	r3, #36	@ 0x24
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f001 f938 	bl	80090a4 <xTaskRemoveFromEventList>
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d001      	beq.n	8007e3e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007e3a:	f001 fa75 	bl	8009328 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007e3e:	7bfb      	ldrb	r3, [r7, #15]
 8007e40:	3b01      	subs	r3, #1
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	dce9      	bgt.n	8007e22 <prvUnlockQueue+0x16>
 8007e4e:	e000      	b.n	8007e52 <prvUnlockQueue+0x46>
					break;
 8007e50:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	22ff      	movs	r2, #255	@ 0xff
 8007e56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007e5a:	f002 fd07 	bl	800a86c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007e5e:	f002 fcd3 	bl	800a808 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e68:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e6a:	e011      	b.n	8007e90 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d012      	beq.n	8007e9a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	3310      	adds	r3, #16
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f001 f913 	bl	80090a4 <xTaskRemoveFromEventList>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d001      	beq.n	8007e88 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007e84:	f001 fa50 	bl	8009328 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007e88:	7bbb      	ldrb	r3, [r7, #14]
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	dce9      	bgt.n	8007e6c <prvUnlockQueue+0x60>
 8007e98:	e000      	b.n	8007e9c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007e9a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	22ff      	movs	r2, #255	@ 0xff
 8007ea0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007ea4:	f002 fce2 	bl	800a86c <vPortExitCritical>
}
 8007ea8:	bf00      	nop
 8007eaa:	3710      	adds	r7, #16
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007eb8:	f002 fca6 	bl	800a808 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d102      	bne.n	8007eca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	60fb      	str	r3, [r7, #12]
 8007ec8:	e001      	b.n	8007ece <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007ece:	f002 fccd 	bl	800a86c <vPortExitCritical>

	return xReturn;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	3710      	adds	r7, #16
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd80      	pop	{r7, pc}

08007edc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ee4:	f002 fc90 	bl	800a808 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d102      	bne.n	8007efa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	60fb      	str	r3, [r7, #12]
 8007ef8:	e001      	b.n	8007efe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007efa:	2300      	movs	r3, #0
 8007efc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007efe:	f002 fcb5 	bl	800a86c <vPortExitCritical>

	return xReturn;
 8007f02:	68fb      	ldr	r3, [r7, #12]
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3710      	adds	r7, #16
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b085      	sub	sp, #20
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f16:	2300      	movs	r3, #0
 8007f18:	60fb      	str	r3, [r7, #12]
 8007f1a:	e014      	b.n	8007f46 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007f1c:	4a0f      	ldr	r2, [pc, #60]	@ (8007f5c <vQueueAddToRegistry+0x50>)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10b      	bne.n	8007f40 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007f28:	490c      	ldr	r1, [pc, #48]	@ (8007f5c <vQueueAddToRegistry+0x50>)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	683a      	ldr	r2, [r7, #0]
 8007f2e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007f32:	4a0a      	ldr	r2, [pc, #40]	@ (8007f5c <vQueueAddToRegistry+0x50>)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	00db      	lsls	r3, r3, #3
 8007f38:	4413      	add	r3, r2
 8007f3a:	687a      	ldr	r2, [r7, #4]
 8007f3c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007f3e:	e006      	b.n	8007f4e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	3301      	adds	r3, #1
 8007f44:	60fb      	str	r3, [r7, #12]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2b07      	cmp	r3, #7
 8007f4a:	d9e7      	bls.n	8007f1c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007f4c:	bf00      	nop
 8007f4e:	bf00      	nop
 8007f50:	3714      	adds	r7, #20
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr
 8007f5a:	bf00      	nop
 8007f5c:	20002ea4 	.word	0x20002ea4

08007f60 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f68:	2300      	movs	r3, #0
 8007f6a:	60fb      	str	r3, [r7, #12]
 8007f6c:	e016      	b.n	8007f9c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007f6e:	4a10      	ldr	r2, [pc, #64]	@ (8007fb0 <vQueueUnregisterQueue+0x50>)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	00db      	lsls	r3, r3, #3
 8007f74:	4413      	add	r3, r2
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	687a      	ldr	r2, [r7, #4]
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d10b      	bne.n	8007f96 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007f7e:	4a0c      	ldr	r2, [pc, #48]	@ (8007fb0 <vQueueUnregisterQueue+0x50>)
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2100      	movs	r1, #0
 8007f84:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007f88:	4a09      	ldr	r2, [pc, #36]	@ (8007fb0 <vQueueUnregisterQueue+0x50>)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	00db      	lsls	r3, r3, #3
 8007f8e:	4413      	add	r3, r2
 8007f90:	2200      	movs	r2, #0
 8007f92:	605a      	str	r2, [r3, #4]
				break;
 8007f94:	e006      	b.n	8007fa4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	60fb      	str	r3, [r7, #12]
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2b07      	cmp	r3, #7
 8007fa0:	d9e5      	bls.n	8007f6e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007fa2:	bf00      	nop
 8007fa4:	bf00      	nop
 8007fa6:	3714      	adds	r7, #20
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr
 8007fb0:	20002ea4 	.word	0x20002ea4

08007fb4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b086      	sub	sp, #24
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007fc4:	f002 fc20 	bl	800a808 <vPortEnterCritical>
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fce:	b25b      	sxtb	r3, r3
 8007fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd4:	d103      	bne.n	8007fde <vQueueWaitForMessageRestricted+0x2a>
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007fe4:	b25b      	sxtb	r3, r3
 8007fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fea:	d103      	bne.n	8007ff4 <vQueueWaitForMessageRestricted+0x40>
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ff4:	f002 fc3a 	bl	800a86c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d106      	bne.n	800800e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	3324      	adds	r3, #36	@ 0x24
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	68b9      	ldr	r1, [r7, #8]
 8008008:	4618      	mov	r0, r3
 800800a:	f001 f81f 	bl	800904c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800800e:	6978      	ldr	r0, [r7, #20]
 8008010:	f7ff fefc 	bl	8007e0c <prvUnlockQueue>
	}
 8008014:	bf00      	nop
 8008016:	3718      	adds	r7, #24
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 800801c:	b580      	push	{r7, lr}
 800801e:	b08c      	sub	sp, #48	@ 0x30
 8008020:	af02      	add	r7, sp, #8
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	60b9      	str	r1, [r7, #8]
 8008026:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2b01      	cmp	r3, #1
 800802c:	d111      	bne.n	8008052 <xStreamBufferGenericCreate+0x36>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 800802e:	2301      	movs	r3, #1
 8008030:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2b04      	cmp	r3, #4
 8008038:	d81d      	bhi.n	8008076 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 800803a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800803e:	f383 8811 	msr	BASEPRI, r3
 8008042:	f3bf 8f6f 	isb	sy
 8008046:	f3bf 8f4f 	dsb	sy
 800804a:	61fb      	str	r3, [r7, #28]
}
 800804c:	bf00      	nop
 800804e:	bf00      	nop
 8008050:	e7fd      	b.n	800804e <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 8008052:	2300      	movs	r3, #0
 8008054:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			configASSERT( xBufferSizeBytes > 0 );
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10b      	bne.n	8008076 <xStreamBufferGenericCreate+0x5a>
	__asm volatile
 800805e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008062:	f383 8811 	msr	BASEPRI, r3
 8008066:	f3bf 8f6f 	isb	sy
 800806a:	f3bf 8f4f 	dsb	sy
 800806e:	61bb      	str	r3, [r7, #24]
}
 8008070:	bf00      	nop
 8008072:	bf00      	nop
 8008074:	e7fd      	b.n	8008072 <xStreamBufferGenericCreate+0x56>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	429a      	cmp	r2, r3
 800807c:	d90b      	bls.n	8008096 <xStreamBufferGenericCreate+0x7a>
	__asm volatile
 800807e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008082:	f383 8811 	msr	BASEPRI, r3
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	f3bf 8f4f 	dsb	sy
 800808e:	617b      	str	r3, [r7, #20]
}
 8008090:	bf00      	nop
 8008092:	bf00      	nop
 8008094:	e7fd      	b.n	8008092 <xStreamBufferGenericCreate+0x76>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d101      	bne.n	80080a0 <xStreamBufferGenericCreate+0x84>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 800809c:	2301      	movs	r3, #1
 800809e:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	3301      	adds	r3, #1
 80080a4:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	3324      	adds	r3, #36	@ 0x24
 80080aa:	4618      	mov	r0, r3
 80080ac:	f002 fcce 	bl	800aa4c <pvPortMalloc>
 80080b0:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 80080b2:	6a3b      	ldr	r3, [r7, #32]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d00a      	beq.n	80080ce <xStreamBufferGenericCreate+0xb2>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 80080b8:	6a3b      	ldr	r3, [r7, #32]
 80080ba:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80080be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080c2:	9300      	str	r3, [sp, #0]
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	6a38      	ldr	r0, [r7, #32]
 80080ca:	f000 fac5 	bl	8008658 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 80080ce:	6a3b      	ldr	r3, [r7, #32]
	}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3728      	adds	r7, #40	@ 0x28
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 80080d8:	b480      	push	{r7}
 80080da:	b087      	sub	sp, #28
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d10b      	bne.n	8008102 <xStreamBufferSpacesAvailable+0x2a>
	__asm volatile
 80080ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ee:	f383 8811 	msr	BASEPRI, r3
 80080f2:	f3bf 8f6f 	isb	sy
 80080f6:	f3bf 8f4f 	dsb	sy
 80080fa:	60fb      	str	r3, [r7, #12]
}
 80080fc:	bf00      	nop
 80080fe:	bf00      	nop
 8008100:	e7fd      	b.n	80080fe <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	689a      	ldr	r2, [r3, #8]
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4413      	add	r3, r2
 800810c:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	697a      	ldr	r2, [r7, #20]
 8008114:	1ad3      	subs	r3, r2, r3
 8008116:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	3b01      	subs	r3, #1
 800811c:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	697a      	ldr	r2, [r7, #20]
 8008124:	429a      	cmp	r2, r3
 8008126:	d304      	bcc.n	8008132 <xStreamBufferSpacesAvailable+0x5a>
	{
		xSpace -= pxStreamBuffer->xLength;
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	689b      	ldr	r3, [r3, #8]
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	1ad3      	subs	r3, r2, r3
 8008130:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 8008132:	697b      	ldr	r3, [r7, #20]
}
 8008134:	4618      	mov	r0, r3
 8008136:	371c      	adds	r7, #28
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b090      	sub	sp, #64	@ 0x40
 8008144:	af02      	add	r7, sp, #8
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	607a      	str	r2, [r7, #4]
 800814c:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	633b      	str	r3, [r7, #48]	@ 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	637b      	str	r3, [r7, #52]	@ 0x34

	configASSERT( pvTxData );
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d10b      	bne.n	8008174 <xStreamBufferSendFromISR+0x34>
	__asm volatile
 800815c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008160:	f383 8811 	msr	BASEPRI, r3
 8008164:	f3bf 8f6f 	isb	sy
 8008168:	f3bf 8f4f 	dsb	sy
 800816c:	623b      	str	r3, [r7, #32]
}
 800816e:	bf00      	nop
 8008170:	bf00      	nop
 8008172:	e7fd      	b.n	8008170 <xStreamBufferSendFromISR+0x30>
	configASSERT( pxStreamBuffer );
 8008174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008176:	2b00      	cmp	r3, #0
 8008178:	d10b      	bne.n	8008192 <xStreamBufferSendFromISR+0x52>
	__asm volatile
 800817a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817e:	f383 8811 	msr	BASEPRI, r3
 8008182:	f3bf 8f6f 	isb	sy
 8008186:	f3bf 8f4f 	dsb	sy
 800818a:	61fb      	str	r3, [r7, #28]
}
 800818c:	bf00      	nop
 800818e:	bf00      	nop
 8008190:	e7fd      	b.n	800818e <xStreamBufferSendFromISR+0x4e>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8008192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008194:	7f1b      	ldrb	r3, [r3, #28]
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	2b00      	cmp	r3, #0
 800819c:	d002      	beq.n	80081a4 <xStreamBufferSendFromISR+0x64>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800819e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081a0:	3304      	adds	r3, #4
 80081a2:	637b      	str	r3, [r7, #52]	@ 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 80081a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081a6:	f7ff ff97 	bl	80080d8 <xStreamBufferSpacesAvailable>
 80081aa:	62f8      	str	r0, [r7, #44]	@ 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 80081ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081ae:	9300      	str	r3, [sp, #0]
 80081b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	68b9      	ldr	r1, [r7, #8]
 80081b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081b8:	f000 f835 	bl	8008226 <prvWriteMessageToBuffer>
 80081bc:	62b8      	str	r0, [r7, #40]	@ 0x28

	if( xReturn > ( size_t ) 0 )
 80081be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d02b      	beq.n	800821c <xStreamBufferSendFromISR+0xdc>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 80081c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081c6:	f000 fa27 	bl	8008618 <prvBytesInBuffer>
 80081ca:	4602      	mov	r2, r0
 80081cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d323      	bcc.n	800821c <xStreamBufferSendFromISR+0xdc>
	__asm volatile
 80081d4:	f3ef 8211 	mrs	r2, BASEPRI
 80081d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081dc:	f383 8811 	msr	BASEPRI, r3
 80081e0:	f3bf 8f6f 	isb	sy
 80081e4:	f3bf 8f4f 	dsb	sy
 80081e8:	61ba      	str	r2, [r7, #24]
 80081ea:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80081ec:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 80081ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80081f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f2:	691b      	ldr	r3, [r3, #16]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d00b      	beq.n	8008210 <xStreamBufferSendFromISR+0xd0>
 80081f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fa:	6918      	ldr	r0, [r3, #16]
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	9300      	str	r3, [sp, #0]
 8008200:	2300      	movs	r3, #0
 8008202:	2200      	movs	r2, #0
 8008204:	2100      	movs	r1, #0
 8008206:	f001 fc3b 	bl	8009a80 <xTaskGenericNotifyFromISR>
 800820a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820c:	2200      	movs	r2, #0
 800820e:	611a      	str	r2, [r3, #16]
 8008210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008212:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	f383 8811 	msr	BASEPRI, r3
}
 800821a:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 800821c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800821e:	4618      	mov	r0, r3
 8008220:	3738      	adds	r7, #56	@ 0x38
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}

08008226 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b086      	sub	sp, #24
 800822a:	af00      	add	r7, sp, #0
 800822c:	60f8      	str	r0, [r7, #12]
 800822e:	60b9      	str	r1, [r7, #8]
 8008230:	607a      	str	r2, [r7, #4]
 8008232:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d102      	bne.n	8008240 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800823a:	2300      	movs	r3, #0
 800823c:	617b      	str	r3, [r7, #20]
 800823e:	e01d      	b.n	800827c <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	7f1b      	ldrb	r3, [r3, #28]
 8008244:	f003 0301 	and.w	r3, r3, #1
 8008248:	2b00      	cmp	r3, #0
 800824a:	d108      	bne.n	800825e <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800824c:	2301      	movs	r3, #1
 800824e:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	4293      	cmp	r3, r2
 8008256:	bf28      	it	cs
 8008258:	4613      	movcs	r3, r2
 800825a:	607b      	str	r3, [r7, #4]
 800825c:	e00e      	b.n	800827c <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800825e:	683a      	ldr	r2, [r7, #0]
 8008260:	6a3b      	ldr	r3, [r7, #32]
 8008262:	429a      	cmp	r2, r3
 8008264:	d308      	bcc.n	8008278 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 8008266:	2301      	movs	r3, #1
 8008268:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800826a:	1d3b      	adds	r3, r7, #4
 800826c:	2204      	movs	r2, #4
 800826e:	4619      	mov	r1, r3
 8008270:	68f8      	ldr	r0, [r7, #12]
 8008272:	f000 f8df 	bl	8008434 <prvWriteBytesToBuffer>
 8008276:	e001      	b.n	800827c <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 8008278:	2300      	movs	r3, #0
 800827a:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d007      	beq.n	8008292 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	461a      	mov	r2, r3
 8008286:	68b9      	ldr	r1, [r7, #8]
 8008288:	68f8      	ldr	r0, [r7, #12]
 800828a:	f000 f8d3 	bl	8008434 <prvWriteBytesToBuffer>
 800828e:	6138      	str	r0, [r7, #16]
 8008290:	e001      	b.n	8008296 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 8008292:	2300      	movs	r3, #0
 8008294:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 8008296:	693b      	ldr	r3, [r7, #16]
}
 8008298:	4618      	mov	r0, r3
 800829a:	3718      	adds	r7, #24
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b08e      	sub	sp, #56	@ 0x38
 80082a4:	af02      	add	r7, sp, #8
 80082a6:	60f8      	str	r0, [r7, #12]
 80082a8:	60b9      	str	r1, [r7, #8]
 80082aa:	607a      	str	r2, [r7, #4]
 80082ac:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 80082b2:	2300      	movs	r3, #0
 80082b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	configASSERT( pvRxData );
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d10b      	bne.n	80082d4 <xStreamBufferReceive+0x34>
	__asm volatile
 80082bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c0:	f383 8811 	msr	BASEPRI, r3
 80082c4:	f3bf 8f6f 	isb	sy
 80082c8:	f3bf 8f4f 	dsb	sy
 80082cc:	61fb      	str	r3, [r7, #28]
}
 80082ce:	bf00      	nop
 80082d0:	bf00      	nop
 80082d2:	e7fd      	b.n	80082d0 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 80082d4:	6a3b      	ldr	r3, [r7, #32]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d10b      	bne.n	80082f2 <xStreamBufferReceive+0x52>
	__asm volatile
 80082da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082de:	f383 8811 	msr	BASEPRI, r3
 80082e2:	f3bf 8f6f 	isb	sy
 80082e6:	f3bf 8f4f 	dsb	sy
 80082ea:	61bb      	str	r3, [r7, #24]
}
 80082ec:	bf00      	nop
 80082ee:	bf00      	nop
 80082f0:	e7fd      	b.n	80082ee <xStreamBufferReceive+0x4e>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 80082f2:	6a3b      	ldr	r3, [r7, #32]
 80082f4:	7f1b      	ldrb	r3, [r3, #28]
 80082f6:	f003 0301 	and.w	r3, r3, #1
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d002      	beq.n	8008304 <xStreamBufferReceive+0x64>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80082fe:	2304      	movs	r3, #4
 8008300:	627b      	str	r3, [r7, #36]	@ 0x24
 8008302:	e001      	b.n	8008308 <xStreamBufferReceive+0x68>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 8008304:	2300      	movs	r3, #0
 8008306:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d035      	beq.n	800837a <xStreamBufferReceive+0xda>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800830e:	f002 fa7b 	bl	800a808 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8008312:	6a38      	ldr	r0, [r7, #32]
 8008314:	f000 f980 	bl	8008618 <prvBytesInBuffer>
 8008318:	62b8      	str	r0, [r7, #40]	@ 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800831a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800831c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800831e:	429a      	cmp	r2, r3
 8008320:	d817      	bhi.n	8008352 <xStreamBufferReceive+0xb2>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 8008322:	2000      	movs	r0, #0
 8008324:	f001 fc8c 	bl	8009c40 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 8008328:	6a3b      	ldr	r3, [r7, #32]
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00b      	beq.n	8008348 <xStreamBufferReceive+0xa8>
	__asm volatile
 8008330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008334:	f383 8811 	msr	BASEPRI, r3
 8008338:	f3bf 8f6f 	isb	sy
 800833c:	f3bf 8f4f 	dsb	sy
 8008340:	617b      	str	r3, [r7, #20]
}
 8008342:	bf00      	nop
 8008344:	bf00      	nop
 8008346:	e7fd      	b.n	8008344 <xStreamBufferReceive+0xa4>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 8008348:	f001 f8d0 	bl	80094ec <xTaskGetCurrentTaskHandle>
 800834c:	4602      	mov	r2, r0
 800834e:	6a3b      	ldr	r3, [r7, #32]
 8008350:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008352:	f002 fa8b 	bl	800a86c <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 8008356:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835a:	429a      	cmp	r2, r3
 800835c:	d811      	bhi.n	8008382 <xStreamBufferReceive+0xe2>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	2200      	movs	r2, #0
 8008362:	2100      	movs	r1, #0
 8008364:	2000      	movs	r0, #0
 8008366:	f001 fa77 	bl	8009858 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800836a:	6a3b      	ldr	r3, [r7, #32]
 800836c:	2200      	movs	r2, #0
 800836e:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8008370:	6a38      	ldr	r0, [r7, #32]
 8008372:	f000 f951 	bl	8008618 <prvBytesInBuffer>
 8008376:	62b8      	str	r0, [r7, #40]	@ 0x28
 8008378:	e003      	b.n	8008382 <xStreamBufferReceive+0xe2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800837a:	6a38      	ldr	r0, [r7, #32]
 800837c:	f000 f94c 	bl	8008618 <prvBytesInBuffer>
 8008380:	62b8      	str	r0, [r7, #40]	@ 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 8008382:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008386:	429a      	cmp	r2, r3
 8008388:	d91d      	bls.n	80083c6 <xStreamBufferReceive+0x126>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800838a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838c:	9300      	str	r3, [sp, #0]
 800838e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	68b9      	ldr	r1, [r7, #8]
 8008394:	6a38      	ldr	r0, [r7, #32]
 8008396:	f000 f81b 	bl	80083d0 <prvReadMessageFromBuffer>
 800839a:	62f8      	str	r0, [r7, #44]	@ 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800839c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d011      	beq.n	80083c6 <xStreamBufferReceive+0x126>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 80083a2:	f000 fc1b 	bl	8008bdc <vTaskSuspendAll>
 80083a6:	6a3b      	ldr	r3, [r7, #32]
 80083a8:	695b      	ldr	r3, [r3, #20]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d009      	beq.n	80083c2 <xStreamBufferReceive+0x122>
 80083ae:	6a3b      	ldr	r3, [r7, #32]
 80083b0:	6958      	ldr	r0, [r3, #20]
 80083b2:	2300      	movs	r3, #0
 80083b4:	2200      	movs	r2, #0
 80083b6:	2100      	movs	r1, #0
 80083b8:	f001 faa8 	bl	800990c <xTaskGenericNotify>
 80083bc:	6a3b      	ldr	r3, [r7, #32]
 80083be:	2200      	movs	r2, #0
 80083c0:	615a      	str	r2, [r3, #20]
 80083c2:	f000 fc19 	bl	8008bf8 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 80083c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3730      	adds	r7, #48	@ 0x30
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b088      	sub	sp, #32
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]
 80083dc:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 80083de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d019      	beq.n	8008418 <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 80083ea:	f107 0110 	add.w	r1, r7, #16
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083f2:	68f8      	ldr	r0, [r7, #12]
 80083f4:	f000 f893 	bl	800851e <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 80083fc:	683a      	ldr	r2, [r7, #0]
 80083fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008400:	1ad3      	subs	r3, r2, r3
 8008402:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 8008404:	69fa      	ldr	r2, [r7, #28]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	429a      	cmp	r2, r3
 800840a:	d907      	bls.n	800841c <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	69ba      	ldr	r2, [r7, #24]
 8008410:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 8008412:	2300      	movs	r3, #0
 8008414:	61fb      	str	r3, [r7, #28]
 8008416:	e001      	b.n	800841c <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	69fa      	ldr	r2, [r7, #28]
 8008420:	68b9      	ldr	r1, [r7, #8]
 8008422:	68f8      	ldr	r0, [r7, #12]
 8008424:	f000 f87b 	bl	800851e <prvReadBytesFromBuffer>
 8008428:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800842a:	697b      	ldr	r3, [r7, #20]
}
 800842c:	4618      	mov	r0, r3
 800842e:	3720      	adds	r7, #32
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b08a      	sub	sp, #40	@ 0x28
 8008438:	af00      	add	r7, sp, #0
 800843a:	60f8      	str	r0, [r7, #12]
 800843c:	60b9      	str	r1, [r7, #8]
 800843e:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d10b      	bne.n	800845e <prvWriteBytesToBuffer+0x2a>
	__asm volatile
 8008446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844a:	f383 8811 	msr	BASEPRI, r3
 800844e:	f3bf 8f6f 	isb	sy
 8008452:	f3bf 8f4f 	dsb	sy
 8008456:	61fb      	str	r3, [r7, #28]
}
 8008458:	bf00      	nop
 800845a:	bf00      	nop
 800845c:	e7fd      	b.n	800845a <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	689a      	ldr	r2, [r3, #8]
 8008468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800846a:	1ad3      	subs	r3, r2, r3
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	4293      	cmp	r3, r2
 8008470:	bf28      	it	cs
 8008472:	4613      	movcs	r3, r2
 8008474:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 8008476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008478:	6a3b      	ldr	r3, [r7, #32]
 800847a:	441a      	add	r2, r3
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	429a      	cmp	r2, r3
 8008482:	d90b      	bls.n	800849c <prvWriteBytesToBuffer+0x68>
	__asm volatile
 8008484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008488:	f383 8811 	msr	BASEPRI, r3
 800848c:	f3bf 8f6f 	isb	sy
 8008490:	f3bf 8f4f 	dsb	sy
 8008494:	61bb      	str	r3, [r7, #24]
}
 8008496:	bf00      	nop
 8008498:	bf00      	nop
 800849a:	e7fd      	b.n	8008498 <prvWriteBytesToBuffer+0x64>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	699a      	ldr	r2, [r3, #24]
 80084a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a2:	4413      	add	r3, r2
 80084a4:	6a3a      	ldr	r2, [r7, #32]
 80084a6:	68b9      	ldr	r1, [r7, #8]
 80084a8:	4618      	mov	r0, r3
 80084aa:	f003 fab4 	bl	800ba16 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	6a3b      	ldr	r3, [r7, #32]
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d91d      	bls.n	80084f2 <prvWriteBytesToBuffer+0xbe>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 80084b6:	687a      	ldr	r2, [r7, #4]
 80084b8:	6a3b      	ldr	r3, [r7, #32]
 80084ba:	1ad2      	subs	r2, r2, r3
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d90b      	bls.n	80084dc <prvWriteBytesToBuffer+0xa8>
	__asm volatile
 80084c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c8:	f383 8811 	msr	BASEPRI, r3
 80084cc:	f3bf 8f6f 	isb	sy
 80084d0:	f3bf 8f4f 	dsb	sy
 80084d4:	617b      	str	r3, [r7, #20]
}
 80084d6:	bf00      	nop
 80084d8:	bf00      	nop
 80084da:	e7fd      	b.n	80084d8 <prvWriteBytesToBuffer+0xa4>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6998      	ldr	r0, [r3, #24]
 80084e0:	68ba      	ldr	r2, [r7, #8]
 80084e2:	6a3b      	ldr	r3, [r7, #32]
 80084e4:	18d1      	adds	r1, r2, r3
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	6a3b      	ldr	r3, [r7, #32]
 80084ea:	1ad3      	subs	r3, r2, r3
 80084ec:	461a      	mov	r2, r3
 80084ee:	f003 fa92 	bl	800ba16 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 80084f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	4413      	add	r3, r2
 80084f8:	627b      	str	r3, [r7, #36]	@ 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008500:	429a      	cmp	r2, r3
 8008502:	d304      	bcc.n	800850e <prvWriteBytesToBuffer+0xda>
	{
		xNextHead -= pxStreamBuffer->xLength;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800850a:	1ad3      	subs	r3, r2, r3
 800850c:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008512:	605a      	str	r2, [r3, #4]

	return xCount;
 8008514:	687b      	ldr	r3, [r7, #4]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3728      	adds	r7, #40	@ 0x28
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}

0800851e <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800851e:	b580      	push	{r7, lr}
 8008520:	b08a      	sub	sp, #40	@ 0x28
 8008522:	af00      	add	r7, sp, #0
 8008524:	60f8      	str	r0, [r7, #12]
 8008526:	60b9      	str	r1, [r7, #8]
 8008528:	607a      	str	r2, [r7, #4]
 800852a:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	4293      	cmp	r3, r2
 8008532:	bf28      	it	cs
 8008534:	4613      	movcs	r3, r2
 8008536:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 8008538:	6a3b      	ldr	r3, [r7, #32]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d067      	beq.n	800860e <prvReadBytesFromBuffer+0xf0>
	{
		xNextTail = pxStreamBuffer->xTail;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	689a      	ldr	r2, [r3, #8]
 8008548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	6a3a      	ldr	r2, [r7, #32]
 800854e:	4293      	cmp	r3, r2
 8008550:	bf28      	it	cs
 8008552:	4613      	movcs	r3, r2
 8008554:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 8008556:	69fa      	ldr	r2, [r7, #28]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	429a      	cmp	r2, r3
 800855c:	d90b      	bls.n	8008576 <prvReadBytesFromBuffer+0x58>
	__asm volatile
 800855e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008562:	f383 8811 	msr	BASEPRI, r3
 8008566:	f3bf 8f6f 	isb	sy
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	61bb      	str	r3, [r7, #24]
}
 8008570:	bf00      	nop
 8008572:	bf00      	nop
 8008574:	e7fd      	b.n	8008572 <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 8008576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	441a      	add	r2, r3
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	689b      	ldr	r3, [r3, #8]
 8008580:	429a      	cmp	r2, r3
 8008582:	d90b      	bls.n	800859c <prvReadBytesFromBuffer+0x7e>
	__asm volatile
 8008584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008588:	f383 8811 	msr	BASEPRI, r3
 800858c:	f3bf 8f6f 	isb	sy
 8008590:	f3bf 8f4f 	dsb	sy
 8008594:	617b      	str	r3, [r7, #20]
}
 8008596:	bf00      	nop
 8008598:	bf00      	nop
 800859a:	e7fd      	b.n	8008598 <prvReadBytesFromBuffer+0x7a>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	699a      	ldr	r2, [r3, #24]
 80085a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a2:	4413      	add	r3, r2
 80085a4:	69fa      	ldr	r2, [r7, #28]
 80085a6:	4619      	mov	r1, r3
 80085a8:	68b8      	ldr	r0, [r7, #8]
 80085aa:	f003 fa34 	bl	800ba16 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 80085ae:	6a3a      	ldr	r2, [r7, #32]
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d91a      	bls.n	80085ec <prvReadBytesFromBuffer+0xce>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 80085b6:	6a3a      	ldr	r2, [r7, #32]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d90b      	bls.n	80085d6 <prvReadBytesFromBuffer+0xb8>
	__asm volatile
 80085be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c2:	f383 8811 	msr	BASEPRI, r3
 80085c6:	f3bf 8f6f 	isb	sy
 80085ca:	f3bf 8f4f 	dsb	sy
 80085ce:	613b      	str	r3, [r7, #16]
}
 80085d0:	bf00      	nop
 80085d2:	bf00      	nop
 80085d4:	e7fd      	b.n	80085d2 <prvReadBytesFromBuffer+0xb4>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80085d6:	68ba      	ldr	r2, [r7, #8]
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	18d0      	adds	r0, r2, r3
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6999      	ldr	r1, [r3, #24]
 80085e0:	6a3a      	ldr	r2, [r7, #32]
 80085e2:	69fb      	ldr	r3, [r7, #28]
 80085e4:	1ad3      	subs	r3, r2, r3
 80085e6:	461a      	mov	r2, r3
 80085e8:	f003 fa15 	bl	800ba16 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 80085ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085ee:	6a3b      	ldr	r3, [r7, #32]
 80085f0:	4413      	add	r3, r2
 80085f2:	627b      	str	r3, [r7, #36]	@ 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d304      	bcc.n	8008608 <prvReadBytesFromBuffer+0xea>
		{
			xNextTail -= pxStreamBuffer->xLength;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008604:	1ad3      	subs	r3, r2, r3
 8008606:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800860c:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800860e:	6a3b      	ldr	r3, [r7, #32]
}
 8008610:	4618      	mov	r0, r3
 8008612:	3728      	adds	r7, #40	@ 0x28
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 8008618:	b480      	push	{r7}
 800861a:	b085      	sub	sp, #20
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	689a      	ldr	r2, [r3, #8]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	4413      	add	r3, r2
 800862a:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	68fa      	ldr	r2, [r7, #12]
 8008632:	1ad3      	subs	r3, r2, r3
 8008634:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	68fa      	ldr	r2, [r7, #12]
 800863c:	429a      	cmp	r2, r3
 800863e:	d304      	bcc.n	800864a <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	1ad3      	subs	r3, r2, r3
 8008648:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800864a:	68fb      	ldr	r3, [r7, #12]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3714      	adds	r7, #20
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr

08008658 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b086      	sub	sp, #24
 800865c:	af00      	add	r7, sp, #0
 800865e:	60f8      	str	r0, [r7, #12]
 8008660:	60b9      	str	r1, [r7, #8]
 8008662:	607a      	str	r2, [r7, #4]
 8008664:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 8008666:	2355      	movs	r3, #85	@ 0x55
 8008668:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800866a:	687a      	ldr	r2, [r7, #4]
 800866c:	6979      	ldr	r1, [r7, #20]
 800866e:	68b8      	ldr	r0, [r7, #8]
 8008670:	f003 f957 	bl	800b922 <memset>
 8008674:	4602      	mov	r2, r0
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	4293      	cmp	r3, r2
 800867a:	d00b      	beq.n	8008694 <prvInitialiseNewStreamBuffer+0x3c>
	__asm volatile
 800867c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008680:	f383 8811 	msr	BASEPRI, r3
 8008684:	f3bf 8f6f 	isb	sy
 8008688:	f3bf 8f4f 	dsb	sy
 800868c:	613b      	str	r3, [r7, #16]
}
 800868e:	bf00      	nop
 8008690:	bf00      	nop
 8008692:	e7fd      	b.n	8008690 <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 8008694:	2224      	movs	r2, #36	@ 0x24
 8008696:	2100      	movs	r1, #0
 8008698:	68f8      	ldr	r0, [r7, #12]
 800869a:	f003 f942 	bl	800b922 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	68ba      	ldr	r2, [r7, #8]
 80086a2:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	687a      	ldr	r2, [r7, #4]
 80086a8:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80086b6:	771a      	strb	r2, [r3, #28]
}
 80086b8:	bf00      	nop
 80086ba:	3718      	adds	r7, #24
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b08e      	sub	sp, #56	@ 0x38
 80086c4:	af04      	add	r7, sp, #16
 80086c6:	60f8      	str	r0, [r7, #12]
 80086c8:	60b9      	str	r1, [r7, #8]
 80086ca:	607a      	str	r2, [r7, #4]
 80086cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80086ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d10b      	bne.n	80086ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80086d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d8:	f383 8811 	msr	BASEPRI, r3
 80086dc:	f3bf 8f6f 	isb	sy
 80086e0:	f3bf 8f4f 	dsb	sy
 80086e4:	623b      	str	r3, [r7, #32]
}
 80086e6:	bf00      	nop
 80086e8:	bf00      	nop
 80086ea:	e7fd      	b.n	80086e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80086ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d10b      	bne.n	800870a <xTaskCreateStatic+0x4a>
	__asm volatile
 80086f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f6:	f383 8811 	msr	BASEPRI, r3
 80086fa:	f3bf 8f6f 	isb	sy
 80086fe:	f3bf 8f4f 	dsb	sy
 8008702:	61fb      	str	r3, [r7, #28]
}
 8008704:	bf00      	nop
 8008706:	bf00      	nop
 8008708:	e7fd      	b.n	8008706 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800870a:	235c      	movs	r3, #92	@ 0x5c
 800870c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	2b5c      	cmp	r3, #92	@ 0x5c
 8008712:	d00b      	beq.n	800872c <xTaskCreateStatic+0x6c>
	__asm volatile
 8008714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008718:	f383 8811 	msr	BASEPRI, r3
 800871c:	f3bf 8f6f 	isb	sy
 8008720:	f3bf 8f4f 	dsb	sy
 8008724:	61bb      	str	r3, [r7, #24]
}
 8008726:	bf00      	nop
 8008728:	bf00      	nop
 800872a:	e7fd      	b.n	8008728 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800872c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800872e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008730:	2b00      	cmp	r3, #0
 8008732:	d01e      	beq.n	8008772 <xTaskCreateStatic+0xb2>
 8008734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008736:	2b00      	cmp	r3, #0
 8008738:	d01b      	beq.n	8008772 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800873a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800873c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800873e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008740:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008742:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008746:	2202      	movs	r2, #2
 8008748:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800874c:	2300      	movs	r3, #0
 800874e:	9303      	str	r3, [sp, #12]
 8008750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008752:	9302      	str	r3, [sp, #8]
 8008754:	f107 0314 	add.w	r3, r7, #20
 8008758:	9301      	str	r3, [sp, #4]
 800875a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800875c:	9300      	str	r3, [sp, #0]
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	687a      	ldr	r2, [r7, #4]
 8008762:	68b9      	ldr	r1, [r7, #8]
 8008764:	68f8      	ldr	r0, [r7, #12]
 8008766:	f000 f850 	bl	800880a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800876a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800876c:	f000 f8de 	bl	800892c <prvAddNewTaskToReadyList>
 8008770:	e001      	b.n	8008776 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008772:	2300      	movs	r3, #0
 8008774:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008776:	697b      	ldr	r3, [r7, #20]
	}
 8008778:	4618      	mov	r0, r3
 800877a:	3728      	adds	r7, #40	@ 0x28
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008780:	b580      	push	{r7, lr}
 8008782:	b08c      	sub	sp, #48	@ 0x30
 8008784:	af04      	add	r7, sp, #16
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	603b      	str	r3, [r7, #0]
 800878c:	4613      	mov	r3, r2
 800878e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008790:	88fb      	ldrh	r3, [r7, #6]
 8008792:	009b      	lsls	r3, r3, #2
 8008794:	4618      	mov	r0, r3
 8008796:	f002 f959 	bl	800aa4c <pvPortMalloc>
 800879a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00e      	beq.n	80087c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80087a2:	205c      	movs	r0, #92	@ 0x5c
 80087a4:	f002 f952 	bl	800aa4c <pvPortMalloc>
 80087a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80087aa:	69fb      	ldr	r3, [r7, #28]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d003      	beq.n	80087b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	697a      	ldr	r2, [r7, #20]
 80087b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80087b6:	e005      	b.n	80087c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80087b8:	6978      	ldr	r0, [r7, #20]
 80087ba:	f002 fa15 	bl	800abe8 <vPortFree>
 80087be:	e001      	b.n	80087c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80087c0:	2300      	movs	r3, #0
 80087c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80087c4:	69fb      	ldr	r3, [r7, #28]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d017      	beq.n	80087fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80087ca:	69fb      	ldr	r3, [r7, #28]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80087d2:	88fa      	ldrh	r2, [r7, #6]
 80087d4:	2300      	movs	r3, #0
 80087d6:	9303      	str	r3, [sp, #12]
 80087d8:	69fb      	ldr	r3, [r7, #28]
 80087da:	9302      	str	r3, [sp, #8]
 80087dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087de:	9301      	str	r3, [sp, #4]
 80087e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e2:	9300      	str	r3, [sp, #0]
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	68b9      	ldr	r1, [r7, #8]
 80087e8:	68f8      	ldr	r0, [r7, #12]
 80087ea:	f000 f80e 	bl	800880a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087ee:	69f8      	ldr	r0, [r7, #28]
 80087f0:	f000 f89c 	bl	800892c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80087f4:	2301      	movs	r3, #1
 80087f6:	61bb      	str	r3, [r7, #24]
 80087f8:	e002      	b.n	8008800 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80087fa:	f04f 33ff 	mov.w	r3, #4294967295
 80087fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008800:	69bb      	ldr	r3, [r7, #24]
	}
 8008802:	4618      	mov	r0, r3
 8008804:	3720      	adds	r7, #32
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}

0800880a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b088      	sub	sp, #32
 800880e:	af00      	add	r7, sp, #0
 8008810:	60f8      	str	r0, [r7, #12]
 8008812:	60b9      	str	r1, [r7, #8]
 8008814:	607a      	str	r2, [r7, #4]
 8008816:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	461a      	mov	r2, r3
 8008822:	21a5      	movs	r1, #165	@ 0xa5
 8008824:	f003 f87d 	bl	800b922 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800882a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008832:	3b01      	subs	r3, #1
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	4413      	add	r3, r2
 8008838:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	f023 0307 	bic.w	r3, r3, #7
 8008840:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	f003 0307 	and.w	r3, r3, #7
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00b      	beq.n	8008864 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800884c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008850:	f383 8811 	msr	BASEPRI, r3
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	617b      	str	r3, [r7, #20]
}
 800885e:	bf00      	nop
 8008860:	bf00      	nop
 8008862:	e7fd      	b.n	8008860 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d01f      	beq.n	80088aa <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800886a:	2300      	movs	r3, #0
 800886c:	61fb      	str	r3, [r7, #28]
 800886e:	e012      	b.n	8008896 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008870:	68ba      	ldr	r2, [r7, #8]
 8008872:	69fb      	ldr	r3, [r7, #28]
 8008874:	4413      	add	r3, r2
 8008876:	7819      	ldrb	r1, [r3, #0]
 8008878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800887a:	69fb      	ldr	r3, [r7, #28]
 800887c:	4413      	add	r3, r2
 800887e:	3334      	adds	r3, #52	@ 0x34
 8008880:	460a      	mov	r2, r1
 8008882:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008884:	68ba      	ldr	r2, [r7, #8]
 8008886:	69fb      	ldr	r3, [r7, #28]
 8008888:	4413      	add	r3, r2
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d006      	beq.n	800889e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008890:	69fb      	ldr	r3, [r7, #28]
 8008892:	3301      	adds	r3, #1
 8008894:	61fb      	str	r3, [r7, #28]
 8008896:	69fb      	ldr	r3, [r7, #28]
 8008898:	2b0f      	cmp	r3, #15
 800889a:	d9e9      	bls.n	8008870 <prvInitialiseNewTask+0x66>
 800889c:	e000      	b.n	80088a0 <prvInitialiseNewTask+0x96>
			{
				break;
 800889e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80088a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a2:	2200      	movs	r2, #0
 80088a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80088a8:	e003      	b.n	80088b2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80088aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ac:	2200      	movs	r2, #0
 80088ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80088b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b4:	2b37      	cmp	r3, #55	@ 0x37
 80088b6:	d901      	bls.n	80088bc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80088b8:	2337      	movs	r3, #55	@ 0x37
 80088ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80088bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088c0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80088c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088c6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80088c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ca:	2200      	movs	r2, #0
 80088cc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80088ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d0:	3304      	adds	r3, #4
 80088d2:	4618      	mov	r0, r3
 80088d4:	f7fe fab0 	bl	8006e38 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80088d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088da:	3318      	adds	r3, #24
 80088dc:	4618      	mov	r0, r3
 80088de:	f7fe faab 	bl	8006e38 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80088e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80088ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80088f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088f6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80088f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fa:	2200      	movs	r2, #0
 80088fc:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80088fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008900:	2200      	movs	r2, #0
 8008902:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008906:	683a      	ldr	r2, [r7, #0]
 8008908:	68f9      	ldr	r1, [r7, #12]
 800890a:	69b8      	ldr	r0, [r7, #24]
 800890c:	f001 fe4c 	bl	800a5a8 <pxPortInitialiseStack>
 8008910:	4602      	mov	r2, r0
 8008912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008914:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008918:	2b00      	cmp	r3, #0
 800891a:	d002      	beq.n	8008922 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800891c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800891e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008920:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008922:	bf00      	nop
 8008924:	3720      	adds	r7, #32
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
	...

0800892c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b082      	sub	sp, #8
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008934:	f001 ff68 	bl	800a808 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008938:	4b2d      	ldr	r3, [pc, #180]	@ (80089f0 <prvAddNewTaskToReadyList+0xc4>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	3301      	adds	r3, #1
 800893e:	4a2c      	ldr	r2, [pc, #176]	@ (80089f0 <prvAddNewTaskToReadyList+0xc4>)
 8008940:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008942:	4b2c      	ldr	r3, [pc, #176]	@ (80089f4 <prvAddNewTaskToReadyList+0xc8>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d109      	bne.n	800895e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800894a:	4a2a      	ldr	r2, [pc, #168]	@ (80089f4 <prvAddNewTaskToReadyList+0xc8>)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008950:	4b27      	ldr	r3, [pc, #156]	@ (80089f0 <prvAddNewTaskToReadyList+0xc4>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2b01      	cmp	r3, #1
 8008956:	d110      	bne.n	800897a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008958:	f000 fd0a 	bl	8009370 <prvInitialiseTaskLists>
 800895c:	e00d      	b.n	800897a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800895e:	4b26      	ldr	r3, [pc, #152]	@ (80089f8 <prvAddNewTaskToReadyList+0xcc>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d109      	bne.n	800897a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008966:	4b23      	ldr	r3, [pc, #140]	@ (80089f4 <prvAddNewTaskToReadyList+0xc8>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008970:	429a      	cmp	r2, r3
 8008972:	d802      	bhi.n	800897a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008974:	4a1f      	ldr	r2, [pc, #124]	@ (80089f4 <prvAddNewTaskToReadyList+0xc8>)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800897a:	4b20      	ldr	r3, [pc, #128]	@ (80089fc <prvAddNewTaskToReadyList+0xd0>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	3301      	adds	r3, #1
 8008980:	4a1e      	ldr	r2, [pc, #120]	@ (80089fc <prvAddNewTaskToReadyList+0xd0>)
 8008982:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008984:	4b1d      	ldr	r3, [pc, #116]	@ (80089fc <prvAddNewTaskToReadyList+0xd0>)
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008990:	4b1b      	ldr	r3, [pc, #108]	@ (8008a00 <prvAddNewTaskToReadyList+0xd4>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	429a      	cmp	r2, r3
 8008996:	d903      	bls.n	80089a0 <prvAddNewTaskToReadyList+0x74>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800899c:	4a18      	ldr	r2, [pc, #96]	@ (8008a00 <prvAddNewTaskToReadyList+0xd4>)
 800899e:	6013      	str	r3, [r2, #0]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089a4:	4613      	mov	r3, r2
 80089a6:	009b      	lsls	r3, r3, #2
 80089a8:	4413      	add	r3, r2
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	4a15      	ldr	r2, [pc, #84]	@ (8008a04 <prvAddNewTaskToReadyList+0xd8>)
 80089ae:	441a      	add	r2, r3
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	3304      	adds	r3, #4
 80089b4:	4619      	mov	r1, r3
 80089b6:	4610      	mov	r0, r2
 80089b8:	f7fe fa4b 	bl	8006e52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80089bc:	f001 ff56 	bl	800a86c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80089c0:	4b0d      	ldr	r3, [pc, #52]	@ (80089f8 <prvAddNewTaskToReadyList+0xcc>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d00e      	beq.n	80089e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80089c8:	4b0a      	ldr	r3, [pc, #40]	@ (80089f4 <prvAddNewTaskToReadyList+0xc8>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d207      	bcs.n	80089e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80089d6:	4b0c      	ldr	r3, [pc, #48]	@ (8008a08 <prvAddNewTaskToReadyList+0xdc>)
 80089d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089dc:	601a      	str	r2, [r3, #0]
 80089de:	f3bf 8f4f 	dsb	sy
 80089e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089e6:	bf00      	nop
 80089e8:	3708      	adds	r7, #8
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop
 80089f0:	200033b8 	.word	0x200033b8
 80089f4:	20002ee4 	.word	0x20002ee4
 80089f8:	200033c4 	.word	0x200033c4
 80089fc:	200033d4 	.word	0x200033d4
 8008a00:	200033c0 	.word	0x200033c0
 8008a04:	20002ee8 	.word	0x20002ee8
 8008a08:	e000ed04 	.word	0xe000ed04

08008a0c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b08a      	sub	sp, #40	@ 0x28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008a16:	2300      	movs	r3, #0
 8008a18:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d10b      	bne.n	8008a38 <vTaskDelayUntil+0x2c>
	__asm volatile
 8008a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a24:	f383 8811 	msr	BASEPRI, r3
 8008a28:	f3bf 8f6f 	isb	sy
 8008a2c:	f3bf 8f4f 	dsb	sy
 8008a30:	617b      	str	r3, [r7, #20]
}
 8008a32:	bf00      	nop
 8008a34:	bf00      	nop
 8008a36:	e7fd      	b.n	8008a34 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d10b      	bne.n	8008a56 <vTaskDelayUntil+0x4a>
	__asm volatile
 8008a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a42:	f383 8811 	msr	BASEPRI, r3
 8008a46:	f3bf 8f6f 	isb	sy
 8008a4a:	f3bf 8f4f 	dsb	sy
 8008a4e:	613b      	str	r3, [r7, #16]
}
 8008a50:	bf00      	nop
 8008a52:	bf00      	nop
 8008a54:	e7fd      	b.n	8008a52 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8008a56:	4b2a      	ldr	r3, [pc, #168]	@ (8008b00 <vTaskDelayUntil+0xf4>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00b      	beq.n	8008a76 <vTaskDelayUntil+0x6a>
	__asm volatile
 8008a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a62:	f383 8811 	msr	BASEPRI, r3
 8008a66:	f3bf 8f6f 	isb	sy
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	60fb      	str	r3, [r7, #12]
}
 8008a70:	bf00      	nop
 8008a72:	bf00      	nop
 8008a74:	e7fd      	b.n	8008a72 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8008a76:	f000 f8b1 	bl	8008bdc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008a7a:	4b22      	ldr	r3, [pc, #136]	@ (8008b04 <vTaskDelayUntil+0xf8>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	683a      	ldr	r2, [r7, #0]
 8008a86:	4413      	add	r3, r2
 8008a88:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	6a3a      	ldr	r2, [r7, #32]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d20b      	bcs.n	8008aac <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	69fa      	ldr	r2, [r7, #28]
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d211      	bcs.n	8008ac2 <vTaskDelayUntil+0xb6>
 8008a9e:	69fa      	ldr	r2, [r7, #28]
 8008aa0:	6a3b      	ldr	r3, [r7, #32]
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d90d      	bls.n	8008ac2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008aaa:	e00a      	b.n	8008ac2 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	69fa      	ldr	r2, [r7, #28]
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d303      	bcc.n	8008abe <vTaskDelayUntil+0xb2>
 8008ab6:	69fa      	ldr	r2, [r7, #28]
 8008ab8:	6a3b      	ldr	r3, [r7, #32]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d901      	bls.n	8008ac2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008abe:	2301      	movs	r3, #1
 8008ac0:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	69fa      	ldr	r2, [r7, #28]
 8008ac6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d006      	beq.n	8008adc <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008ace:	69fa      	ldr	r2, [r7, #28]
 8008ad0:	6a3b      	ldr	r3, [r7, #32]
 8008ad2:	1ad3      	subs	r3, r2, r3
 8008ad4:	2100      	movs	r1, #0
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f001 f8d8 	bl	8009c8c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008adc:	f000 f88c 	bl	8008bf8 <xTaskResumeAll>
 8008ae0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008ae2:	69bb      	ldr	r3, [r7, #24]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d107      	bne.n	8008af8 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008ae8:	4b07      	ldr	r3, [pc, #28]	@ (8008b08 <vTaskDelayUntil+0xfc>)
 8008aea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aee:	601a      	str	r2, [r3, #0]
 8008af0:	f3bf 8f4f 	dsb	sy
 8008af4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008af8:	bf00      	nop
 8008afa:	3728      	adds	r7, #40	@ 0x28
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}
 8008b00:	200033e0 	.word	0x200033e0
 8008b04:	200033bc 	.word	0x200033bc
 8008b08:	e000ed04 	.word	0xe000ed04

08008b0c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b08a      	sub	sp, #40	@ 0x28
 8008b10:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008b12:	2300      	movs	r3, #0
 8008b14:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008b16:	2300      	movs	r3, #0
 8008b18:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008b1a:	463a      	mov	r2, r7
 8008b1c:	1d39      	adds	r1, r7, #4
 8008b1e:	f107 0308 	add.w	r3, r7, #8
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7fd fec0 	bl	80068a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008b28:	6839      	ldr	r1, [r7, #0]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	68ba      	ldr	r2, [r7, #8]
 8008b2e:	9202      	str	r2, [sp, #8]
 8008b30:	9301      	str	r3, [sp, #4]
 8008b32:	2300      	movs	r3, #0
 8008b34:	9300      	str	r3, [sp, #0]
 8008b36:	2300      	movs	r3, #0
 8008b38:	460a      	mov	r2, r1
 8008b3a:	4922      	ldr	r1, [pc, #136]	@ (8008bc4 <vTaskStartScheduler+0xb8>)
 8008b3c:	4822      	ldr	r0, [pc, #136]	@ (8008bc8 <vTaskStartScheduler+0xbc>)
 8008b3e:	f7ff fdbf 	bl	80086c0 <xTaskCreateStatic>
 8008b42:	4603      	mov	r3, r0
 8008b44:	4a21      	ldr	r2, [pc, #132]	@ (8008bcc <vTaskStartScheduler+0xc0>)
 8008b46:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008b48:	4b20      	ldr	r3, [pc, #128]	@ (8008bcc <vTaskStartScheduler+0xc0>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d002      	beq.n	8008b56 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008b50:	2301      	movs	r3, #1
 8008b52:	617b      	str	r3, [r7, #20]
 8008b54:	e001      	b.n	8008b5a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008b56:	2300      	movs	r3, #0
 8008b58:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d102      	bne.n	8008b66 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008b60:	f001 f8e8 	bl	8009d34 <xTimerCreateTimerTask>
 8008b64:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008b66:	697b      	ldr	r3, [r7, #20]
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d116      	bne.n	8008b9a <vTaskStartScheduler+0x8e>
	__asm volatile
 8008b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b70:	f383 8811 	msr	BASEPRI, r3
 8008b74:	f3bf 8f6f 	isb	sy
 8008b78:	f3bf 8f4f 	dsb	sy
 8008b7c:	613b      	str	r3, [r7, #16]
}
 8008b7e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008b80:	4b13      	ldr	r3, [pc, #76]	@ (8008bd0 <vTaskStartScheduler+0xc4>)
 8008b82:	f04f 32ff 	mov.w	r2, #4294967295
 8008b86:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008b88:	4b12      	ldr	r3, [pc, #72]	@ (8008bd4 <vTaskStartScheduler+0xc8>)
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008b8e:	4b12      	ldr	r3, [pc, #72]	@ (8008bd8 <vTaskStartScheduler+0xcc>)
 8008b90:	2200      	movs	r2, #0
 8008b92:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008b94:	f001 fd94 	bl	800a6c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008b98:	e00f      	b.n	8008bba <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba0:	d10b      	bne.n	8008bba <vTaskStartScheduler+0xae>
	__asm volatile
 8008ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba6:	f383 8811 	msr	BASEPRI, r3
 8008baa:	f3bf 8f6f 	isb	sy
 8008bae:	f3bf 8f4f 	dsb	sy
 8008bb2:	60fb      	str	r3, [r7, #12]
}
 8008bb4:	bf00      	nop
 8008bb6:	bf00      	nop
 8008bb8:	e7fd      	b.n	8008bb6 <vTaskStartScheduler+0xaa>
}
 8008bba:	bf00      	nop
 8008bbc:	3718      	adds	r7, #24
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	0800df14 	.word	0x0800df14
 8008bc8:	08009341 	.word	0x08009341
 8008bcc:	200033dc 	.word	0x200033dc
 8008bd0:	200033d8 	.word	0x200033d8
 8008bd4:	200033c4 	.word	0x200033c4
 8008bd8:	200033bc 	.word	0x200033bc

08008bdc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008bdc:	b480      	push	{r7}
 8008bde:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008be0:	4b04      	ldr	r3, [pc, #16]	@ (8008bf4 <vTaskSuspendAll+0x18>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	3301      	adds	r3, #1
 8008be6:	4a03      	ldr	r2, [pc, #12]	@ (8008bf4 <vTaskSuspendAll+0x18>)
 8008be8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008bea:	bf00      	nop
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr
 8008bf4:	200033e0 	.word	0x200033e0

08008bf8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008c02:	2300      	movs	r3, #0
 8008c04:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008c06:	4b42      	ldr	r3, [pc, #264]	@ (8008d10 <xTaskResumeAll+0x118>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d10b      	bne.n	8008c26 <xTaskResumeAll+0x2e>
	__asm volatile
 8008c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c12:	f383 8811 	msr	BASEPRI, r3
 8008c16:	f3bf 8f6f 	isb	sy
 8008c1a:	f3bf 8f4f 	dsb	sy
 8008c1e:	603b      	str	r3, [r7, #0]
}
 8008c20:	bf00      	nop
 8008c22:	bf00      	nop
 8008c24:	e7fd      	b.n	8008c22 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008c26:	f001 fdef 	bl	800a808 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008c2a:	4b39      	ldr	r3, [pc, #228]	@ (8008d10 <xTaskResumeAll+0x118>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	3b01      	subs	r3, #1
 8008c30:	4a37      	ldr	r2, [pc, #220]	@ (8008d10 <xTaskResumeAll+0x118>)
 8008c32:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c34:	4b36      	ldr	r3, [pc, #216]	@ (8008d10 <xTaskResumeAll+0x118>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d162      	bne.n	8008d02 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c3c:	4b35      	ldr	r3, [pc, #212]	@ (8008d14 <xTaskResumeAll+0x11c>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d05e      	beq.n	8008d02 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c44:	e02f      	b.n	8008ca6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c46:	4b34      	ldr	r3, [pc, #208]	@ (8008d18 <xTaskResumeAll+0x120>)
 8008c48:	68db      	ldr	r3, [r3, #12]
 8008c4a:	68db      	ldr	r3, [r3, #12]
 8008c4c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	3318      	adds	r3, #24
 8008c52:	4618      	mov	r0, r3
 8008c54:	f7fe f95a 	bl	8006f0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	3304      	adds	r3, #4
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7fe f955 	bl	8006f0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c66:	4b2d      	ldr	r3, [pc, #180]	@ (8008d1c <xTaskResumeAll+0x124>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d903      	bls.n	8008c76 <xTaskResumeAll+0x7e>
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c72:	4a2a      	ldr	r2, [pc, #168]	@ (8008d1c <xTaskResumeAll+0x124>)
 8008c74:	6013      	str	r3, [r2, #0]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4413      	add	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4a27      	ldr	r2, [pc, #156]	@ (8008d20 <xTaskResumeAll+0x128>)
 8008c84:	441a      	add	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	3304      	adds	r3, #4
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	4610      	mov	r0, r2
 8008c8e:	f7fe f8e0 	bl	8006e52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c96:	4b23      	ldr	r3, [pc, #140]	@ (8008d24 <xTaskResumeAll+0x12c>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d302      	bcc.n	8008ca6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008ca0:	4b21      	ldr	r3, [pc, #132]	@ (8008d28 <xTaskResumeAll+0x130>)
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ca6:	4b1c      	ldr	r3, [pc, #112]	@ (8008d18 <xTaskResumeAll+0x120>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d1cb      	bne.n	8008c46 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d001      	beq.n	8008cb8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008cb4:	f000 fbfa 	bl	80094ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8008d2c <xTaskResumeAll+0x134>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d010      	beq.n	8008ce6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008cc4:	f000 f846 	bl	8008d54 <xTaskIncrementTick>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d002      	beq.n	8008cd4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008cce:	4b16      	ldr	r3, [pc, #88]	@ (8008d28 <xTaskResumeAll+0x130>)
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d1f1      	bne.n	8008cc4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008ce0:	4b12      	ldr	r3, [pc, #72]	@ (8008d2c <xTaskResumeAll+0x134>)
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008ce6:	4b10      	ldr	r3, [pc, #64]	@ (8008d28 <xTaskResumeAll+0x130>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d009      	beq.n	8008d02 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8008d30 <xTaskResumeAll+0x138>)
 8008cf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cf8:	601a      	str	r2, [r3, #0]
 8008cfa:	f3bf 8f4f 	dsb	sy
 8008cfe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008d02:	f001 fdb3 	bl	800a86c <vPortExitCritical>

	return xAlreadyYielded;
 8008d06:	68bb      	ldr	r3, [r7, #8]
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3710      	adds	r7, #16
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}
 8008d10:	200033e0 	.word	0x200033e0
 8008d14:	200033b8 	.word	0x200033b8
 8008d18:	20003378 	.word	0x20003378
 8008d1c:	200033c0 	.word	0x200033c0
 8008d20:	20002ee8 	.word	0x20002ee8
 8008d24:	20002ee4 	.word	0x20002ee4
 8008d28:	200033cc 	.word	0x200033cc
 8008d2c:	200033c8 	.word	0x200033c8
 8008d30:	e000ed04 	.word	0xe000ed04

08008d34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008d34:	b480      	push	{r7}
 8008d36:	b083      	sub	sp, #12
 8008d38:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008d3a:	4b05      	ldr	r3, [pc, #20]	@ (8008d50 <xTaskGetTickCount+0x1c>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008d40:	687b      	ldr	r3, [r7, #4]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	370c      	adds	r7, #12
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	200033bc 	.word	0x200033bc

08008d54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b086      	sub	sp, #24
 8008d58:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d5e:	4b4f      	ldr	r3, [pc, #316]	@ (8008e9c <xTaskIncrementTick+0x148>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	f040 8090 	bne.w	8008e88 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008d68:	4b4d      	ldr	r3, [pc, #308]	@ (8008ea0 <xTaskIncrementTick+0x14c>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	3301      	adds	r3, #1
 8008d6e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008d70:	4a4b      	ldr	r2, [pc, #300]	@ (8008ea0 <xTaskIncrementTick+0x14c>)
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d121      	bne.n	8008dc0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008d7c:	4b49      	ldr	r3, [pc, #292]	@ (8008ea4 <xTaskIncrementTick+0x150>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d00b      	beq.n	8008d9e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d8a:	f383 8811 	msr	BASEPRI, r3
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	603b      	str	r3, [r7, #0]
}
 8008d98:	bf00      	nop
 8008d9a:	bf00      	nop
 8008d9c:	e7fd      	b.n	8008d9a <xTaskIncrementTick+0x46>
 8008d9e:	4b41      	ldr	r3, [pc, #260]	@ (8008ea4 <xTaskIncrementTick+0x150>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	60fb      	str	r3, [r7, #12]
 8008da4:	4b40      	ldr	r3, [pc, #256]	@ (8008ea8 <xTaskIncrementTick+0x154>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a3e      	ldr	r2, [pc, #248]	@ (8008ea4 <xTaskIncrementTick+0x150>)
 8008daa:	6013      	str	r3, [r2, #0]
 8008dac:	4a3e      	ldr	r2, [pc, #248]	@ (8008ea8 <xTaskIncrementTick+0x154>)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	6013      	str	r3, [r2, #0]
 8008db2:	4b3e      	ldr	r3, [pc, #248]	@ (8008eac <xTaskIncrementTick+0x158>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	3301      	adds	r3, #1
 8008db8:	4a3c      	ldr	r2, [pc, #240]	@ (8008eac <xTaskIncrementTick+0x158>)
 8008dba:	6013      	str	r3, [r2, #0]
 8008dbc:	f000 fb76 	bl	80094ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008dc0:	4b3b      	ldr	r3, [pc, #236]	@ (8008eb0 <xTaskIncrementTick+0x15c>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	693a      	ldr	r2, [r7, #16]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d349      	bcc.n	8008e5e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008dca:	4b36      	ldr	r3, [pc, #216]	@ (8008ea4 <xTaskIncrementTick+0x150>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d104      	bne.n	8008dde <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dd4:	4b36      	ldr	r3, [pc, #216]	@ (8008eb0 <xTaskIncrementTick+0x15c>)
 8008dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8008dda:	601a      	str	r2, [r3, #0]
					break;
 8008ddc:	e03f      	b.n	8008e5e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dde:	4b31      	ldr	r3, [pc, #196]	@ (8008ea4 <xTaskIncrementTick+0x150>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	68db      	ldr	r3, [r3, #12]
 8008de4:	68db      	ldr	r3, [r3, #12]
 8008de6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008dee:	693a      	ldr	r2, [r7, #16]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d203      	bcs.n	8008dfe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008df6:	4a2e      	ldr	r2, [pc, #184]	@ (8008eb0 <xTaskIncrementTick+0x15c>)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008dfc:	e02f      	b.n	8008e5e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	3304      	adds	r3, #4
 8008e02:	4618      	mov	r0, r3
 8008e04:	f7fe f882 	bl	8006f0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d004      	beq.n	8008e1a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	3318      	adds	r3, #24
 8008e14:	4618      	mov	r0, r3
 8008e16:	f7fe f879 	bl	8006f0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e1e:	4b25      	ldr	r3, [pc, #148]	@ (8008eb4 <xTaskIncrementTick+0x160>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	429a      	cmp	r2, r3
 8008e24:	d903      	bls.n	8008e2e <xTaskIncrementTick+0xda>
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e2a:	4a22      	ldr	r2, [pc, #136]	@ (8008eb4 <xTaskIncrementTick+0x160>)
 8008e2c:	6013      	str	r3, [r2, #0]
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e32:	4613      	mov	r3, r2
 8008e34:	009b      	lsls	r3, r3, #2
 8008e36:	4413      	add	r3, r2
 8008e38:	009b      	lsls	r3, r3, #2
 8008e3a:	4a1f      	ldr	r2, [pc, #124]	@ (8008eb8 <xTaskIncrementTick+0x164>)
 8008e3c:	441a      	add	r2, r3
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	3304      	adds	r3, #4
 8008e42:	4619      	mov	r1, r3
 8008e44:	4610      	mov	r0, r2
 8008e46:	f7fe f804 	bl	8006e52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8008ebc <xTaskIncrementTick+0x168>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d3b8      	bcc.n	8008dca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008e58:	2301      	movs	r3, #1
 8008e5a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e5c:	e7b5      	b.n	8008dca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008e5e:	4b17      	ldr	r3, [pc, #92]	@ (8008ebc <xTaskIncrementTick+0x168>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e64:	4914      	ldr	r1, [pc, #80]	@ (8008eb8 <xTaskIncrementTick+0x164>)
 8008e66:	4613      	mov	r3, r2
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	4413      	add	r3, r2
 8008e6c:	009b      	lsls	r3, r3, #2
 8008e6e:	440b      	add	r3, r1
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d901      	bls.n	8008e7a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008e76:	2301      	movs	r3, #1
 8008e78:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008e7a:	4b11      	ldr	r3, [pc, #68]	@ (8008ec0 <xTaskIncrementTick+0x16c>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d007      	beq.n	8008e92 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008e82:	2301      	movs	r3, #1
 8008e84:	617b      	str	r3, [r7, #20]
 8008e86:	e004      	b.n	8008e92 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008e88:	4b0e      	ldr	r3, [pc, #56]	@ (8008ec4 <xTaskIncrementTick+0x170>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	4a0d      	ldr	r2, [pc, #52]	@ (8008ec4 <xTaskIncrementTick+0x170>)
 8008e90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008e92:	697b      	ldr	r3, [r7, #20]
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3718      	adds	r7, #24
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	200033e0 	.word	0x200033e0
 8008ea0:	200033bc 	.word	0x200033bc
 8008ea4:	20003370 	.word	0x20003370
 8008ea8:	20003374 	.word	0x20003374
 8008eac:	200033d0 	.word	0x200033d0
 8008eb0:	200033d8 	.word	0x200033d8
 8008eb4:	200033c0 	.word	0x200033c0
 8008eb8:	20002ee8 	.word	0x20002ee8
 8008ebc:	20002ee4 	.word	0x20002ee4
 8008ec0:	200033cc 	.word	0x200033cc
 8008ec4:	200033c8 	.word	0x200033c8

08008ec8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b085      	sub	sp, #20
 8008ecc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008ece:	4b28      	ldr	r3, [pc, #160]	@ (8008f70 <vTaskSwitchContext+0xa8>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d003      	beq.n	8008ede <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008ed6:	4b27      	ldr	r3, [pc, #156]	@ (8008f74 <vTaskSwitchContext+0xac>)
 8008ed8:	2201      	movs	r2, #1
 8008eda:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008edc:	e042      	b.n	8008f64 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008ede:	4b25      	ldr	r3, [pc, #148]	@ (8008f74 <vTaskSwitchContext+0xac>)
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ee4:	4b24      	ldr	r3, [pc, #144]	@ (8008f78 <vTaskSwitchContext+0xb0>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	60fb      	str	r3, [r7, #12]
 8008eea:	e011      	b.n	8008f10 <vTaskSwitchContext+0x48>
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d10b      	bne.n	8008f0a <vTaskSwitchContext+0x42>
	__asm volatile
 8008ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef6:	f383 8811 	msr	BASEPRI, r3
 8008efa:	f3bf 8f6f 	isb	sy
 8008efe:	f3bf 8f4f 	dsb	sy
 8008f02:	607b      	str	r3, [r7, #4]
}
 8008f04:	bf00      	nop
 8008f06:	bf00      	nop
 8008f08:	e7fd      	b.n	8008f06 <vTaskSwitchContext+0x3e>
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	60fb      	str	r3, [r7, #12]
 8008f10:	491a      	ldr	r1, [pc, #104]	@ (8008f7c <vTaskSwitchContext+0xb4>)
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	4613      	mov	r3, r2
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	4413      	add	r3, r2
 8008f1a:	009b      	lsls	r3, r3, #2
 8008f1c:	440b      	add	r3, r1
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d0e3      	beq.n	8008eec <vTaskSwitchContext+0x24>
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	4613      	mov	r3, r2
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	4413      	add	r3, r2
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	4a13      	ldr	r2, [pc, #76]	@ (8008f7c <vTaskSwitchContext+0xb4>)
 8008f30:	4413      	add	r3, r2
 8008f32:	60bb      	str	r3, [r7, #8]
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	685a      	ldr	r2, [r3, #4]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	605a      	str	r2, [r3, #4]
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	685a      	ldr	r2, [r3, #4]
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	3308      	adds	r3, #8
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d104      	bne.n	8008f54 <vTaskSwitchContext+0x8c>
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	685a      	ldr	r2, [r3, #4]
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	605a      	str	r2, [r3, #4]
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	4a09      	ldr	r2, [pc, #36]	@ (8008f80 <vTaskSwitchContext+0xb8>)
 8008f5c:	6013      	str	r3, [r2, #0]
 8008f5e:	4a06      	ldr	r2, [pc, #24]	@ (8008f78 <vTaskSwitchContext+0xb0>)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6013      	str	r3, [r2, #0]
}
 8008f64:	bf00      	nop
 8008f66:	3714      	adds	r7, #20
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr
 8008f70:	200033e0 	.word	0x200033e0
 8008f74:	200033cc 	.word	0x200033cc
 8008f78:	200033c0 	.word	0x200033c0
 8008f7c:	20002ee8 	.word	0x20002ee8
 8008f80:	20002ee4 	.word	0x20002ee4

08008f84 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b084      	sub	sp, #16
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10b      	bne.n	8008fac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f98:	f383 8811 	msr	BASEPRI, r3
 8008f9c:	f3bf 8f6f 	isb	sy
 8008fa0:	f3bf 8f4f 	dsb	sy
 8008fa4:	60fb      	str	r3, [r7, #12]
}
 8008fa6:	bf00      	nop
 8008fa8:	bf00      	nop
 8008faa:	e7fd      	b.n	8008fa8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fac:	4b07      	ldr	r3, [pc, #28]	@ (8008fcc <vTaskPlaceOnEventList+0x48>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	3318      	adds	r3, #24
 8008fb2:	4619      	mov	r1, r3
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f7fd ff70 	bl	8006e9a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008fba:	2101      	movs	r1, #1
 8008fbc:	6838      	ldr	r0, [r7, #0]
 8008fbe:	f000 fe65 	bl	8009c8c <prvAddCurrentTaskToDelayedList>
}
 8008fc2:	bf00      	nop
 8008fc4:	3710      	adds	r7, #16
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	20002ee4 	.word	0x20002ee4

08008fd0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b086      	sub	sp, #24
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	60f8      	str	r0, [r7, #12]
 8008fd8:	60b9      	str	r1, [r7, #8]
 8008fda:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d10b      	bne.n	8008ffa <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8008fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe6:	f383 8811 	msr	BASEPRI, r3
 8008fea:	f3bf 8f6f 	isb	sy
 8008fee:	f3bf 8f4f 	dsb	sy
 8008ff2:	617b      	str	r3, [r7, #20]
}
 8008ff4:	bf00      	nop
 8008ff6:	bf00      	nop
 8008ff8:	e7fd      	b.n	8008ff6 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8008ffa:	4b12      	ldr	r3, [pc, #72]	@ (8009044 <vTaskPlaceOnUnorderedEventList+0x74>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d10b      	bne.n	800901a <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8009002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009006:	f383 8811 	msr	BASEPRI, r3
 800900a:	f3bf 8f6f 	isb	sy
 800900e:	f3bf 8f4f 	dsb	sy
 8009012:	613b      	str	r3, [r7, #16]
}
 8009014:	bf00      	nop
 8009016:	bf00      	nop
 8009018:	e7fd      	b.n	8009016 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800901a:	4b0b      	ldr	r3, [pc, #44]	@ (8009048 <vTaskPlaceOnUnorderedEventList+0x78>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	68ba      	ldr	r2, [r7, #8]
 8009020:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009024:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009026:	4b08      	ldr	r3, [pc, #32]	@ (8009048 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	3318      	adds	r3, #24
 800902c:	4619      	mov	r1, r3
 800902e:	68f8      	ldr	r0, [r7, #12]
 8009030:	f7fd ff0f 	bl	8006e52 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009034:	2101      	movs	r1, #1
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 fe28 	bl	8009c8c <prvAddCurrentTaskToDelayedList>
}
 800903c:	bf00      	nop
 800903e:	3718      	adds	r7, #24
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	200033e0 	.word	0x200033e0
 8009048:	20002ee4 	.word	0x20002ee4

0800904c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af00      	add	r7, sp, #0
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d10b      	bne.n	8009076 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800905e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009062:	f383 8811 	msr	BASEPRI, r3
 8009066:	f3bf 8f6f 	isb	sy
 800906a:	f3bf 8f4f 	dsb	sy
 800906e:	617b      	str	r3, [r7, #20]
}
 8009070:	bf00      	nop
 8009072:	bf00      	nop
 8009074:	e7fd      	b.n	8009072 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009076:	4b0a      	ldr	r3, [pc, #40]	@ (80090a0 <vTaskPlaceOnEventListRestricted+0x54>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	3318      	adds	r3, #24
 800907c:	4619      	mov	r1, r3
 800907e:	68f8      	ldr	r0, [r7, #12]
 8009080:	f7fd fee7 	bl	8006e52 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d002      	beq.n	8009090 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800908a:	f04f 33ff 	mov.w	r3, #4294967295
 800908e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009090:	6879      	ldr	r1, [r7, #4]
 8009092:	68b8      	ldr	r0, [r7, #8]
 8009094:	f000 fdfa 	bl	8009c8c <prvAddCurrentTaskToDelayedList>
	}
 8009098:	bf00      	nop
 800909a:	3718      	adds	r7, #24
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}
 80090a0:	20002ee4 	.word	0x20002ee4

080090a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	68db      	ldr	r3, [r3, #12]
 80090b0:	68db      	ldr	r3, [r3, #12]
 80090b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d10b      	bne.n	80090d2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80090ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090be:	f383 8811 	msr	BASEPRI, r3
 80090c2:	f3bf 8f6f 	isb	sy
 80090c6:	f3bf 8f4f 	dsb	sy
 80090ca:	60fb      	str	r3, [r7, #12]
}
 80090cc:	bf00      	nop
 80090ce:	bf00      	nop
 80090d0:	e7fd      	b.n	80090ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	3318      	adds	r3, #24
 80090d6:	4618      	mov	r0, r3
 80090d8:	f7fd ff18 	bl	8006f0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090dc:	4b1d      	ldr	r3, [pc, #116]	@ (8009154 <xTaskRemoveFromEventList+0xb0>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d11d      	bne.n	8009120 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	3304      	adds	r3, #4
 80090e8:	4618      	mov	r0, r3
 80090ea:	f7fd ff0f 	bl	8006f0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090f2:	4b19      	ldr	r3, [pc, #100]	@ (8009158 <xTaskRemoveFromEventList+0xb4>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	429a      	cmp	r2, r3
 80090f8:	d903      	bls.n	8009102 <xTaskRemoveFromEventList+0x5e>
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090fe:	4a16      	ldr	r2, [pc, #88]	@ (8009158 <xTaskRemoveFromEventList+0xb4>)
 8009100:	6013      	str	r3, [r2, #0]
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009106:	4613      	mov	r3, r2
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	4413      	add	r3, r2
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	4a13      	ldr	r2, [pc, #76]	@ (800915c <xTaskRemoveFromEventList+0xb8>)
 8009110:	441a      	add	r2, r3
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	3304      	adds	r3, #4
 8009116:	4619      	mov	r1, r3
 8009118:	4610      	mov	r0, r2
 800911a:	f7fd fe9a 	bl	8006e52 <vListInsertEnd>
 800911e:	e005      	b.n	800912c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	3318      	adds	r3, #24
 8009124:	4619      	mov	r1, r3
 8009126:	480e      	ldr	r0, [pc, #56]	@ (8009160 <xTaskRemoveFromEventList+0xbc>)
 8009128:	f7fd fe93 	bl	8006e52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009130:	4b0c      	ldr	r3, [pc, #48]	@ (8009164 <xTaskRemoveFromEventList+0xc0>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009136:	429a      	cmp	r2, r3
 8009138:	d905      	bls.n	8009146 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800913a:	2301      	movs	r3, #1
 800913c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800913e:	4b0a      	ldr	r3, [pc, #40]	@ (8009168 <xTaskRemoveFromEventList+0xc4>)
 8009140:	2201      	movs	r2, #1
 8009142:	601a      	str	r2, [r3, #0]
 8009144:	e001      	b.n	800914a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009146:	2300      	movs	r3, #0
 8009148:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800914a:	697b      	ldr	r3, [r7, #20]
}
 800914c:	4618      	mov	r0, r3
 800914e:	3718      	adds	r7, #24
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	200033e0 	.word	0x200033e0
 8009158:	200033c0 	.word	0x200033c0
 800915c:	20002ee8 	.word	0x20002ee8
 8009160:	20003378 	.word	0x20003378
 8009164:	20002ee4 	.word	0x20002ee4
 8009168:	200033cc 	.word	0x200033cc

0800916c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b086      	sub	sp, #24
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
 8009174:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009176:	4b2a      	ldr	r3, [pc, #168]	@ (8009220 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d10b      	bne.n	8009196 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800917e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009182:	f383 8811 	msr	BASEPRI, r3
 8009186:	f3bf 8f6f 	isb	sy
 800918a:	f3bf 8f4f 	dsb	sy
 800918e:	613b      	str	r3, [r7, #16]
}
 8009190:	bf00      	nop
 8009192:	bf00      	nop
 8009194:	e7fd      	b.n	8009192 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	68db      	ldr	r3, [r3, #12]
 80091a4:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d10b      	bne.n	80091c4 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 80091ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b0:	f383 8811 	msr	BASEPRI, r3
 80091b4:	f3bf 8f6f 	isb	sy
 80091b8:	f3bf 8f4f 	dsb	sy
 80091bc:	60fb      	str	r3, [r7, #12]
}
 80091be:	bf00      	nop
 80091c0:	bf00      	nop
 80091c2:	e7fd      	b.n	80091c0 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f7fd fea1 	bl	8006f0c <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	3304      	adds	r3, #4
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7fd fe9c 	bl	8006f0c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091d8:	4b12      	ldr	r3, [pc, #72]	@ (8009224 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d903      	bls.n	80091e8 <vTaskRemoveFromUnorderedEventList+0x7c>
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091e4:	4a0f      	ldr	r2, [pc, #60]	@ (8009224 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80091e6:	6013      	str	r3, [r2, #0]
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ec:	4613      	mov	r3, r2
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	4413      	add	r3, r2
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	4a0c      	ldr	r2, [pc, #48]	@ (8009228 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80091f6:	441a      	add	r2, r3
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	3304      	adds	r3, #4
 80091fc:	4619      	mov	r1, r3
 80091fe:	4610      	mov	r0, r2
 8009200:	f7fd fe27 	bl	8006e52 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009204:	697b      	ldr	r3, [r7, #20]
 8009206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009208:	4b08      	ldr	r3, [pc, #32]	@ (800922c <vTaskRemoveFromUnorderedEventList+0xc0>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800920e:	429a      	cmp	r2, r3
 8009210:	d902      	bls.n	8009218 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8009212:	4b07      	ldr	r3, [pc, #28]	@ (8009230 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009214:	2201      	movs	r2, #1
 8009216:	601a      	str	r2, [r3, #0]
	}
}
 8009218:	bf00      	nop
 800921a:	3718      	adds	r7, #24
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	200033e0 	.word	0x200033e0
 8009224:	200033c0 	.word	0x200033c0
 8009228:	20002ee8 	.word	0x20002ee8
 800922c:	20002ee4 	.word	0x20002ee4
 8009230:	200033cc 	.word	0x200033cc

08009234 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009234:	b480      	push	{r7}
 8009236:	b083      	sub	sp, #12
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800923c:	4b06      	ldr	r3, [pc, #24]	@ (8009258 <vTaskInternalSetTimeOutState+0x24>)
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009244:	4b05      	ldr	r3, [pc, #20]	@ (800925c <vTaskInternalSetTimeOutState+0x28>)
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	605a      	str	r2, [r3, #4]
}
 800924c:	bf00      	nop
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr
 8009258:	200033d0 	.word	0x200033d0
 800925c:	200033bc 	.word	0x200033bc

08009260 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b088      	sub	sp, #32
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d10b      	bne.n	8009288 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009274:	f383 8811 	msr	BASEPRI, r3
 8009278:	f3bf 8f6f 	isb	sy
 800927c:	f3bf 8f4f 	dsb	sy
 8009280:	613b      	str	r3, [r7, #16]
}
 8009282:	bf00      	nop
 8009284:	bf00      	nop
 8009286:	e7fd      	b.n	8009284 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10b      	bne.n	80092a6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800928e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009292:	f383 8811 	msr	BASEPRI, r3
 8009296:	f3bf 8f6f 	isb	sy
 800929a:	f3bf 8f4f 	dsb	sy
 800929e:	60fb      	str	r3, [r7, #12]
}
 80092a0:	bf00      	nop
 80092a2:	bf00      	nop
 80092a4:	e7fd      	b.n	80092a2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80092a6:	f001 faaf 	bl	800a808 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80092aa:	4b1d      	ldr	r3, [pc, #116]	@ (8009320 <xTaskCheckForTimeOut+0xc0>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	69ba      	ldr	r2, [r7, #24]
 80092b6:	1ad3      	subs	r3, r2, r3
 80092b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092c2:	d102      	bne.n	80092ca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80092c4:	2300      	movs	r3, #0
 80092c6:	61fb      	str	r3, [r7, #28]
 80092c8:	e023      	b.n	8009312 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	4b15      	ldr	r3, [pc, #84]	@ (8009324 <xTaskCheckForTimeOut+0xc4>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d007      	beq.n	80092e6 <xTaskCheckForTimeOut+0x86>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	685b      	ldr	r3, [r3, #4]
 80092da:	69ba      	ldr	r2, [r7, #24]
 80092dc:	429a      	cmp	r2, r3
 80092de:	d302      	bcc.n	80092e6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80092e0:	2301      	movs	r3, #1
 80092e2:	61fb      	str	r3, [r7, #28]
 80092e4:	e015      	b.n	8009312 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	697a      	ldr	r2, [r7, #20]
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d20b      	bcs.n	8009308 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	1ad2      	subs	r2, r2, r3
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7ff ff99 	bl	8009234 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009302:	2300      	movs	r3, #0
 8009304:	61fb      	str	r3, [r7, #28]
 8009306:	e004      	b.n	8009312 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	2200      	movs	r2, #0
 800930c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800930e:	2301      	movs	r3, #1
 8009310:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009312:	f001 faab 	bl	800a86c <vPortExitCritical>

	return xReturn;
 8009316:	69fb      	ldr	r3, [r7, #28]
}
 8009318:	4618      	mov	r0, r3
 800931a:	3720      	adds	r7, #32
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}
 8009320:	200033bc 	.word	0x200033bc
 8009324:	200033d0 	.word	0x200033d0

08009328 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009328:	b480      	push	{r7}
 800932a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800932c:	4b03      	ldr	r3, [pc, #12]	@ (800933c <vTaskMissedYield+0x14>)
 800932e:	2201      	movs	r2, #1
 8009330:	601a      	str	r2, [r3, #0]
}
 8009332:	bf00      	nop
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr
 800933c:	200033cc 	.word	0x200033cc

08009340 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b082      	sub	sp, #8
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009348:	f000 f852 	bl	80093f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800934c:	4b06      	ldr	r3, [pc, #24]	@ (8009368 <prvIdleTask+0x28>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	2b01      	cmp	r3, #1
 8009352:	d9f9      	bls.n	8009348 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009354:	4b05      	ldr	r3, [pc, #20]	@ (800936c <prvIdleTask+0x2c>)
 8009356:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800935a:	601a      	str	r2, [r3, #0]
 800935c:	f3bf 8f4f 	dsb	sy
 8009360:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009364:	e7f0      	b.n	8009348 <prvIdleTask+0x8>
 8009366:	bf00      	nop
 8009368:	20002ee8 	.word	0x20002ee8
 800936c:	e000ed04 	.word	0xe000ed04

08009370 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b082      	sub	sp, #8
 8009374:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009376:	2300      	movs	r3, #0
 8009378:	607b      	str	r3, [r7, #4]
 800937a:	e00c      	b.n	8009396 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800937c:	687a      	ldr	r2, [r7, #4]
 800937e:	4613      	mov	r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	4413      	add	r3, r2
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	4a12      	ldr	r2, [pc, #72]	@ (80093d0 <prvInitialiseTaskLists+0x60>)
 8009388:	4413      	add	r3, r2
 800938a:	4618      	mov	r0, r3
 800938c:	f7fd fd34 	bl	8006df8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	3301      	adds	r3, #1
 8009394:	607b      	str	r3, [r7, #4]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2b37      	cmp	r3, #55	@ 0x37
 800939a:	d9ef      	bls.n	800937c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800939c:	480d      	ldr	r0, [pc, #52]	@ (80093d4 <prvInitialiseTaskLists+0x64>)
 800939e:	f7fd fd2b 	bl	8006df8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80093a2:	480d      	ldr	r0, [pc, #52]	@ (80093d8 <prvInitialiseTaskLists+0x68>)
 80093a4:	f7fd fd28 	bl	8006df8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80093a8:	480c      	ldr	r0, [pc, #48]	@ (80093dc <prvInitialiseTaskLists+0x6c>)
 80093aa:	f7fd fd25 	bl	8006df8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80093ae:	480c      	ldr	r0, [pc, #48]	@ (80093e0 <prvInitialiseTaskLists+0x70>)
 80093b0:	f7fd fd22 	bl	8006df8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80093b4:	480b      	ldr	r0, [pc, #44]	@ (80093e4 <prvInitialiseTaskLists+0x74>)
 80093b6:	f7fd fd1f 	bl	8006df8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80093ba:	4b0b      	ldr	r3, [pc, #44]	@ (80093e8 <prvInitialiseTaskLists+0x78>)
 80093bc:	4a05      	ldr	r2, [pc, #20]	@ (80093d4 <prvInitialiseTaskLists+0x64>)
 80093be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80093c0:	4b0a      	ldr	r3, [pc, #40]	@ (80093ec <prvInitialiseTaskLists+0x7c>)
 80093c2:	4a05      	ldr	r2, [pc, #20]	@ (80093d8 <prvInitialiseTaskLists+0x68>)
 80093c4:	601a      	str	r2, [r3, #0]
}
 80093c6:	bf00      	nop
 80093c8:	3708      	adds	r7, #8
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}
 80093ce:	bf00      	nop
 80093d0:	20002ee8 	.word	0x20002ee8
 80093d4:	20003348 	.word	0x20003348
 80093d8:	2000335c 	.word	0x2000335c
 80093dc:	20003378 	.word	0x20003378
 80093e0:	2000338c 	.word	0x2000338c
 80093e4:	200033a4 	.word	0x200033a4
 80093e8:	20003370 	.word	0x20003370
 80093ec:	20003374 	.word	0x20003374

080093f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b082      	sub	sp, #8
 80093f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80093f6:	e019      	b.n	800942c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80093f8:	f001 fa06 	bl	800a808 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093fc:	4b10      	ldr	r3, [pc, #64]	@ (8009440 <prvCheckTasksWaitingTermination+0x50>)
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	68db      	ldr	r3, [r3, #12]
 8009402:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	3304      	adds	r3, #4
 8009408:	4618      	mov	r0, r3
 800940a:	f7fd fd7f 	bl	8006f0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800940e:	4b0d      	ldr	r3, [pc, #52]	@ (8009444 <prvCheckTasksWaitingTermination+0x54>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	3b01      	subs	r3, #1
 8009414:	4a0b      	ldr	r2, [pc, #44]	@ (8009444 <prvCheckTasksWaitingTermination+0x54>)
 8009416:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009418:	4b0b      	ldr	r3, [pc, #44]	@ (8009448 <prvCheckTasksWaitingTermination+0x58>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	3b01      	subs	r3, #1
 800941e:	4a0a      	ldr	r2, [pc, #40]	@ (8009448 <prvCheckTasksWaitingTermination+0x58>)
 8009420:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009422:	f001 fa23 	bl	800a86c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f810 	bl	800944c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800942c:	4b06      	ldr	r3, [pc, #24]	@ (8009448 <prvCheckTasksWaitingTermination+0x58>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e1      	bne.n	80093f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009434:	bf00      	nop
 8009436:	bf00      	nop
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	2000338c 	.word	0x2000338c
 8009444:	200033b8 	.word	0x200033b8
 8009448:	200033a0 	.word	0x200033a0

0800944c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800945a:	2b00      	cmp	r3, #0
 800945c:	d108      	bne.n	8009470 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009462:	4618      	mov	r0, r3
 8009464:	f001 fbc0 	bl	800abe8 <vPortFree>
				vPortFree( pxTCB );
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f001 fbbd 	bl	800abe8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800946e:	e019      	b.n	80094a4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009476:	2b01      	cmp	r3, #1
 8009478:	d103      	bne.n	8009482 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f001 fbb4 	bl	800abe8 <vPortFree>
	}
 8009480:	e010      	b.n	80094a4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009488:	2b02      	cmp	r3, #2
 800948a:	d00b      	beq.n	80094a4 <prvDeleteTCB+0x58>
	__asm volatile
 800948c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009490:	f383 8811 	msr	BASEPRI, r3
 8009494:	f3bf 8f6f 	isb	sy
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	60fb      	str	r3, [r7, #12]
}
 800949e:	bf00      	nop
 80094a0:	bf00      	nop
 80094a2:	e7fd      	b.n	80094a0 <prvDeleteTCB+0x54>
	}
 80094a4:	bf00      	nop
 80094a6:	3710      	adds	r7, #16
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}

080094ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80094ac:	b480      	push	{r7}
 80094ae:	b083      	sub	sp, #12
 80094b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094b2:	4b0c      	ldr	r3, [pc, #48]	@ (80094e4 <prvResetNextTaskUnblockTime+0x38>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d104      	bne.n	80094c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80094bc:	4b0a      	ldr	r3, [pc, #40]	@ (80094e8 <prvResetNextTaskUnblockTime+0x3c>)
 80094be:	f04f 32ff 	mov.w	r2, #4294967295
 80094c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80094c4:	e008      	b.n	80094d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094c6:	4b07      	ldr	r3, [pc, #28]	@ (80094e4 <prvResetNextTaskUnblockTime+0x38>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	68db      	ldr	r3, [r3, #12]
 80094cc:	68db      	ldr	r3, [r3, #12]
 80094ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	4a04      	ldr	r2, [pc, #16]	@ (80094e8 <prvResetNextTaskUnblockTime+0x3c>)
 80094d6:	6013      	str	r3, [r2, #0]
}
 80094d8:	bf00      	nop
 80094da:	370c      	adds	r7, #12
 80094dc:	46bd      	mov	sp, r7
 80094de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e2:	4770      	bx	lr
 80094e4:	20003370 	.word	0x20003370
 80094e8:	200033d8 	.word	0x200033d8

080094ec <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80094ec:	b480      	push	{r7}
 80094ee:	b083      	sub	sp, #12
 80094f0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80094f2:	4b05      	ldr	r3, [pc, #20]	@ (8009508 <xTaskGetCurrentTaskHandle+0x1c>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	607b      	str	r3, [r7, #4]

		return xReturn;
 80094f8:	687b      	ldr	r3, [r7, #4]
	}
 80094fa:	4618      	mov	r0, r3
 80094fc:	370c      	adds	r7, #12
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr
 8009506:	bf00      	nop
 8009508:	20002ee4 	.word	0x20002ee4

0800950c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800950c:	b480      	push	{r7}
 800950e:	b083      	sub	sp, #12
 8009510:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009512:	4b0b      	ldr	r3, [pc, #44]	@ (8009540 <xTaskGetSchedulerState+0x34>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d102      	bne.n	8009520 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800951a:	2301      	movs	r3, #1
 800951c:	607b      	str	r3, [r7, #4]
 800951e:	e008      	b.n	8009532 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009520:	4b08      	ldr	r3, [pc, #32]	@ (8009544 <xTaskGetSchedulerState+0x38>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d102      	bne.n	800952e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009528:	2302      	movs	r3, #2
 800952a:	607b      	str	r3, [r7, #4]
 800952c:	e001      	b.n	8009532 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800952e:	2300      	movs	r3, #0
 8009530:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009532:	687b      	ldr	r3, [r7, #4]
	}
 8009534:	4618      	mov	r0, r3
 8009536:	370c      	adds	r7, #12
 8009538:	46bd      	mov	sp, r7
 800953a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953e:	4770      	bx	lr
 8009540:	200033c4 	.word	0x200033c4
 8009544:	200033e0 	.word	0x200033e0

08009548 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009548:	b580      	push	{r7, lr}
 800954a:	b084      	sub	sp, #16
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009554:	2300      	movs	r3, #0
 8009556:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d051      	beq.n	8009602 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009562:	4b2a      	ldr	r3, [pc, #168]	@ (800960c <xTaskPriorityInherit+0xc4>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009568:	429a      	cmp	r2, r3
 800956a:	d241      	bcs.n	80095f0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	699b      	ldr	r3, [r3, #24]
 8009570:	2b00      	cmp	r3, #0
 8009572:	db06      	blt.n	8009582 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009574:	4b25      	ldr	r3, [pc, #148]	@ (800960c <xTaskPriorityInherit+0xc4>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800957a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	6959      	ldr	r1, [r3, #20]
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800958a:	4613      	mov	r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	4413      	add	r3, r2
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	4a1f      	ldr	r2, [pc, #124]	@ (8009610 <xTaskPriorityInherit+0xc8>)
 8009594:	4413      	add	r3, r2
 8009596:	4299      	cmp	r1, r3
 8009598:	d122      	bne.n	80095e0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	3304      	adds	r3, #4
 800959e:	4618      	mov	r0, r3
 80095a0:	f7fd fcb4 	bl	8006f0c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80095a4:	4b19      	ldr	r3, [pc, #100]	@ (800960c <xTaskPriorityInherit+0xc4>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095b2:	4b18      	ldr	r3, [pc, #96]	@ (8009614 <xTaskPriorityInherit+0xcc>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d903      	bls.n	80095c2 <xTaskPriorityInherit+0x7a>
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095be:	4a15      	ldr	r2, [pc, #84]	@ (8009614 <xTaskPriorityInherit+0xcc>)
 80095c0:	6013      	str	r3, [r2, #0]
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c6:	4613      	mov	r3, r2
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	4413      	add	r3, r2
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	4a10      	ldr	r2, [pc, #64]	@ (8009610 <xTaskPriorityInherit+0xc8>)
 80095d0:	441a      	add	r2, r3
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	3304      	adds	r3, #4
 80095d6:	4619      	mov	r1, r3
 80095d8:	4610      	mov	r0, r2
 80095da:	f7fd fc3a 	bl	8006e52 <vListInsertEnd>
 80095de:	e004      	b.n	80095ea <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80095e0:	4b0a      	ldr	r3, [pc, #40]	@ (800960c <xTaskPriorityInherit+0xc4>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80095ea:	2301      	movs	r3, #1
 80095ec:	60fb      	str	r3, [r7, #12]
 80095ee:	e008      	b.n	8009602 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095f4:	4b05      	ldr	r3, [pc, #20]	@ (800960c <xTaskPriorityInherit+0xc4>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d201      	bcs.n	8009602 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80095fe:	2301      	movs	r3, #1
 8009600:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009602:	68fb      	ldr	r3, [r7, #12]
	}
 8009604:	4618      	mov	r0, r3
 8009606:	3710      	adds	r7, #16
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}
 800960c:	20002ee4 	.word	0x20002ee4
 8009610:	20002ee8 	.word	0x20002ee8
 8009614:	200033c0 	.word	0x200033c0

08009618 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009618:	b580      	push	{r7, lr}
 800961a:	b086      	sub	sp, #24
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009624:	2300      	movs	r3, #0
 8009626:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d058      	beq.n	80096e0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800962e:	4b2f      	ldr	r3, [pc, #188]	@ (80096ec <xTaskPriorityDisinherit+0xd4>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	693a      	ldr	r2, [r7, #16]
 8009634:	429a      	cmp	r2, r3
 8009636:	d00b      	beq.n	8009650 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800963c:	f383 8811 	msr	BASEPRI, r3
 8009640:	f3bf 8f6f 	isb	sy
 8009644:	f3bf 8f4f 	dsb	sy
 8009648:	60fb      	str	r3, [r7, #12]
}
 800964a:	bf00      	nop
 800964c:	bf00      	nop
 800964e:	e7fd      	b.n	800964c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009654:	2b00      	cmp	r3, #0
 8009656:	d10b      	bne.n	8009670 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800965c:	f383 8811 	msr	BASEPRI, r3
 8009660:	f3bf 8f6f 	isb	sy
 8009664:	f3bf 8f4f 	dsb	sy
 8009668:	60bb      	str	r3, [r7, #8]
}
 800966a:	bf00      	nop
 800966c:	bf00      	nop
 800966e:	e7fd      	b.n	800966c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009674:	1e5a      	subs	r2, r3, #1
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009682:	429a      	cmp	r2, r3
 8009684:	d02c      	beq.n	80096e0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800968a:	2b00      	cmp	r3, #0
 800968c:	d128      	bne.n	80096e0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	3304      	adds	r3, #4
 8009692:	4618      	mov	r0, r3
 8009694:	f7fd fc3a 	bl	8006f0c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096b0:	4b0f      	ldr	r3, [pc, #60]	@ (80096f0 <xTaskPriorityDisinherit+0xd8>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d903      	bls.n	80096c0 <xTaskPriorityDisinherit+0xa8>
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096bc:	4a0c      	ldr	r2, [pc, #48]	@ (80096f0 <xTaskPriorityDisinherit+0xd8>)
 80096be:	6013      	str	r3, [r2, #0]
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c4:	4613      	mov	r3, r2
 80096c6:	009b      	lsls	r3, r3, #2
 80096c8:	4413      	add	r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	4a09      	ldr	r2, [pc, #36]	@ (80096f4 <xTaskPriorityDisinherit+0xdc>)
 80096ce:	441a      	add	r2, r3
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	3304      	adds	r3, #4
 80096d4:	4619      	mov	r1, r3
 80096d6:	4610      	mov	r0, r2
 80096d8:	f7fd fbbb 	bl	8006e52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80096dc:	2301      	movs	r3, #1
 80096de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80096e0:	697b      	ldr	r3, [r7, #20]
	}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3718      	adds	r7, #24
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}
 80096ea:	bf00      	nop
 80096ec:	20002ee4 	.word	0x20002ee4
 80096f0:	200033c0 	.word	0x200033c0
 80096f4:	20002ee8 	.word	0x20002ee8

080096f8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b088      	sub	sp, #32
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009706:	2301      	movs	r3, #1
 8009708:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d06c      	beq.n	80097ea <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009714:	2b00      	cmp	r3, #0
 8009716:	d10b      	bne.n	8009730 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800971c:	f383 8811 	msr	BASEPRI, r3
 8009720:	f3bf 8f6f 	isb	sy
 8009724:	f3bf 8f4f 	dsb	sy
 8009728:	60fb      	str	r3, [r7, #12]
}
 800972a:	bf00      	nop
 800972c:	bf00      	nop
 800972e:	e7fd      	b.n	800972c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009730:	69bb      	ldr	r3, [r7, #24]
 8009732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009734:	683a      	ldr	r2, [r7, #0]
 8009736:	429a      	cmp	r2, r3
 8009738:	d902      	bls.n	8009740 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	61fb      	str	r3, [r7, #28]
 800973e:	e002      	b.n	8009746 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009740:	69bb      	ldr	r3, [r7, #24]
 8009742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009744:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009746:	69bb      	ldr	r3, [r7, #24]
 8009748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800974a:	69fa      	ldr	r2, [r7, #28]
 800974c:	429a      	cmp	r2, r3
 800974e:	d04c      	beq.n	80097ea <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009750:	69bb      	ldr	r3, [r7, #24]
 8009752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009754:	697a      	ldr	r2, [r7, #20]
 8009756:	429a      	cmp	r2, r3
 8009758:	d147      	bne.n	80097ea <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800975a:	4b26      	ldr	r3, [pc, #152]	@ (80097f4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	69ba      	ldr	r2, [r7, #24]
 8009760:	429a      	cmp	r2, r3
 8009762:	d10b      	bne.n	800977c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009768:	f383 8811 	msr	BASEPRI, r3
 800976c:	f3bf 8f6f 	isb	sy
 8009770:	f3bf 8f4f 	dsb	sy
 8009774:	60bb      	str	r3, [r7, #8]
}
 8009776:	bf00      	nop
 8009778:	bf00      	nop
 800977a:	e7fd      	b.n	8009778 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009780:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009782:	69bb      	ldr	r3, [r7, #24]
 8009784:	69fa      	ldr	r2, [r7, #28]
 8009786:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009788:	69bb      	ldr	r3, [r7, #24]
 800978a:	699b      	ldr	r3, [r3, #24]
 800978c:	2b00      	cmp	r3, #0
 800978e:	db04      	blt.n	800979a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009790:	69fb      	ldr	r3, [r7, #28]
 8009792:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800979a:	69bb      	ldr	r3, [r7, #24]
 800979c:	6959      	ldr	r1, [r3, #20]
 800979e:	693a      	ldr	r2, [r7, #16]
 80097a0:	4613      	mov	r3, r2
 80097a2:	009b      	lsls	r3, r3, #2
 80097a4:	4413      	add	r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	4a13      	ldr	r2, [pc, #76]	@ (80097f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80097aa:	4413      	add	r3, r2
 80097ac:	4299      	cmp	r1, r3
 80097ae:	d11c      	bne.n	80097ea <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097b0:	69bb      	ldr	r3, [r7, #24]
 80097b2:	3304      	adds	r3, #4
 80097b4:	4618      	mov	r0, r3
 80097b6:	f7fd fba9 	bl	8006f0c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80097ba:	69bb      	ldr	r3, [r7, #24]
 80097bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097be:	4b0f      	ldr	r3, [pc, #60]	@ (80097fc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d903      	bls.n	80097ce <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80097c6:	69bb      	ldr	r3, [r7, #24]
 80097c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ca:	4a0c      	ldr	r2, [pc, #48]	@ (80097fc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097cc:	6013      	str	r3, [r2, #0]
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097d2:	4613      	mov	r3, r2
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	4413      	add	r3, r2
 80097d8:	009b      	lsls	r3, r3, #2
 80097da:	4a07      	ldr	r2, [pc, #28]	@ (80097f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80097dc:	441a      	add	r2, r3
 80097de:	69bb      	ldr	r3, [r7, #24]
 80097e0:	3304      	adds	r3, #4
 80097e2:	4619      	mov	r1, r3
 80097e4:	4610      	mov	r0, r2
 80097e6:	f7fd fb34 	bl	8006e52 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80097ea:	bf00      	nop
 80097ec:	3720      	adds	r7, #32
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}
 80097f2:	bf00      	nop
 80097f4:	20002ee4 	.word	0x20002ee4
 80097f8:	20002ee8 	.word	0x20002ee8
 80097fc:	200033c0 	.word	0x200033c0

08009800 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8009800:	b480      	push	{r7}
 8009802:	b083      	sub	sp, #12
 8009804:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8009806:	4b09      	ldr	r3, [pc, #36]	@ (800982c <uxTaskResetEventItemValue+0x2c>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800980e:	4b07      	ldr	r3, [pc, #28]	@ (800982c <uxTaskResetEventItemValue+0x2c>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009814:	4b05      	ldr	r3, [pc, #20]	@ (800982c <uxTaskResetEventItemValue+0x2c>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800981c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800981e:	687b      	ldr	r3, [r7, #4]
}
 8009820:	4618      	mov	r0, r3
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr
 800982c:	20002ee4 	.word	0x20002ee4

08009830 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009830:	b480      	push	{r7}
 8009832:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009834:	4b07      	ldr	r3, [pc, #28]	@ (8009854 <pvTaskIncrementMutexHeldCount+0x24>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d004      	beq.n	8009846 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800983c:	4b05      	ldr	r3, [pc, #20]	@ (8009854 <pvTaskIncrementMutexHeldCount+0x24>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009842:	3201      	adds	r2, #1
 8009844:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009846:	4b03      	ldr	r3, [pc, #12]	@ (8009854 <pvTaskIncrementMutexHeldCount+0x24>)
 8009848:	681b      	ldr	r3, [r3, #0]
	}
 800984a:	4618      	mov	r0, r3
 800984c:	46bd      	mov	sp, r7
 800984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009852:	4770      	bx	lr
 8009854:	20002ee4 	.word	0x20002ee4

08009858 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009858:	b580      	push	{r7, lr}
 800985a:	b086      	sub	sp, #24
 800985c:	af00      	add	r7, sp, #0
 800985e:	60f8      	str	r0, [r7, #12]
 8009860:	60b9      	str	r1, [r7, #8]
 8009862:	607a      	str	r2, [r7, #4]
 8009864:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8009866:	f000 ffcf 	bl	800a808 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800986a:	4b26      	ldr	r3, [pc, #152]	@ (8009904 <xTaskNotifyWait+0xac>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009872:	b2db      	uxtb	r3, r3
 8009874:	2b02      	cmp	r3, #2
 8009876:	d01a      	beq.n	80098ae <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009878:	4b22      	ldr	r3, [pc, #136]	@ (8009904 <xTaskNotifyWait+0xac>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800987e:	68fa      	ldr	r2, [r7, #12]
 8009880:	43d2      	mvns	r2, r2
 8009882:	400a      	ands	r2, r1
 8009884:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009886:	4b1f      	ldr	r3, [pc, #124]	@ (8009904 <xTaskNotifyWait+0xac>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	2201      	movs	r2, #1
 800988c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00b      	beq.n	80098ae <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009896:	2101      	movs	r1, #1
 8009898:	6838      	ldr	r0, [r7, #0]
 800989a:	f000 f9f7 	bl	8009c8c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800989e:	4b1a      	ldr	r3, [pc, #104]	@ (8009908 <xTaskNotifyWait+0xb0>)
 80098a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098a4:	601a      	str	r2, [r3, #0]
 80098a6:	f3bf 8f4f 	dsb	sy
 80098aa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80098ae:	f000 ffdd 	bl	800a86c <vPortExitCritical>

		taskENTER_CRITICAL();
 80098b2:	f000 ffa9 	bl	800a808 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d004      	beq.n	80098c6 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80098bc:	4b11      	ldr	r3, [pc, #68]	@ (8009904 <xTaskNotifyWait+0xac>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80098c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009904 <xTaskNotifyWait+0xac>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	2b02      	cmp	r3, #2
 80098d2:	d002      	beq.n	80098da <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80098d4:	2300      	movs	r3, #0
 80098d6:	617b      	str	r3, [r7, #20]
 80098d8:	e008      	b.n	80098ec <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80098da:	4b0a      	ldr	r3, [pc, #40]	@ (8009904 <xTaskNotifyWait+0xac>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80098e0:	68ba      	ldr	r2, [r7, #8]
 80098e2:	43d2      	mvns	r2, r2
 80098e4:	400a      	ands	r2, r1
 80098e6:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 80098e8:	2301      	movs	r3, #1
 80098ea:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80098ec:	4b05      	ldr	r3, [pc, #20]	@ (8009904 <xTaskNotifyWait+0xac>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	2200      	movs	r2, #0
 80098f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 80098f6:	f000 ffb9 	bl	800a86c <vPortExitCritical>

		return xReturn;
 80098fa:	697b      	ldr	r3, [r7, #20]
	}
 80098fc:	4618      	mov	r0, r3
 80098fe:	3718      	adds	r7, #24
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}
 8009904:	20002ee4 	.word	0x20002ee4
 8009908:	e000ed04 	.word	0xe000ed04

0800990c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800990c:	b580      	push	{r7, lr}
 800990e:	b08a      	sub	sp, #40	@ 0x28
 8009910:	af00      	add	r7, sp, #0
 8009912:	60f8      	str	r0, [r7, #12]
 8009914:	60b9      	str	r1, [r7, #8]
 8009916:	603b      	str	r3, [r7, #0]
 8009918:	4613      	mov	r3, r2
 800991a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800991c:	2301      	movs	r3, #1
 800991e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d10b      	bne.n	800993e <xTaskGenericNotify+0x32>
	__asm volatile
 8009926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800992a:	f383 8811 	msr	BASEPRI, r3
 800992e:	f3bf 8f6f 	isb	sy
 8009932:	f3bf 8f4f 	dsb	sy
 8009936:	61bb      	str	r3, [r7, #24]
}
 8009938:	bf00      	nop
 800993a:	bf00      	nop
 800993c:	e7fd      	b.n	800993a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8009942:	f000 ff61 	bl	800a808 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d003      	beq.n	8009954 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800994c:	6a3b      	ldr	r3, [r7, #32]
 800994e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009954:	6a3b      	ldr	r3, [r7, #32]
 8009956:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800995a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800995c:	6a3b      	ldr	r3, [r7, #32]
 800995e:	2202      	movs	r2, #2
 8009960:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8009964:	79fb      	ldrb	r3, [r7, #7]
 8009966:	2b04      	cmp	r3, #4
 8009968:	d827      	bhi.n	80099ba <xTaskGenericNotify+0xae>
 800996a:	a201      	add	r2, pc, #4	@ (adr r2, 8009970 <xTaskGenericNotify+0x64>)
 800996c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009970:	080099dd 	.word	0x080099dd
 8009974:	08009985 	.word	0x08009985
 8009978:	08009993 	.word	0x08009993
 800997c:	0800999f 	.word	0x0800999f
 8009980:	080099a7 	.word	0x080099a7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009984:	6a3b      	ldr	r3, [r7, #32]
 8009986:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	431a      	orrs	r2, r3
 800998c:	6a3b      	ldr	r3, [r7, #32]
 800998e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009990:	e027      	b.n	80099e2 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009992:	6a3b      	ldr	r3, [r7, #32]
 8009994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009996:	1c5a      	adds	r2, r3, #1
 8009998:	6a3b      	ldr	r3, [r7, #32]
 800999a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800999c:	e021      	b.n	80099e2 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800999e:	6a3b      	ldr	r3, [r7, #32]
 80099a0:	68ba      	ldr	r2, [r7, #8]
 80099a2:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80099a4:	e01d      	b.n	80099e2 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80099a6:	7ffb      	ldrb	r3, [r7, #31]
 80099a8:	2b02      	cmp	r3, #2
 80099aa:	d003      	beq.n	80099b4 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80099ac:	6a3b      	ldr	r3, [r7, #32]
 80099ae:	68ba      	ldr	r2, [r7, #8]
 80099b0:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80099b2:	e016      	b.n	80099e2 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 80099b4:	2300      	movs	r3, #0
 80099b6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80099b8:	e013      	b.n	80099e2 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80099ba:	6a3b      	ldr	r3, [r7, #32]
 80099bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099c2:	d00d      	beq.n	80099e0 <xTaskGenericNotify+0xd4>
	__asm volatile
 80099c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099c8:	f383 8811 	msr	BASEPRI, r3
 80099cc:	f3bf 8f6f 	isb	sy
 80099d0:	f3bf 8f4f 	dsb	sy
 80099d4:	617b      	str	r3, [r7, #20]
}
 80099d6:	bf00      	nop
 80099d8:	bf00      	nop
 80099da:	e7fd      	b.n	80099d8 <xTaskGenericNotify+0xcc>
					break;
 80099dc:	bf00      	nop
 80099de:	e000      	b.n	80099e2 <xTaskGenericNotify+0xd6>

					break;
 80099e0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80099e2:	7ffb      	ldrb	r3, [r7, #31]
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d13b      	bne.n	8009a60 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099e8:	6a3b      	ldr	r3, [r7, #32]
 80099ea:	3304      	adds	r3, #4
 80099ec:	4618      	mov	r0, r3
 80099ee:	f7fd fa8d 	bl	8006f0c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80099f2:	6a3b      	ldr	r3, [r7, #32]
 80099f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099f6:	4b1e      	ldr	r3, [pc, #120]	@ (8009a70 <xTaskGenericNotify+0x164>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d903      	bls.n	8009a06 <xTaskGenericNotify+0xfa>
 80099fe:	6a3b      	ldr	r3, [r7, #32]
 8009a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a02:	4a1b      	ldr	r2, [pc, #108]	@ (8009a70 <xTaskGenericNotify+0x164>)
 8009a04:	6013      	str	r3, [r2, #0]
 8009a06:	6a3b      	ldr	r3, [r7, #32]
 8009a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a0a:	4613      	mov	r3, r2
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	4413      	add	r3, r2
 8009a10:	009b      	lsls	r3, r3, #2
 8009a12:	4a18      	ldr	r2, [pc, #96]	@ (8009a74 <xTaskGenericNotify+0x168>)
 8009a14:	441a      	add	r2, r3
 8009a16:	6a3b      	ldr	r3, [r7, #32]
 8009a18:	3304      	adds	r3, #4
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	4610      	mov	r0, r2
 8009a1e:	f7fd fa18 	bl	8006e52 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009a22:	6a3b      	ldr	r3, [r7, #32]
 8009a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d00b      	beq.n	8009a42 <xTaskGenericNotify+0x136>
	__asm volatile
 8009a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a2e:	f383 8811 	msr	BASEPRI, r3
 8009a32:	f3bf 8f6f 	isb	sy
 8009a36:	f3bf 8f4f 	dsb	sy
 8009a3a:	613b      	str	r3, [r7, #16]
}
 8009a3c:	bf00      	nop
 8009a3e:	bf00      	nop
 8009a40:	e7fd      	b.n	8009a3e <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a42:	6a3b      	ldr	r3, [r7, #32]
 8009a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a46:	4b0c      	ldr	r3, [pc, #48]	@ (8009a78 <xTaskGenericNotify+0x16c>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	d907      	bls.n	8009a60 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009a50:	4b0a      	ldr	r3, [pc, #40]	@ (8009a7c <xTaskGenericNotify+0x170>)
 8009a52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a56:	601a      	str	r2, [r3, #0]
 8009a58:	f3bf 8f4f 	dsb	sy
 8009a5c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009a60:	f000 ff04 	bl	800a86c <vPortExitCritical>

		return xReturn;
 8009a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3728      	adds	r7, #40	@ 0x28
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	200033c0 	.word	0x200033c0
 8009a74:	20002ee8 	.word	0x20002ee8
 8009a78:	20002ee4 	.word	0x20002ee4
 8009a7c:	e000ed04 	.word	0xe000ed04

08009a80 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b08e      	sub	sp, #56	@ 0x38
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	60b9      	str	r1, [r7, #8]
 8009a8a:	603b      	str	r3, [r7, #0]
 8009a8c:	4613      	mov	r3, r2
 8009a8e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009a90:	2301      	movs	r3, #1
 8009a92:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d10b      	bne.n	8009ab2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8009a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a9e:	f383 8811 	msr	BASEPRI, r3
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	f3bf 8f4f 	dsb	sy
 8009aaa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009aac:	bf00      	nop
 8009aae:	bf00      	nop
 8009ab0:	e7fd      	b.n	8009aae <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009ab2:	f000 ff89 	bl	800a9c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8009aba:	f3ef 8211 	mrs	r2, BASEPRI
 8009abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac2:	f383 8811 	msr	BASEPRI, r3
 8009ac6:	f3bf 8f6f 	isb	sy
 8009aca:	f3bf 8f4f 	dsb	sy
 8009ace:	623a      	str	r2, [r7, #32]
 8009ad0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8009ad2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d003      	beq.n	8009ae4 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ade:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af0:	2202      	movs	r2, #2
 8009af2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8009af6:	79fb      	ldrb	r3, [r7, #7]
 8009af8:	2b04      	cmp	r3, #4
 8009afa:	d829      	bhi.n	8009b50 <xTaskGenericNotifyFromISR+0xd0>
 8009afc:	a201      	add	r2, pc, #4	@ (adr r2, 8009b04 <xTaskGenericNotifyFromISR+0x84>)
 8009afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b02:	bf00      	nop
 8009b04:	08009b73 	.word	0x08009b73
 8009b08:	08009b19 	.word	0x08009b19
 8009b0c:	08009b27 	.word	0x08009b27
 8009b10:	08009b33 	.word	0x08009b33
 8009b14:	08009b3b 	.word	0x08009b3b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	431a      	orrs	r2, r3
 8009b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b22:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009b24:	e028      	b.n	8009b78 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b2a:	1c5a      	adds	r2, r3, #1
 8009b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009b30:	e022      	b.n	8009b78 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b34:	68ba      	ldr	r2, [r7, #8]
 8009b36:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009b38:	e01e      	b.n	8009b78 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009b3a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b3e:	2b02      	cmp	r3, #2
 8009b40:	d003      	beq.n	8009b4a <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b44:	68ba      	ldr	r2, [r7, #8]
 8009b46:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009b48:	e016      	b.n	8009b78 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8009b4e:	e013      	b.n	8009b78 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b58:	d00d      	beq.n	8009b76 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 8009b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b5e:	f383 8811 	msr	BASEPRI, r3
 8009b62:	f3bf 8f6f 	isb	sy
 8009b66:	f3bf 8f4f 	dsb	sy
 8009b6a:	61bb      	str	r3, [r7, #24]
}
 8009b6c:	bf00      	nop
 8009b6e:	bf00      	nop
 8009b70:	e7fd      	b.n	8009b6e <xTaskGenericNotifyFromISR+0xee>
					break;
 8009b72:	bf00      	nop
 8009b74:	e000      	b.n	8009b78 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8009b76:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009b78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	d147      	bne.n	8009c10 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d00b      	beq.n	8009ba0 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8009b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b8c:	f383 8811 	msr	BASEPRI, r3
 8009b90:	f3bf 8f6f 	isb	sy
 8009b94:	f3bf 8f4f 	dsb	sy
 8009b98:	617b      	str	r3, [r7, #20]
}
 8009b9a:	bf00      	nop
 8009b9c:	bf00      	nop
 8009b9e:	e7fd      	b.n	8009b9c <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ba0:	4b21      	ldr	r3, [pc, #132]	@ (8009c28 <xTaskGenericNotifyFromISR+0x1a8>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d11d      	bne.n	8009be4 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009baa:	3304      	adds	r3, #4
 8009bac:	4618      	mov	r0, r3
 8009bae:	f7fd f9ad 	bl	8006f0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8009c2c <xTaskGenericNotifyFromISR+0x1ac>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d903      	bls.n	8009bc6 <xTaskGenericNotifyFromISR+0x146>
 8009bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc2:	4a1a      	ldr	r2, [pc, #104]	@ (8009c2c <xTaskGenericNotifyFromISR+0x1ac>)
 8009bc4:	6013      	str	r3, [r2, #0]
 8009bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bca:	4613      	mov	r3, r2
 8009bcc:	009b      	lsls	r3, r3, #2
 8009bce:	4413      	add	r3, r2
 8009bd0:	009b      	lsls	r3, r3, #2
 8009bd2:	4a17      	ldr	r2, [pc, #92]	@ (8009c30 <xTaskGenericNotifyFromISR+0x1b0>)
 8009bd4:	441a      	add	r2, r3
 8009bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd8:	3304      	adds	r3, #4
 8009bda:	4619      	mov	r1, r3
 8009bdc:	4610      	mov	r0, r2
 8009bde:	f7fd f938 	bl	8006e52 <vListInsertEnd>
 8009be2:	e005      	b.n	8009bf0 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be6:	3318      	adds	r3, #24
 8009be8:	4619      	mov	r1, r3
 8009bea:	4812      	ldr	r0, [pc, #72]	@ (8009c34 <xTaskGenericNotifyFromISR+0x1b4>)
 8009bec:	f7fd f931 	bl	8006e52 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bf4:	4b10      	ldr	r3, [pc, #64]	@ (8009c38 <xTaskGenericNotifyFromISR+0x1b8>)
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d908      	bls.n	8009c10 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009bfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d002      	beq.n	8009c0a <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009c04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c06:	2201      	movs	r2, #1
 8009c08:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8009c3c <xTaskGenericNotifyFromISR+0x1bc>)
 8009c0c:	2201      	movs	r2, #1
 8009c0e:	601a      	str	r2, [r3, #0]
 8009c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c12:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	f383 8811 	msr	BASEPRI, r3
}
 8009c1a:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3738      	adds	r7, #56	@ 0x38
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	200033e0 	.word	0x200033e0
 8009c2c:	200033c0 	.word	0x200033c0
 8009c30:	20002ee8 	.word	0x20002ee8
 8009c34:	20003378 	.word	0x20003378
 8009c38:	20002ee4 	.word	0x20002ee4
 8009c3c:	200033cc 	.word	0x200033cc

08009c40 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d102      	bne.n	8009c54 <xTaskNotifyStateClear+0x14>
 8009c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8009c88 <xTaskNotifyStateClear+0x48>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	e000      	b.n	8009c56 <xTaskNotifyStateClear+0x16>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8009c58:	f000 fdd6 	bl	800a808 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009c62:	b2db      	uxtb	r3, r3
 8009c64:	2b02      	cmp	r3, #2
 8009c66:	d106      	bne.n	8009c76 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
				xReturn = pdPASS;
 8009c70:	2301      	movs	r3, #1
 8009c72:	60fb      	str	r3, [r7, #12]
 8009c74:	e001      	b.n	8009c7a <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 8009c76:	2300      	movs	r3, #0
 8009c78:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8009c7a:	f000 fdf7 	bl	800a86c <vPortExitCritical>

		return xReturn;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
	}
 8009c80:	4618      	mov	r0, r3
 8009c82:	3710      	adds	r7, #16
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}
 8009c88:	20002ee4 	.word	0x20002ee4

08009c8c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c96:	4b21      	ldr	r3, [pc, #132]	@ (8009d1c <prvAddCurrentTaskToDelayedList+0x90>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c9c:	4b20      	ldr	r3, [pc, #128]	@ (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	3304      	adds	r3, #4
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7fd f932 	bl	8006f0c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cae:	d10a      	bne.n	8009cc6 <prvAddCurrentTaskToDelayedList+0x3a>
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d007      	beq.n	8009cc6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	3304      	adds	r3, #4
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	4819      	ldr	r0, [pc, #100]	@ (8009d24 <prvAddCurrentTaskToDelayedList+0x98>)
 8009cc0:	f7fd f8c7 	bl	8006e52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009cc4:	e026      	b.n	8009d14 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	4413      	add	r3, r2
 8009ccc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009cce:	4b14      	ldr	r3, [pc, #80]	@ (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009cd6:	68ba      	ldr	r2, [r7, #8]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d209      	bcs.n	8009cf2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cde:	4b12      	ldr	r3, [pc, #72]	@ (8009d28 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009ce0:	681a      	ldr	r2, [r3, #0]
 8009ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	3304      	adds	r3, #4
 8009ce8:	4619      	mov	r1, r3
 8009cea:	4610      	mov	r0, r2
 8009cec:	f7fd f8d5 	bl	8006e9a <vListInsert>
}
 8009cf0:	e010      	b.n	8009d14 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8009d2c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	3304      	adds	r3, #4
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	4610      	mov	r0, r2
 8009d00:	f7fd f8cb 	bl	8006e9a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d04:	4b0a      	ldr	r3, [pc, #40]	@ (8009d30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	68ba      	ldr	r2, [r7, #8]
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	d202      	bcs.n	8009d14 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009d0e:	4a08      	ldr	r2, [pc, #32]	@ (8009d30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	6013      	str	r3, [r2, #0]
}
 8009d14:	bf00      	nop
 8009d16:	3710      	adds	r7, #16
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}
 8009d1c:	200033bc 	.word	0x200033bc
 8009d20:	20002ee4 	.word	0x20002ee4
 8009d24:	200033a4 	.word	0x200033a4
 8009d28:	20003374 	.word	0x20003374
 8009d2c:	20003370 	.word	0x20003370
 8009d30:	200033d8 	.word	0x200033d8

08009d34 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b08a      	sub	sp, #40	@ 0x28
 8009d38:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009d3e:	f000 fbb1 	bl	800a4a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009d42:	4b1d      	ldr	r3, [pc, #116]	@ (8009db8 <xTimerCreateTimerTask+0x84>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d021      	beq.n	8009d8e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009d4e:	2300      	movs	r3, #0
 8009d50:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009d52:	1d3a      	adds	r2, r7, #4
 8009d54:	f107 0108 	add.w	r1, r7, #8
 8009d58:	f107 030c 	add.w	r3, r7, #12
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f7fc fdbd 	bl	80068dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009d62:	6879      	ldr	r1, [r7, #4]
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	68fa      	ldr	r2, [r7, #12]
 8009d68:	9202      	str	r2, [sp, #8]
 8009d6a:	9301      	str	r3, [sp, #4]
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	9300      	str	r3, [sp, #0]
 8009d70:	2300      	movs	r3, #0
 8009d72:	460a      	mov	r2, r1
 8009d74:	4911      	ldr	r1, [pc, #68]	@ (8009dbc <xTimerCreateTimerTask+0x88>)
 8009d76:	4812      	ldr	r0, [pc, #72]	@ (8009dc0 <xTimerCreateTimerTask+0x8c>)
 8009d78:	f7fe fca2 	bl	80086c0 <xTaskCreateStatic>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	4a11      	ldr	r2, [pc, #68]	@ (8009dc4 <xTimerCreateTimerTask+0x90>)
 8009d80:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009d82:	4b10      	ldr	r3, [pc, #64]	@ (8009dc4 <xTimerCreateTimerTask+0x90>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d001      	beq.n	8009d8e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d10b      	bne.n	8009dac <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d98:	f383 8811 	msr	BASEPRI, r3
 8009d9c:	f3bf 8f6f 	isb	sy
 8009da0:	f3bf 8f4f 	dsb	sy
 8009da4:	613b      	str	r3, [r7, #16]
}
 8009da6:	bf00      	nop
 8009da8:	bf00      	nop
 8009daa:	e7fd      	b.n	8009da8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009dac:	697b      	ldr	r3, [r7, #20]
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3718      	adds	r7, #24
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
 8009db6:	bf00      	nop
 8009db8:	20003414 	.word	0x20003414
 8009dbc:	0800df1c 	.word	0x0800df1c
 8009dc0:	0800a03d 	.word	0x0800a03d
 8009dc4:	20003418 	.word	0x20003418

08009dc8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b088      	sub	sp, #32
 8009dcc:	af02      	add	r7, sp, #8
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	60b9      	str	r1, [r7, #8]
 8009dd2:	607a      	str	r2, [r7, #4]
 8009dd4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009dd6:	202c      	movs	r0, #44	@ 0x2c
 8009dd8:	f000 fe38 	bl	800aa4c <pvPortMalloc>
 8009ddc:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00d      	beq.n	8009e00 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	9301      	str	r3, [sp, #4]
 8009df0:	6a3b      	ldr	r3, [r7, #32]
 8009df2:	9300      	str	r3, [sp, #0]
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	687a      	ldr	r2, [r7, #4]
 8009df8:	68b9      	ldr	r1, [r7, #8]
 8009dfa:	68f8      	ldr	r0, [r7, #12]
 8009dfc:	f000 f845 	bl	8009e8a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009e00:	697b      	ldr	r3, [r7, #20]
	}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3718      	adds	r7, #24
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}

08009e0a <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8009e0a:	b580      	push	{r7, lr}
 8009e0c:	b08a      	sub	sp, #40	@ 0x28
 8009e0e:	af02      	add	r7, sp, #8
 8009e10:	60f8      	str	r0, [r7, #12]
 8009e12:	60b9      	str	r1, [r7, #8]
 8009e14:	607a      	str	r2, [r7, #4]
 8009e16:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8009e18:	232c      	movs	r3, #44	@ 0x2c
 8009e1a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	2b2c      	cmp	r3, #44	@ 0x2c
 8009e20:	d00b      	beq.n	8009e3a <xTimerCreateStatic+0x30>
	__asm volatile
 8009e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e26:	f383 8811 	msr	BASEPRI, r3
 8009e2a:	f3bf 8f6f 	isb	sy
 8009e2e:	f3bf 8f4f 	dsb	sy
 8009e32:	61bb      	str	r3, [r7, #24]
}
 8009e34:	bf00      	nop
 8009e36:	bf00      	nop
 8009e38:	e7fd      	b.n	8009e36 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009e3a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8009e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d10b      	bne.n	8009e5a <xTimerCreateStatic+0x50>
	__asm volatile
 8009e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e46:	f383 8811 	msr	BASEPRI, r3
 8009e4a:	f3bf 8f6f 	isb	sy
 8009e4e:	f3bf 8f4f 	dsb	sy
 8009e52:	617b      	str	r3, [r7, #20]
}
 8009e54:	bf00      	nop
 8009e56:	bf00      	nop
 8009e58:	e7fd      	b.n	8009e56 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8009e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e5c:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8009e5e:	69fb      	ldr	r3, [r7, #28]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d00d      	beq.n	8009e80 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009e64:	69fb      	ldr	r3, [r7, #28]
 8009e66:	2202      	movs	r2, #2
 8009e68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009e6c:	69fb      	ldr	r3, [r7, #28]
 8009e6e:	9301      	str	r3, [sp, #4]
 8009e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e72:	9300      	str	r3, [sp, #0]
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	68b9      	ldr	r1, [r7, #8]
 8009e7a:	68f8      	ldr	r0, [r7, #12]
 8009e7c:	f000 f805 	bl	8009e8a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009e80:	69fb      	ldr	r3, [r7, #28]
	}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3720      	adds	r7, #32
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}

08009e8a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009e8a:	b580      	push	{r7, lr}
 8009e8c:	b086      	sub	sp, #24
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	60f8      	str	r0, [r7, #12]
 8009e92:	60b9      	str	r1, [r7, #8]
 8009e94:	607a      	str	r2, [r7, #4]
 8009e96:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d10b      	bne.n	8009eb6 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8009e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea2:	f383 8811 	msr	BASEPRI, r3
 8009ea6:	f3bf 8f6f 	isb	sy
 8009eaa:	f3bf 8f4f 	dsb	sy
 8009eae:	617b      	str	r3, [r7, #20]
}
 8009eb0:	bf00      	nop
 8009eb2:	bf00      	nop
 8009eb4:	e7fd      	b.n	8009eb2 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d01e      	beq.n	8009efa <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009ebc:	f000 faf2 	bl	800a4a4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec2:	68fa      	ldr	r2, [r7, #12]
 8009ec4:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec8:	68ba      	ldr	r2, [r7, #8]
 8009eca:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ece:	683a      	ldr	r2, [r7, #0]
 8009ed0:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed4:	6a3a      	ldr	r2, [r7, #32]
 8009ed6:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eda:	3304      	adds	r3, #4
 8009edc:	4618      	mov	r0, r3
 8009ede:	f7fc ffab 	bl	8006e38 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d008      	beq.n	8009efa <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009eee:	f043 0304 	orr.w	r3, r3, #4
 8009ef2:	b2da      	uxtb	r2, r3
 8009ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ef6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009efa:	bf00      	nop
 8009efc:	3718      	adds	r7, #24
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}
	...

08009f04 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b08a      	sub	sp, #40	@ 0x28
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	60f8      	str	r0, [r7, #12]
 8009f0c:	60b9      	str	r1, [r7, #8]
 8009f0e:	607a      	str	r2, [r7, #4]
 8009f10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009f12:	2300      	movs	r3, #0
 8009f14:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10b      	bne.n	8009f34 <xTimerGenericCommand+0x30>
	__asm volatile
 8009f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f20:	f383 8811 	msr	BASEPRI, r3
 8009f24:	f3bf 8f6f 	isb	sy
 8009f28:	f3bf 8f4f 	dsb	sy
 8009f2c:	623b      	str	r3, [r7, #32]
}
 8009f2e:	bf00      	nop
 8009f30:	bf00      	nop
 8009f32:	e7fd      	b.n	8009f30 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009f34:	4b19      	ldr	r3, [pc, #100]	@ (8009f9c <xTimerGenericCommand+0x98>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d02a      	beq.n	8009f92 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	2b05      	cmp	r3, #5
 8009f4c:	dc18      	bgt.n	8009f80 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009f4e:	f7ff fadd 	bl	800950c <xTaskGetSchedulerState>
 8009f52:	4603      	mov	r3, r0
 8009f54:	2b02      	cmp	r3, #2
 8009f56:	d109      	bne.n	8009f6c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009f58:	4b10      	ldr	r3, [pc, #64]	@ (8009f9c <xTimerGenericCommand+0x98>)
 8009f5a:	6818      	ldr	r0, [r3, #0]
 8009f5c:	f107 0110 	add.w	r1, r7, #16
 8009f60:	2300      	movs	r3, #0
 8009f62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f64:	f7fd f9e2 	bl	800732c <xQueueGenericSend>
 8009f68:	6278      	str	r0, [r7, #36]	@ 0x24
 8009f6a:	e012      	b.n	8009f92 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8009f9c <xTimerGenericCommand+0x98>)
 8009f6e:	6818      	ldr	r0, [r3, #0]
 8009f70:	f107 0110 	add.w	r1, r7, #16
 8009f74:	2300      	movs	r3, #0
 8009f76:	2200      	movs	r2, #0
 8009f78:	f7fd f9d8 	bl	800732c <xQueueGenericSend>
 8009f7c:	6278      	str	r0, [r7, #36]	@ 0x24
 8009f7e:	e008      	b.n	8009f92 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009f80:	4b06      	ldr	r3, [pc, #24]	@ (8009f9c <xTimerGenericCommand+0x98>)
 8009f82:	6818      	ldr	r0, [r3, #0]
 8009f84:	f107 0110 	add.w	r1, r7, #16
 8009f88:	2300      	movs	r3, #0
 8009f8a:	683a      	ldr	r2, [r7, #0]
 8009f8c:	f7fd fad0 	bl	8007530 <xQueueGenericSendFromISR>
 8009f90:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	3728      	adds	r7, #40	@ 0x28
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	20003414 	.word	0x20003414

08009fa0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b088      	sub	sp, #32
 8009fa4:	af02      	add	r7, sp, #8
 8009fa6:	6078      	str	r0, [r7, #4]
 8009fa8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009faa:	4b23      	ldr	r3, [pc, #140]	@ (800a038 <prvProcessExpiredTimer+0x98>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	68db      	ldr	r3, [r3, #12]
 8009fb0:	68db      	ldr	r3, [r3, #12]
 8009fb2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	3304      	adds	r3, #4
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7fc ffa7 	bl	8006f0c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009fc4:	f003 0304 	and.w	r3, r3, #4
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d023      	beq.n	800a014 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	699a      	ldr	r2, [r3, #24]
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	18d1      	adds	r1, r2, r3
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	683a      	ldr	r2, [r7, #0]
 8009fd8:	6978      	ldr	r0, [r7, #20]
 8009fda:	f000 f8d5 	bl	800a188 <prvInsertTimerInActiveList>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d020      	beq.n	800a026 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	9300      	str	r3, [sp, #0]
 8009fe8:	2300      	movs	r3, #0
 8009fea:	687a      	ldr	r2, [r7, #4]
 8009fec:	2100      	movs	r1, #0
 8009fee:	6978      	ldr	r0, [r7, #20]
 8009ff0:	f7ff ff88 	bl	8009f04 <xTimerGenericCommand>
 8009ff4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d114      	bne.n	800a026 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a000:	f383 8811 	msr	BASEPRI, r3
 800a004:	f3bf 8f6f 	isb	sy
 800a008:	f3bf 8f4f 	dsb	sy
 800a00c:	60fb      	str	r3, [r7, #12]
}
 800a00e:	bf00      	nop
 800a010:	bf00      	nop
 800a012:	e7fd      	b.n	800a010 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a01a:	f023 0301 	bic.w	r3, r3, #1
 800a01e:	b2da      	uxtb	r2, r3
 800a020:	697b      	ldr	r3, [r7, #20]
 800a022:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	6a1b      	ldr	r3, [r3, #32]
 800a02a:	6978      	ldr	r0, [r7, #20]
 800a02c:	4798      	blx	r3
}
 800a02e:	bf00      	nop
 800a030:	3718      	adds	r7, #24
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}
 800a036:	bf00      	nop
 800a038:	2000340c 	.word	0x2000340c

0800a03c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b084      	sub	sp, #16
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a044:	f107 0308 	add.w	r3, r7, #8
 800a048:	4618      	mov	r0, r3
 800a04a:	f000 f859 	bl	800a100 <prvGetNextExpireTime>
 800a04e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	4619      	mov	r1, r3
 800a054:	68f8      	ldr	r0, [r7, #12]
 800a056:	f000 f805 	bl	800a064 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a05a:	f000 f8d7 	bl	800a20c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a05e:	bf00      	nop
 800a060:	e7f0      	b.n	800a044 <prvTimerTask+0x8>
	...

0800a064 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b084      	sub	sp, #16
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a06e:	f7fe fdb5 	bl	8008bdc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a072:	f107 0308 	add.w	r3, r7, #8
 800a076:	4618      	mov	r0, r3
 800a078:	f000 f866 	bl	800a148 <prvSampleTimeNow>
 800a07c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d130      	bne.n	800a0e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d10a      	bne.n	800a0a0 <prvProcessTimerOrBlockTask+0x3c>
 800a08a:	687a      	ldr	r2, [r7, #4]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	429a      	cmp	r2, r3
 800a090:	d806      	bhi.n	800a0a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a092:	f7fe fdb1 	bl	8008bf8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a096:	68f9      	ldr	r1, [r7, #12]
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f7ff ff81 	bl	8009fa0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a09e:	e024      	b.n	800a0ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d008      	beq.n	800a0b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a0a6:	4b13      	ldr	r3, [pc, #76]	@ (800a0f4 <prvProcessTimerOrBlockTask+0x90>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d101      	bne.n	800a0b4 <prvProcessTimerOrBlockTask+0x50>
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	e000      	b.n	800a0b6 <prvProcessTimerOrBlockTask+0x52>
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a0b8:	4b0f      	ldr	r3, [pc, #60]	@ (800a0f8 <prvProcessTimerOrBlockTask+0x94>)
 800a0ba:	6818      	ldr	r0, [r3, #0]
 800a0bc:	687a      	ldr	r2, [r7, #4]
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	1ad3      	subs	r3, r2, r3
 800a0c2:	683a      	ldr	r2, [r7, #0]
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	f7fd ff75 	bl	8007fb4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a0ca:	f7fe fd95 	bl	8008bf8 <xTaskResumeAll>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d10a      	bne.n	800a0ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a0d4:	4b09      	ldr	r3, [pc, #36]	@ (800a0fc <prvProcessTimerOrBlockTask+0x98>)
 800a0d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0da:	601a      	str	r2, [r3, #0]
 800a0dc:	f3bf 8f4f 	dsb	sy
 800a0e0:	f3bf 8f6f 	isb	sy
}
 800a0e4:	e001      	b.n	800a0ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a0e6:	f7fe fd87 	bl	8008bf8 <xTaskResumeAll>
}
 800a0ea:	bf00      	nop
 800a0ec:	3710      	adds	r7, #16
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	20003410 	.word	0x20003410
 800a0f8:	20003414 	.word	0x20003414
 800a0fc:	e000ed04 	.word	0xe000ed04

0800a100 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a100:	b480      	push	{r7}
 800a102:	b085      	sub	sp, #20
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a108:	4b0e      	ldr	r3, [pc, #56]	@ (800a144 <prvGetNextExpireTime+0x44>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d101      	bne.n	800a116 <prvGetNextExpireTime+0x16>
 800a112:	2201      	movs	r2, #1
 800a114:	e000      	b.n	800a118 <prvGetNextExpireTime+0x18>
 800a116:	2200      	movs	r2, #0
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d105      	bne.n	800a130 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a124:	4b07      	ldr	r3, [pc, #28]	@ (800a144 <prvGetNextExpireTime+0x44>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	60fb      	str	r3, [r7, #12]
 800a12e:	e001      	b.n	800a134 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a130:	2300      	movs	r3, #0
 800a132:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a134:	68fb      	ldr	r3, [r7, #12]
}
 800a136:	4618      	mov	r0, r3
 800a138:	3714      	adds	r7, #20
 800a13a:	46bd      	mov	sp, r7
 800a13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a140:	4770      	bx	lr
 800a142:	bf00      	nop
 800a144:	2000340c 	.word	0x2000340c

0800a148 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a150:	f7fe fdf0 	bl	8008d34 <xTaskGetTickCount>
 800a154:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a156:	4b0b      	ldr	r3, [pc, #44]	@ (800a184 <prvSampleTimeNow+0x3c>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	68fa      	ldr	r2, [r7, #12]
 800a15c:	429a      	cmp	r2, r3
 800a15e:	d205      	bcs.n	800a16c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a160:	f000 f93a 	bl	800a3d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	601a      	str	r2, [r3, #0]
 800a16a:	e002      	b.n	800a172 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2200      	movs	r2, #0
 800a170:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a172:	4a04      	ldr	r2, [pc, #16]	@ (800a184 <prvSampleTimeNow+0x3c>)
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a178:	68fb      	ldr	r3, [r7, #12]
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3710      	adds	r7, #16
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
 800a182:	bf00      	nop
 800a184:	2000341c 	.word	0x2000341c

0800a188 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b086      	sub	sp, #24
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	60b9      	str	r1, [r7, #8]
 800a192:	607a      	str	r2, [r7, #4]
 800a194:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a196:	2300      	movs	r3, #0
 800a198:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	68ba      	ldr	r2, [r7, #8]
 800a19e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a1a6:	68ba      	ldr	r2, [r7, #8]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d812      	bhi.n	800a1d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	1ad2      	subs	r2, r2, r3
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	699b      	ldr	r3, [r3, #24]
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d302      	bcc.n	800a1c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a1bc:	2301      	movs	r3, #1
 800a1be:	617b      	str	r3, [r7, #20]
 800a1c0:	e01b      	b.n	800a1fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a1c2:	4b10      	ldr	r3, [pc, #64]	@ (800a204 <prvInsertTimerInActiveList+0x7c>)
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	3304      	adds	r3, #4
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	4610      	mov	r0, r2
 800a1ce:	f7fc fe64 	bl	8006e9a <vListInsert>
 800a1d2:	e012      	b.n	800a1fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a1d4:	687a      	ldr	r2, [r7, #4]
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d206      	bcs.n	800a1ea <prvInsertTimerInActiveList+0x62>
 800a1dc:	68ba      	ldr	r2, [r7, #8]
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	d302      	bcc.n	800a1ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	617b      	str	r3, [r7, #20]
 800a1e8:	e007      	b.n	800a1fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a1ea:	4b07      	ldr	r3, [pc, #28]	@ (800a208 <prvInsertTimerInActiveList+0x80>)
 800a1ec:	681a      	ldr	r2, [r3, #0]
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	3304      	adds	r3, #4
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	4610      	mov	r0, r2
 800a1f6:	f7fc fe50 	bl	8006e9a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a1fa:	697b      	ldr	r3, [r7, #20]
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	3718      	adds	r7, #24
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}
 800a204:	20003410 	.word	0x20003410
 800a208:	2000340c 	.word	0x2000340c

0800a20c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b08e      	sub	sp, #56	@ 0x38
 800a210:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a212:	e0ce      	b.n	800a3b2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2b00      	cmp	r3, #0
 800a218:	da19      	bge.n	800a24e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a21a:	1d3b      	adds	r3, r7, #4
 800a21c:	3304      	adds	r3, #4
 800a21e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a222:	2b00      	cmp	r3, #0
 800a224:	d10b      	bne.n	800a23e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a22a:	f383 8811 	msr	BASEPRI, r3
 800a22e:	f3bf 8f6f 	isb	sy
 800a232:	f3bf 8f4f 	dsb	sy
 800a236:	61fb      	str	r3, [r7, #28]
}
 800a238:	bf00      	nop
 800a23a:	bf00      	nop
 800a23c:	e7fd      	b.n	800a23a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a23e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a244:	6850      	ldr	r0, [r2, #4]
 800a246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a248:	6892      	ldr	r2, [r2, #8]
 800a24a:	4611      	mov	r1, r2
 800a24c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2b00      	cmp	r3, #0
 800a252:	f2c0 80ae 	blt.w	800a3b2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a25a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a25c:	695b      	ldr	r3, [r3, #20]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d004      	beq.n	800a26c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a264:	3304      	adds	r3, #4
 800a266:	4618      	mov	r0, r3
 800a268:	f7fc fe50 	bl	8006f0c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a26c:	463b      	mov	r3, r7
 800a26e:	4618      	mov	r0, r3
 800a270:	f7ff ff6a 	bl	800a148 <prvSampleTimeNow>
 800a274:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2b09      	cmp	r3, #9
 800a27a:	f200 8097 	bhi.w	800a3ac <prvProcessReceivedCommands+0x1a0>
 800a27e:	a201      	add	r2, pc, #4	@ (adr r2, 800a284 <prvProcessReceivedCommands+0x78>)
 800a280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a284:	0800a2ad 	.word	0x0800a2ad
 800a288:	0800a2ad 	.word	0x0800a2ad
 800a28c:	0800a2ad 	.word	0x0800a2ad
 800a290:	0800a323 	.word	0x0800a323
 800a294:	0800a337 	.word	0x0800a337
 800a298:	0800a383 	.word	0x0800a383
 800a29c:	0800a2ad 	.word	0x0800a2ad
 800a2a0:	0800a2ad 	.word	0x0800a2ad
 800a2a4:	0800a323 	.word	0x0800a323
 800a2a8:	0800a337 	.word	0x0800a337
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a2ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a2b2:	f043 0301 	orr.w	r3, r3, #1
 800a2b6:	b2da      	uxtb	r2, r3
 800a2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a2be:	68ba      	ldr	r2, [r7, #8]
 800a2c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2c2:	699b      	ldr	r3, [r3, #24]
 800a2c4:	18d1      	adds	r1, r2, r3
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2cc:	f7ff ff5c 	bl	800a188 <prvInsertTimerInActiveList>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d06c      	beq.n	800a3b0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a2d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2d8:	6a1b      	ldr	r3, [r3, #32]
 800a2da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a2de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a2e4:	f003 0304 	and.w	r3, r3, #4
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d061      	beq.n	800a3b0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a2ec:	68ba      	ldr	r2, [r7, #8]
 800a2ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2f0:	699b      	ldr	r3, [r3, #24]
 800a2f2:	441a      	add	r2, r3
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	9300      	str	r3, [sp, #0]
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	2100      	movs	r1, #0
 800a2fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2fe:	f7ff fe01 	bl	8009f04 <xTimerGenericCommand>
 800a302:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a304:	6a3b      	ldr	r3, [r7, #32]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d152      	bne.n	800a3b0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a30a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a30e:	f383 8811 	msr	BASEPRI, r3
 800a312:	f3bf 8f6f 	isb	sy
 800a316:	f3bf 8f4f 	dsb	sy
 800a31a:	61bb      	str	r3, [r7, #24]
}
 800a31c:	bf00      	nop
 800a31e:	bf00      	nop
 800a320:	e7fd      	b.n	800a31e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a324:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a328:	f023 0301 	bic.w	r3, r3, #1
 800a32c:	b2da      	uxtb	r2, r3
 800a32e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a330:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a334:	e03d      	b.n	800a3b2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a338:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a33c:	f043 0301 	orr.w	r3, r3, #1
 800a340:	b2da      	uxtb	r2, r3
 800a342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a344:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a348:	68ba      	ldr	r2, [r7, #8]
 800a34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a34c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a34e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a350:	699b      	ldr	r3, [r3, #24]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d10b      	bne.n	800a36e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a35a:	f383 8811 	msr	BASEPRI, r3
 800a35e:	f3bf 8f6f 	isb	sy
 800a362:	f3bf 8f4f 	dsb	sy
 800a366:	617b      	str	r3, [r7, #20]
}
 800a368:	bf00      	nop
 800a36a:	bf00      	nop
 800a36c:	e7fd      	b.n	800a36a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a36e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a370:	699a      	ldr	r2, [r3, #24]
 800a372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a374:	18d1      	adds	r1, r2, r3
 800a376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a37a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a37c:	f7ff ff04 	bl	800a188 <prvInsertTimerInActiveList>
					break;
 800a380:	e017      	b.n	800a3b2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a384:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a388:	f003 0302 	and.w	r3, r3, #2
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d103      	bne.n	800a398 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a390:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a392:	f000 fc29 	bl	800abe8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a396:	e00c      	b.n	800a3b2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a39a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a39e:	f023 0301 	bic.w	r3, r3, #1
 800a3a2:	b2da      	uxtb	r2, r3
 800a3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a3aa:	e002      	b.n	800a3b2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a3ac:	bf00      	nop
 800a3ae:	e000      	b.n	800a3b2 <prvProcessReceivedCommands+0x1a6>
					break;
 800a3b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a3b2:	4b08      	ldr	r3, [pc, #32]	@ (800a3d4 <prvProcessReceivedCommands+0x1c8>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	1d39      	adds	r1, r7, #4
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	f7fd f9e6 	bl	800778c <xQueueReceive>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f47f af26 	bne.w	800a214 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a3c8:	bf00      	nop
 800a3ca:	bf00      	nop
 800a3cc:	3730      	adds	r7, #48	@ 0x30
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}
 800a3d2:	bf00      	nop
 800a3d4:	20003414 	.word	0x20003414

0800a3d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b088      	sub	sp, #32
 800a3dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a3de:	e049      	b.n	800a474 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a3e0:	4b2e      	ldr	r3, [pc, #184]	@ (800a49c <prvSwitchTimerLists+0xc4>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	68db      	ldr	r3, [r3, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3ea:	4b2c      	ldr	r3, [pc, #176]	@ (800a49c <prvSwitchTimerLists+0xc4>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	68db      	ldr	r3, [r3, #12]
 800a3f0:	68db      	ldr	r3, [r3, #12]
 800a3f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	3304      	adds	r3, #4
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f7fc fd87 	bl	8006f0c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	6a1b      	ldr	r3, [r3, #32]
 800a402:	68f8      	ldr	r0, [r7, #12]
 800a404:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a40c:	f003 0304 	and.w	r3, r3, #4
 800a410:	2b00      	cmp	r3, #0
 800a412:	d02f      	beq.n	800a474 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	699b      	ldr	r3, [r3, #24]
 800a418:	693a      	ldr	r2, [r7, #16]
 800a41a:	4413      	add	r3, r2
 800a41c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a41e:	68ba      	ldr	r2, [r7, #8]
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	429a      	cmp	r2, r3
 800a424:	d90e      	bls.n	800a444 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	68ba      	ldr	r2, [r7, #8]
 800a42a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	68fa      	ldr	r2, [r7, #12]
 800a430:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a432:	4b1a      	ldr	r3, [pc, #104]	@ (800a49c <prvSwitchTimerLists+0xc4>)
 800a434:	681a      	ldr	r2, [r3, #0]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	3304      	adds	r3, #4
 800a43a:	4619      	mov	r1, r3
 800a43c:	4610      	mov	r0, r2
 800a43e:	f7fc fd2c 	bl	8006e9a <vListInsert>
 800a442:	e017      	b.n	800a474 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a444:	2300      	movs	r3, #0
 800a446:	9300      	str	r3, [sp, #0]
 800a448:	2300      	movs	r3, #0
 800a44a:	693a      	ldr	r2, [r7, #16]
 800a44c:	2100      	movs	r1, #0
 800a44e:	68f8      	ldr	r0, [r7, #12]
 800a450:	f7ff fd58 	bl	8009f04 <xTimerGenericCommand>
 800a454:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d10b      	bne.n	800a474 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a460:	f383 8811 	msr	BASEPRI, r3
 800a464:	f3bf 8f6f 	isb	sy
 800a468:	f3bf 8f4f 	dsb	sy
 800a46c:	603b      	str	r3, [r7, #0]
}
 800a46e:	bf00      	nop
 800a470:	bf00      	nop
 800a472:	e7fd      	b.n	800a470 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a474:	4b09      	ldr	r3, [pc, #36]	@ (800a49c <prvSwitchTimerLists+0xc4>)
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d1b0      	bne.n	800a3e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a47e:	4b07      	ldr	r3, [pc, #28]	@ (800a49c <prvSwitchTimerLists+0xc4>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a484:	4b06      	ldr	r3, [pc, #24]	@ (800a4a0 <prvSwitchTimerLists+0xc8>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a04      	ldr	r2, [pc, #16]	@ (800a49c <prvSwitchTimerLists+0xc4>)
 800a48a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a48c:	4a04      	ldr	r2, [pc, #16]	@ (800a4a0 <prvSwitchTimerLists+0xc8>)
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	6013      	str	r3, [r2, #0]
}
 800a492:	bf00      	nop
 800a494:	3718      	adds	r7, #24
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	2000340c 	.word	0x2000340c
 800a4a0:	20003410 	.word	0x20003410

0800a4a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b082      	sub	sp, #8
 800a4a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a4aa:	f000 f9ad 	bl	800a808 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a4ae:	4b15      	ldr	r3, [pc, #84]	@ (800a504 <prvCheckForValidListAndQueue+0x60>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d120      	bne.n	800a4f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a4b6:	4814      	ldr	r0, [pc, #80]	@ (800a508 <prvCheckForValidListAndQueue+0x64>)
 800a4b8:	f7fc fc9e 	bl	8006df8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a4bc:	4813      	ldr	r0, [pc, #76]	@ (800a50c <prvCheckForValidListAndQueue+0x68>)
 800a4be:	f7fc fc9b 	bl	8006df8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a4c2:	4b13      	ldr	r3, [pc, #76]	@ (800a510 <prvCheckForValidListAndQueue+0x6c>)
 800a4c4:	4a10      	ldr	r2, [pc, #64]	@ (800a508 <prvCheckForValidListAndQueue+0x64>)
 800a4c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a4c8:	4b12      	ldr	r3, [pc, #72]	@ (800a514 <prvCheckForValidListAndQueue+0x70>)
 800a4ca:	4a10      	ldr	r2, [pc, #64]	@ (800a50c <prvCheckForValidListAndQueue+0x68>)
 800a4cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	9300      	str	r3, [sp, #0]
 800a4d2:	4b11      	ldr	r3, [pc, #68]	@ (800a518 <prvCheckForValidListAndQueue+0x74>)
 800a4d4:	4a11      	ldr	r2, [pc, #68]	@ (800a51c <prvCheckForValidListAndQueue+0x78>)
 800a4d6:	2110      	movs	r1, #16
 800a4d8:	200a      	movs	r0, #10
 800a4da:	f7fc fdab 	bl	8007034 <xQueueGenericCreateStatic>
 800a4de:	4603      	mov	r3, r0
 800a4e0:	4a08      	ldr	r2, [pc, #32]	@ (800a504 <prvCheckForValidListAndQueue+0x60>)
 800a4e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a4e4:	4b07      	ldr	r3, [pc, #28]	@ (800a504 <prvCheckForValidListAndQueue+0x60>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d005      	beq.n	800a4f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a4ec:	4b05      	ldr	r3, [pc, #20]	@ (800a504 <prvCheckForValidListAndQueue+0x60>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	490b      	ldr	r1, [pc, #44]	@ (800a520 <prvCheckForValidListAndQueue+0x7c>)
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f7fd fd0a 	bl	8007f0c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a4f8:	f000 f9b8 	bl	800a86c <vPortExitCritical>
}
 800a4fc:	bf00      	nop
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
 800a502:	bf00      	nop
 800a504:	20003414 	.word	0x20003414
 800a508:	200033e4 	.word	0x200033e4
 800a50c:	200033f8 	.word	0x200033f8
 800a510:	2000340c 	.word	0x2000340c
 800a514:	20003410 	.word	0x20003410
 800a518:	200034c0 	.word	0x200034c0
 800a51c:	20003420 	.word	0x20003420
 800a520:	0800df24 	.word	0x0800df24

0800a524 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b086      	sub	sp, #24
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d10b      	bne.n	800a54e <pvTimerGetTimerID+0x2a>
	__asm volatile
 800a536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53a:	f383 8811 	msr	BASEPRI, r3
 800a53e:	f3bf 8f6f 	isb	sy
 800a542:	f3bf 8f4f 	dsb	sy
 800a546:	60fb      	str	r3, [r7, #12]
}
 800a548:	bf00      	nop
 800a54a:	bf00      	nop
 800a54c:	e7fd      	b.n	800a54a <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800a54e:	f000 f95b 	bl	800a808 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	69db      	ldr	r3, [r3, #28]
 800a556:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800a558:	f000 f988 	bl	800a86c <vPortExitCritical>

	return pvReturn;
 800a55c:	693b      	ldr	r3, [r7, #16]
}
 800a55e:	4618      	mov	r0, r3
 800a560:	3718      	adds	r7, #24
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}
	...

0800a568 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b08a      	sub	sp, #40	@ 0x28
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	607a      	str	r2, [r7, #4]
 800a574:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800a576:	f06f 0301 	mvn.w	r3, #1
 800a57a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a588:	4b06      	ldr	r3, [pc, #24]	@ (800a5a4 <xTimerPendFunctionCallFromISR+0x3c>)
 800a58a:	6818      	ldr	r0, [r3, #0]
 800a58c:	f107 0114 	add.w	r1, r7, #20
 800a590:	2300      	movs	r3, #0
 800a592:	683a      	ldr	r2, [r7, #0]
 800a594:	f7fc ffcc 	bl	8007530 <xQueueGenericSendFromISR>
 800a598:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800a59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a59c:	4618      	mov	r0, r3
 800a59e:	3728      	adds	r7, #40	@ 0x28
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}
 800a5a4:	20003414 	.word	0x20003414

0800a5a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b085      	sub	sp, #20
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	60f8      	str	r0, [r7, #12]
 800a5b0:	60b9      	str	r1, [r7, #8]
 800a5b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	3b04      	subs	r3, #4
 800a5b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a5c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	3b04      	subs	r3, #4
 800a5c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	f023 0201 	bic.w	r2, r3, #1
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	3b04      	subs	r3, #4
 800a5d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a5d8:	4a0c      	ldr	r2, [pc, #48]	@ (800a60c <pxPortInitialiseStack+0x64>)
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	3b14      	subs	r3, #20
 800a5e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a5e4:	687a      	ldr	r2, [r7, #4]
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	3b04      	subs	r3, #4
 800a5ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f06f 0202 	mvn.w	r2, #2
 800a5f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	3b20      	subs	r3, #32
 800a5fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
}
 800a600:	4618      	mov	r0, r3
 800a602:	3714      	adds	r7, #20
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr
 800a60c:	0800a611 	.word	0x0800a611

0800a610 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a610:	b480      	push	{r7}
 800a612:	b085      	sub	sp, #20
 800a614:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a616:	2300      	movs	r3, #0
 800a618:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a61a:	4b13      	ldr	r3, [pc, #76]	@ (800a668 <prvTaskExitError+0x58>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a622:	d00b      	beq.n	800a63c <prvTaskExitError+0x2c>
	__asm volatile
 800a624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a628:	f383 8811 	msr	BASEPRI, r3
 800a62c:	f3bf 8f6f 	isb	sy
 800a630:	f3bf 8f4f 	dsb	sy
 800a634:	60fb      	str	r3, [r7, #12]
}
 800a636:	bf00      	nop
 800a638:	bf00      	nop
 800a63a:	e7fd      	b.n	800a638 <prvTaskExitError+0x28>
	__asm volatile
 800a63c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a640:	f383 8811 	msr	BASEPRI, r3
 800a644:	f3bf 8f6f 	isb	sy
 800a648:	f3bf 8f4f 	dsb	sy
 800a64c:	60bb      	str	r3, [r7, #8]
}
 800a64e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a650:	bf00      	nop
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d0fc      	beq.n	800a652 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a658:	bf00      	nop
 800a65a:	bf00      	nop
 800a65c:	3714      	adds	r7, #20
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr
 800a666:	bf00      	nop
 800a668:	2000000c 	.word	0x2000000c
 800a66c:	00000000 	.word	0x00000000

0800a670 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a670:	4b07      	ldr	r3, [pc, #28]	@ (800a690 <pxCurrentTCBConst2>)
 800a672:	6819      	ldr	r1, [r3, #0]
 800a674:	6808      	ldr	r0, [r1, #0]
 800a676:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a67a:	f380 8809 	msr	PSP, r0
 800a67e:	f3bf 8f6f 	isb	sy
 800a682:	f04f 0000 	mov.w	r0, #0
 800a686:	f380 8811 	msr	BASEPRI, r0
 800a68a:	4770      	bx	lr
 800a68c:	f3af 8000 	nop.w

0800a690 <pxCurrentTCBConst2>:
 800a690:	20002ee4 	.word	0x20002ee4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a694:	bf00      	nop
 800a696:	bf00      	nop

0800a698 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a698:	4808      	ldr	r0, [pc, #32]	@ (800a6bc <prvPortStartFirstTask+0x24>)
 800a69a:	6800      	ldr	r0, [r0, #0]
 800a69c:	6800      	ldr	r0, [r0, #0]
 800a69e:	f380 8808 	msr	MSP, r0
 800a6a2:	f04f 0000 	mov.w	r0, #0
 800a6a6:	f380 8814 	msr	CONTROL, r0
 800a6aa:	b662      	cpsie	i
 800a6ac:	b661      	cpsie	f
 800a6ae:	f3bf 8f4f 	dsb	sy
 800a6b2:	f3bf 8f6f 	isb	sy
 800a6b6:	df00      	svc	0
 800a6b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a6ba:	bf00      	nop
 800a6bc:	e000ed08 	.word	0xe000ed08

0800a6c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b086      	sub	sp, #24
 800a6c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a6c6:	4b47      	ldr	r3, [pc, #284]	@ (800a7e4 <xPortStartScheduler+0x124>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	4a47      	ldr	r2, [pc, #284]	@ (800a7e8 <xPortStartScheduler+0x128>)
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d10b      	bne.n	800a6e8 <xPortStartScheduler+0x28>
	__asm volatile
 800a6d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d4:	f383 8811 	msr	BASEPRI, r3
 800a6d8:	f3bf 8f6f 	isb	sy
 800a6dc:	f3bf 8f4f 	dsb	sy
 800a6e0:	613b      	str	r3, [r7, #16]
}
 800a6e2:	bf00      	nop
 800a6e4:	bf00      	nop
 800a6e6:	e7fd      	b.n	800a6e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a6e8:	4b3e      	ldr	r3, [pc, #248]	@ (800a7e4 <xPortStartScheduler+0x124>)
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4a3f      	ldr	r2, [pc, #252]	@ (800a7ec <xPortStartScheduler+0x12c>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d10b      	bne.n	800a70a <xPortStartScheduler+0x4a>
	__asm volatile
 800a6f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6f6:	f383 8811 	msr	BASEPRI, r3
 800a6fa:	f3bf 8f6f 	isb	sy
 800a6fe:	f3bf 8f4f 	dsb	sy
 800a702:	60fb      	str	r3, [r7, #12]
}
 800a704:	bf00      	nop
 800a706:	bf00      	nop
 800a708:	e7fd      	b.n	800a706 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a70a:	4b39      	ldr	r3, [pc, #228]	@ (800a7f0 <xPortStartScheduler+0x130>)
 800a70c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	781b      	ldrb	r3, [r3, #0]
 800a712:	b2db      	uxtb	r3, r3
 800a714:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	22ff      	movs	r2, #255	@ 0xff
 800a71a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	781b      	ldrb	r3, [r3, #0]
 800a720:	b2db      	uxtb	r3, r3
 800a722:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a724:	78fb      	ldrb	r3, [r7, #3]
 800a726:	b2db      	uxtb	r3, r3
 800a728:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a72c:	b2da      	uxtb	r2, r3
 800a72e:	4b31      	ldr	r3, [pc, #196]	@ (800a7f4 <xPortStartScheduler+0x134>)
 800a730:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a732:	4b31      	ldr	r3, [pc, #196]	@ (800a7f8 <xPortStartScheduler+0x138>)
 800a734:	2207      	movs	r2, #7
 800a736:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a738:	e009      	b.n	800a74e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a73a:	4b2f      	ldr	r3, [pc, #188]	@ (800a7f8 <xPortStartScheduler+0x138>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	3b01      	subs	r3, #1
 800a740:	4a2d      	ldr	r2, [pc, #180]	@ (800a7f8 <xPortStartScheduler+0x138>)
 800a742:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a744:	78fb      	ldrb	r3, [r7, #3]
 800a746:	b2db      	uxtb	r3, r3
 800a748:	005b      	lsls	r3, r3, #1
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a74e:	78fb      	ldrb	r3, [r7, #3]
 800a750:	b2db      	uxtb	r3, r3
 800a752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a756:	2b80      	cmp	r3, #128	@ 0x80
 800a758:	d0ef      	beq.n	800a73a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a75a:	4b27      	ldr	r3, [pc, #156]	@ (800a7f8 <xPortStartScheduler+0x138>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f1c3 0307 	rsb	r3, r3, #7
 800a762:	2b04      	cmp	r3, #4
 800a764:	d00b      	beq.n	800a77e <xPortStartScheduler+0xbe>
	__asm volatile
 800a766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a76a:	f383 8811 	msr	BASEPRI, r3
 800a76e:	f3bf 8f6f 	isb	sy
 800a772:	f3bf 8f4f 	dsb	sy
 800a776:	60bb      	str	r3, [r7, #8]
}
 800a778:	bf00      	nop
 800a77a:	bf00      	nop
 800a77c:	e7fd      	b.n	800a77a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a77e:	4b1e      	ldr	r3, [pc, #120]	@ (800a7f8 <xPortStartScheduler+0x138>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	021b      	lsls	r3, r3, #8
 800a784:	4a1c      	ldr	r2, [pc, #112]	@ (800a7f8 <xPortStartScheduler+0x138>)
 800a786:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a788:	4b1b      	ldr	r3, [pc, #108]	@ (800a7f8 <xPortStartScheduler+0x138>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a790:	4a19      	ldr	r2, [pc, #100]	@ (800a7f8 <xPortStartScheduler+0x138>)
 800a792:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	b2da      	uxtb	r2, r3
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a79c:	4b17      	ldr	r3, [pc, #92]	@ (800a7fc <xPortStartScheduler+0x13c>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	4a16      	ldr	r2, [pc, #88]	@ (800a7fc <xPortStartScheduler+0x13c>)
 800a7a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a7a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a7a8:	4b14      	ldr	r3, [pc, #80]	@ (800a7fc <xPortStartScheduler+0x13c>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	4a13      	ldr	r2, [pc, #76]	@ (800a7fc <xPortStartScheduler+0x13c>)
 800a7ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a7b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a7b4:	f000 f8da 	bl	800a96c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a7b8:	4b11      	ldr	r3, [pc, #68]	@ (800a800 <xPortStartScheduler+0x140>)
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a7be:	f000 f8f9 	bl	800a9b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a7c2:	4b10      	ldr	r3, [pc, #64]	@ (800a804 <xPortStartScheduler+0x144>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4a0f      	ldr	r2, [pc, #60]	@ (800a804 <xPortStartScheduler+0x144>)
 800a7c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a7cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a7ce:	f7ff ff63 	bl	800a698 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a7d2:	f7fe fb79 	bl	8008ec8 <vTaskSwitchContext>
	prvTaskExitError();
 800a7d6:	f7ff ff1b 	bl	800a610 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a7da:	2300      	movs	r3, #0
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3718      	adds	r7, #24
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}
 800a7e4:	e000ed00 	.word	0xe000ed00
 800a7e8:	410fc271 	.word	0x410fc271
 800a7ec:	410fc270 	.word	0x410fc270
 800a7f0:	e000e400 	.word	0xe000e400
 800a7f4:	20003510 	.word	0x20003510
 800a7f8:	20003514 	.word	0x20003514
 800a7fc:	e000ed20 	.word	0xe000ed20
 800a800:	2000000c 	.word	0x2000000c
 800a804:	e000ef34 	.word	0xe000ef34

0800a808 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
	__asm volatile
 800a80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a812:	f383 8811 	msr	BASEPRI, r3
 800a816:	f3bf 8f6f 	isb	sy
 800a81a:	f3bf 8f4f 	dsb	sy
 800a81e:	607b      	str	r3, [r7, #4]
}
 800a820:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a822:	4b10      	ldr	r3, [pc, #64]	@ (800a864 <vPortEnterCritical+0x5c>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	3301      	adds	r3, #1
 800a828:	4a0e      	ldr	r2, [pc, #56]	@ (800a864 <vPortEnterCritical+0x5c>)
 800a82a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a82c:	4b0d      	ldr	r3, [pc, #52]	@ (800a864 <vPortEnterCritical+0x5c>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	2b01      	cmp	r3, #1
 800a832:	d110      	bne.n	800a856 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a834:	4b0c      	ldr	r3, [pc, #48]	@ (800a868 <vPortEnterCritical+0x60>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	b2db      	uxtb	r3, r3
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d00b      	beq.n	800a856 <vPortEnterCritical+0x4e>
	__asm volatile
 800a83e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a842:	f383 8811 	msr	BASEPRI, r3
 800a846:	f3bf 8f6f 	isb	sy
 800a84a:	f3bf 8f4f 	dsb	sy
 800a84e:	603b      	str	r3, [r7, #0]
}
 800a850:	bf00      	nop
 800a852:	bf00      	nop
 800a854:	e7fd      	b.n	800a852 <vPortEnterCritical+0x4a>
	}
}
 800a856:	bf00      	nop
 800a858:	370c      	adds	r7, #12
 800a85a:	46bd      	mov	sp, r7
 800a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a860:	4770      	bx	lr
 800a862:	bf00      	nop
 800a864:	2000000c 	.word	0x2000000c
 800a868:	e000ed04 	.word	0xe000ed04

0800a86c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a86c:	b480      	push	{r7}
 800a86e:	b083      	sub	sp, #12
 800a870:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a872:	4b12      	ldr	r3, [pc, #72]	@ (800a8bc <vPortExitCritical+0x50>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d10b      	bne.n	800a892 <vPortExitCritical+0x26>
	__asm volatile
 800a87a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a87e:	f383 8811 	msr	BASEPRI, r3
 800a882:	f3bf 8f6f 	isb	sy
 800a886:	f3bf 8f4f 	dsb	sy
 800a88a:	607b      	str	r3, [r7, #4]
}
 800a88c:	bf00      	nop
 800a88e:	bf00      	nop
 800a890:	e7fd      	b.n	800a88e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a892:	4b0a      	ldr	r3, [pc, #40]	@ (800a8bc <vPortExitCritical+0x50>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	3b01      	subs	r3, #1
 800a898:	4a08      	ldr	r2, [pc, #32]	@ (800a8bc <vPortExitCritical+0x50>)
 800a89a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a89c:	4b07      	ldr	r3, [pc, #28]	@ (800a8bc <vPortExitCritical+0x50>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d105      	bne.n	800a8b0 <vPortExitCritical+0x44>
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	f383 8811 	msr	BASEPRI, r3
}
 800a8ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a8b0:	bf00      	nop
 800a8b2:	370c      	adds	r7, #12
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr
 800a8bc:	2000000c 	.word	0x2000000c

0800a8c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a8c0:	f3ef 8009 	mrs	r0, PSP
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	4b15      	ldr	r3, [pc, #84]	@ (800a920 <pxCurrentTCBConst>)
 800a8ca:	681a      	ldr	r2, [r3, #0]
 800a8cc:	f01e 0f10 	tst.w	lr, #16
 800a8d0:	bf08      	it	eq
 800a8d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a8d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8da:	6010      	str	r0, [r2, #0]
 800a8dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a8e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a8e4:	f380 8811 	msr	BASEPRI, r0
 800a8e8:	f3bf 8f4f 	dsb	sy
 800a8ec:	f3bf 8f6f 	isb	sy
 800a8f0:	f7fe faea 	bl	8008ec8 <vTaskSwitchContext>
 800a8f4:	f04f 0000 	mov.w	r0, #0
 800a8f8:	f380 8811 	msr	BASEPRI, r0
 800a8fc:	bc09      	pop	{r0, r3}
 800a8fe:	6819      	ldr	r1, [r3, #0]
 800a900:	6808      	ldr	r0, [r1, #0]
 800a902:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a906:	f01e 0f10 	tst.w	lr, #16
 800a90a:	bf08      	it	eq
 800a90c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a910:	f380 8809 	msr	PSP, r0
 800a914:	f3bf 8f6f 	isb	sy
 800a918:	4770      	bx	lr
 800a91a:	bf00      	nop
 800a91c:	f3af 8000 	nop.w

0800a920 <pxCurrentTCBConst>:
 800a920:	20002ee4 	.word	0x20002ee4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a924:	bf00      	nop
 800a926:	bf00      	nop

0800a928 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b082      	sub	sp, #8
 800a92c:	af00      	add	r7, sp, #0
	__asm volatile
 800a92e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a932:	f383 8811 	msr	BASEPRI, r3
 800a936:	f3bf 8f6f 	isb	sy
 800a93a:	f3bf 8f4f 	dsb	sy
 800a93e:	607b      	str	r3, [r7, #4]
}
 800a940:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a942:	f7fe fa07 	bl	8008d54 <xTaskIncrementTick>
 800a946:	4603      	mov	r3, r0
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d003      	beq.n	800a954 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a94c:	4b06      	ldr	r3, [pc, #24]	@ (800a968 <xPortSysTickHandler+0x40>)
 800a94e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a952:	601a      	str	r2, [r3, #0]
 800a954:	2300      	movs	r3, #0
 800a956:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	f383 8811 	msr	BASEPRI, r3
}
 800a95e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a960:	bf00      	nop
 800a962:	3708      	adds	r7, #8
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}
 800a968:	e000ed04 	.word	0xe000ed04

0800a96c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a96c:	b480      	push	{r7}
 800a96e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a970:	4b0b      	ldr	r3, [pc, #44]	@ (800a9a0 <vPortSetupTimerInterrupt+0x34>)
 800a972:	2200      	movs	r2, #0
 800a974:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a976:	4b0b      	ldr	r3, [pc, #44]	@ (800a9a4 <vPortSetupTimerInterrupt+0x38>)
 800a978:	2200      	movs	r2, #0
 800a97a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a97c:	4b0a      	ldr	r3, [pc, #40]	@ (800a9a8 <vPortSetupTimerInterrupt+0x3c>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4a0a      	ldr	r2, [pc, #40]	@ (800a9ac <vPortSetupTimerInterrupt+0x40>)
 800a982:	fba2 2303 	umull	r2, r3, r2, r3
 800a986:	099b      	lsrs	r3, r3, #6
 800a988:	4a09      	ldr	r2, [pc, #36]	@ (800a9b0 <vPortSetupTimerInterrupt+0x44>)
 800a98a:	3b01      	subs	r3, #1
 800a98c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a98e:	4b04      	ldr	r3, [pc, #16]	@ (800a9a0 <vPortSetupTimerInterrupt+0x34>)
 800a990:	2207      	movs	r2, #7
 800a992:	601a      	str	r2, [r3, #0]
}
 800a994:	bf00      	nop
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr
 800a99e:	bf00      	nop
 800a9a0:	e000e010 	.word	0xe000e010
 800a9a4:	e000e018 	.word	0xe000e018
 800a9a8:	20000000 	.word	0x20000000
 800a9ac:	10624dd3 	.word	0x10624dd3
 800a9b0:	e000e014 	.word	0xe000e014

0800a9b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a9b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a9c4 <vPortEnableVFP+0x10>
 800a9b8:	6801      	ldr	r1, [r0, #0]
 800a9ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a9be:	6001      	str	r1, [r0, #0]
 800a9c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a9c2:	bf00      	nop
 800a9c4:	e000ed88 	.word	0xe000ed88

0800a9c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b085      	sub	sp, #20
 800a9cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a9ce:	f3ef 8305 	mrs	r3, IPSR
 800a9d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	2b0f      	cmp	r3, #15
 800a9d8:	d915      	bls.n	800aa06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a9da:	4a18      	ldr	r2, [pc, #96]	@ (800aa3c <vPortValidateInterruptPriority+0x74>)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	4413      	add	r3, r2
 800a9e0:	781b      	ldrb	r3, [r3, #0]
 800a9e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a9e4:	4b16      	ldr	r3, [pc, #88]	@ (800aa40 <vPortValidateInterruptPriority+0x78>)
 800a9e6:	781b      	ldrb	r3, [r3, #0]
 800a9e8:	7afa      	ldrb	r2, [r7, #11]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d20b      	bcs.n	800aa06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a9ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f2:	f383 8811 	msr	BASEPRI, r3
 800a9f6:	f3bf 8f6f 	isb	sy
 800a9fa:	f3bf 8f4f 	dsb	sy
 800a9fe:	607b      	str	r3, [r7, #4]
}
 800aa00:	bf00      	nop
 800aa02:	bf00      	nop
 800aa04:	e7fd      	b.n	800aa02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aa06:	4b0f      	ldr	r3, [pc, #60]	@ (800aa44 <vPortValidateInterruptPriority+0x7c>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aa0e:	4b0e      	ldr	r3, [pc, #56]	@ (800aa48 <vPortValidateInterruptPriority+0x80>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d90b      	bls.n	800aa2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800aa16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa1a:	f383 8811 	msr	BASEPRI, r3
 800aa1e:	f3bf 8f6f 	isb	sy
 800aa22:	f3bf 8f4f 	dsb	sy
 800aa26:	603b      	str	r3, [r7, #0]
}
 800aa28:	bf00      	nop
 800aa2a:	bf00      	nop
 800aa2c:	e7fd      	b.n	800aa2a <vPortValidateInterruptPriority+0x62>
	}
 800aa2e:	bf00      	nop
 800aa30:	3714      	adds	r7, #20
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop
 800aa3c:	e000e3f0 	.word	0xe000e3f0
 800aa40:	20003510 	.word	0x20003510
 800aa44:	e000ed0c 	.word	0xe000ed0c
 800aa48:	20003514 	.word	0x20003514

0800aa4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b08a      	sub	sp, #40	@ 0x28
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aa54:	2300      	movs	r3, #0
 800aa56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aa58:	f7fe f8c0 	bl	8008bdc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aa5c:	4b5c      	ldr	r3, [pc, #368]	@ (800abd0 <pvPortMalloc+0x184>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d101      	bne.n	800aa68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aa64:	f000 f924 	bl	800acb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aa68:	4b5a      	ldr	r3, [pc, #360]	@ (800abd4 <pvPortMalloc+0x188>)
 800aa6a:	681a      	ldr	r2, [r3, #0]
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	4013      	ands	r3, r2
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	f040 8095 	bne.w	800aba0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d01e      	beq.n	800aaba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800aa7c:	2208      	movs	r2, #8
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	4413      	add	r3, r2
 800aa82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f003 0307 	and.w	r3, r3, #7
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d015      	beq.n	800aaba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f023 0307 	bic.w	r3, r3, #7
 800aa94:	3308      	adds	r3, #8
 800aa96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f003 0307 	and.w	r3, r3, #7
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d00b      	beq.n	800aaba <pvPortMalloc+0x6e>
	__asm volatile
 800aaa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa6:	f383 8811 	msr	BASEPRI, r3
 800aaaa:	f3bf 8f6f 	isb	sy
 800aaae:	f3bf 8f4f 	dsb	sy
 800aab2:	617b      	str	r3, [r7, #20]
}
 800aab4:	bf00      	nop
 800aab6:	bf00      	nop
 800aab8:	e7fd      	b.n	800aab6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d06f      	beq.n	800aba0 <pvPortMalloc+0x154>
 800aac0:	4b45      	ldr	r3, [pc, #276]	@ (800abd8 <pvPortMalloc+0x18c>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d86a      	bhi.n	800aba0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aaca:	4b44      	ldr	r3, [pc, #272]	@ (800abdc <pvPortMalloc+0x190>)
 800aacc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aace:	4b43      	ldr	r3, [pc, #268]	@ (800abdc <pvPortMalloc+0x190>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aad4:	e004      	b.n	800aae0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800aad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aad8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae2:	685b      	ldr	r3, [r3, #4]
 800aae4:	687a      	ldr	r2, [r7, #4]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d903      	bls.n	800aaf2 <pvPortMalloc+0xa6>
 800aaea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d1f1      	bne.n	800aad6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aaf2:	4b37      	ldr	r3, [pc, #220]	@ (800abd0 <pvPortMalloc+0x184>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d051      	beq.n	800aba0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aafc:	6a3b      	ldr	r3, [r7, #32]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	2208      	movs	r2, #8
 800ab02:	4413      	add	r3, r2
 800ab04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ab06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab08:	681a      	ldr	r2, [r3, #0]
 800ab0a:	6a3b      	ldr	r3, [r7, #32]
 800ab0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ab0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab10:	685a      	ldr	r2, [r3, #4]
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	1ad2      	subs	r2, r2, r3
 800ab16:	2308      	movs	r3, #8
 800ab18:	005b      	lsls	r3, r3, #1
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d920      	bls.n	800ab60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ab1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	4413      	add	r3, r2
 800ab24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab26:	69bb      	ldr	r3, [r7, #24]
 800ab28:	f003 0307 	and.w	r3, r3, #7
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d00b      	beq.n	800ab48 <pvPortMalloc+0xfc>
	__asm volatile
 800ab30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab34:	f383 8811 	msr	BASEPRI, r3
 800ab38:	f3bf 8f6f 	isb	sy
 800ab3c:	f3bf 8f4f 	dsb	sy
 800ab40:	613b      	str	r3, [r7, #16]
}
 800ab42:	bf00      	nop
 800ab44:	bf00      	nop
 800ab46:	e7fd      	b.n	800ab44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ab48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab4a:	685a      	ldr	r2, [r3, #4]
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	1ad2      	subs	r2, r2, r3
 800ab50:	69bb      	ldr	r3, [r7, #24]
 800ab52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ab54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ab5a:	69b8      	ldr	r0, [r7, #24]
 800ab5c:	f000 f90a 	bl	800ad74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ab60:	4b1d      	ldr	r3, [pc, #116]	@ (800abd8 <pvPortMalloc+0x18c>)
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab66:	685b      	ldr	r3, [r3, #4]
 800ab68:	1ad3      	subs	r3, r2, r3
 800ab6a:	4a1b      	ldr	r2, [pc, #108]	@ (800abd8 <pvPortMalloc+0x18c>)
 800ab6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ab6e:	4b1a      	ldr	r3, [pc, #104]	@ (800abd8 <pvPortMalloc+0x18c>)
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	4b1b      	ldr	r3, [pc, #108]	@ (800abe0 <pvPortMalloc+0x194>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d203      	bcs.n	800ab82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ab7a:	4b17      	ldr	r3, [pc, #92]	@ (800abd8 <pvPortMalloc+0x18c>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	4a18      	ldr	r2, [pc, #96]	@ (800abe0 <pvPortMalloc+0x194>)
 800ab80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ab82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab84:	685a      	ldr	r2, [r3, #4]
 800ab86:	4b13      	ldr	r3, [pc, #76]	@ (800abd4 <pvPortMalloc+0x188>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	431a      	orrs	r2, r3
 800ab8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ab90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab92:	2200      	movs	r2, #0
 800ab94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ab96:	4b13      	ldr	r3, [pc, #76]	@ (800abe4 <pvPortMalloc+0x198>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	4a11      	ldr	r2, [pc, #68]	@ (800abe4 <pvPortMalloc+0x198>)
 800ab9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aba0:	f7fe f82a 	bl	8008bf8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aba4:	69fb      	ldr	r3, [r7, #28]
 800aba6:	f003 0307 	and.w	r3, r3, #7
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d00b      	beq.n	800abc6 <pvPortMalloc+0x17a>
	__asm volatile
 800abae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abb2:	f383 8811 	msr	BASEPRI, r3
 800abb6:	f3bf 8f6f 	isb	sy
 800abba:	f3bf 8f4f 	dsb	sy
 800abbe:	60fb      	str	r3, [r7, #12]
}
 800abc0:	bf00      	nop
 800abc2:	bf00      	nop
 800abc4:	e7fd      	b.n	800abc2 <pvPortMalloc+0x176>
	return pvReturn;
 800abc6:	69fb      	ldr	r3, [r7, #28]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3728      	adds	r7, #40	@ 0x28
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	20007120 	.word	0x20007120
 800abd4:	20007134 	.word	0x20007134
 800abd8:	20007124 	.word	0x20007124
 800abdc:	20007118 	.word	0x20007118
 800abe0:	20007128 	.word	0x20007128
 800abe4:	2000712c 	.word	0x2000712c

0800abe8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b086      	sub	sp, #24
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d04f      	beq.n	800ac9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800abfa:	2308      	movs	r3, #8
 800abfc:	425b      	negs	r3, r3
 800abfe:	697a      	ldr	r2, [r7, #20]
 800ac00:	4413      	add	r3, r2
 800ac02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	685a      	ldr	r2, [r3, #4]
 800ac0c:	4b25      	ldr	r3, [pc, #148]	@ (800aca4 <vPortFree+0xbc>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4013      	ands	r3, r2
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d10b      	bne.n	800ac2e <vPortFree+0x46>
	__asm volatile
 800ac16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac1a:	f383 8811 	msr	BASEPRI, r3
 800ac1e:	f3bf 8f6f 	isb	sy
 800ac22:	f3bf 8f4f 	dsb	sy
 800ac26:	60fb      	str	r3, [r7, #12]
}
 800ac28:	bf00      	nop
 800ac2a:	bf00      	nop
 800ac2c:	e7fd      	b.n	800ac2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d00b      	beq.n	800ac4e <vPortFree+0x66>
	__asm volatile
 800ac36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac3a:	f383 8811 	msr	BASEPRI, r3
 800ac3e:	f3bf 8f6f 	isb	sy
 800ac42:	f3bf 8f4f 	dsb	sy
 800ac46:	60bb      	str	r3, [r7, #8]
}
 800ac48:	bf00      	nop
 800ac4a:	bf00      	nop
 800ac4c:	e7fd      	b.n	800ac4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	685a      	ldr	r2, [r3, #4]
 800ac52:	4b14      	ldr	r3, [pc, #80]	@ (800aca4 <vPortFree+0xbc>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	4013      	ands	r3, r2
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d01e      	beq.n	800ac9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ac5c:	693b      	ldr	r3, [r7, #16]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d11a      	bne.n	800ac9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	685a      	ldr	r2, [r3, #4]
 800ac68:	4b0e      	ldr	r3, [pc, #56]	@ (800aca4 <vPortFree+0xbc>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	43db      	mvns	r3, r3
 800ac6e:	401a      	ands	r2, r3
 800ac70:	693b      	ldr	r3, [r7, #16]
 800ac72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ac74:	f7fd ffb2 	bl	8008bdc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ac78:	693b      	ldr	r3, [r7, #16]
 800ac7a:	685a      	ldr	r2, [r3, #4]
 800ac7c:	4b0a      	ldr	r3, [pc, #40]	@ (800aca8 <vPortFree+0xc0>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	4413      	add	r3, r2
 800ac82:	4a09      	ldr	r2, [pc, #36]	@ (800aca8 <vPortFree+0xc0>)
 800ac84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ac86:	6938      	ldr	r0, [r7, #16]
 800ac88:	f000 f874 	bl	800ad74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ac8c:	4b07      	ldr	r3, [pc, #28]	@ (800acac <vPortFree+0xc4>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	3301      	adds	r3, #1
 800ac92:	4a06      	ldr	r2, [pc, #24]	@ (800acac <vPortFree+0xc4>)
 800ac94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ac96:	f7fd ffaf 	bl	8008bf8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ac9a:	bf00      	nop
 800ac9c:	3718      	adds	r7, #24
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}
 800aca2:	bf00      	nop
 800aca4:	20007134 	.word	0x20007134
 800aca8:	20007124 	.word	0x20007124
 800acac:	20007130 	.word	0x20007130

0800acb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800acb0:	b480      	push	{r7}
 800acb2:	b085      	sub	sp, #20
 800acb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800acb6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800acba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800acbc:	4b27      	ldr	r3, [pc, #156]	@ (800ad5c <prvHeapInit+0xac>)
 800acbe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	f003 0307 	and.w	r3, r3, #7
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d00c      	beq.n	800ace4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	3307      	adds	r3, #7
 800acce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f023 0307 	bic.w	r3, r3, #7
 800acd6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800acd8:	68ba      	ldr	r2, [r7, #8]
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	1ad3      	subs	r3, r2, r3
 800acde:	4a1f      	ldr	r2, [pc, #124]	@ (800ad5c <prvHeapInit+0xac>)
 800ace0:	4413      	add	r3, r2
 800ace2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ace8:	4a1d      	ldr	r2, [pc, #116]	@ (800ad60 <prvHeapInit+0xb0>)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800acee:	4b1c      	ldr	r3, [pc, #112]	@ (800ad60 <prvHeapInit+0xb0>)
 800acf0:	2200      	movs	r2, #0
 800acf2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	68ba      	ldr	r2, [r7, #8]
 800acf8:	4413      	add	r3, r2
 800acfa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800acfc:	2208      	movs	r2, #8
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	1a9b      	subs	r3, r3, r2
 800ad02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	f023 0307 	bic.w	r3, r3, #7
 800ad0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	4a15      	ldr	r2, [pc, #84]	@ (800ad64 <prvHeapInit+0xb4>)
 800ad10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ad12:	4b14      	ldr	r3, [pc, #80]	@ (800ad64 <prvHeapInit+0xb4>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	2200      	movs	r2, #0
 800ad18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ad1a:	4b12      	ldr	r3, [pc, #72]	@ (800ad64 <prvHeapInit+0xb4>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	2200      	movs	r2, #0
 800ad20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	68fa      	ldr	r2, [r7, #12]
 800ad2a:	1ad2      	subs	r2, r2, r3
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ad30:	4b0c      	ldr	r3, [pc, #48]	@ (800ad64 <prvHeapInit+0xb4>)
 800ad32:	681a      	ldr	r2, [r3, #0]
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	685b      	ldr	r3, [r3, #4]
 800ad3c:	4a0a      	ldr	r2, [pc, #40]	@ (800ad68 <prvHeapInit+0xb8>)
 800ad3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	4a09      	ldr	r2, [pc, #36]	@ (800ad6c <prvHeapInit+0xbc>)
 800ad46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ad48:	4b09      	ldr	r3, [pc, #36]	@ (800ad70 <prvHeapInit+0xc0>)
 800ad4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ad4e:	601a      	str	r2, [r3, #0]
}
 800ad50:	bf00      	nop
 800ad52:	3714      	adds	r7, #20
 800ad54:	46bd      	mov	sp, r7
 800ad56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5a:	4770      	bx	lr
 800ad5c:	20003518 	.word	0x20003518
 800ad60:	20007118 	.word	0x20007118
 800ad64:	20007120 	.word	0x20007120
 800ad68:	20007128 	.word	0x20007128
 800ad6c:	20007124 	.word	0x20007124
 800ad70:	20007134 	.word	0x20007134

0800ad74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ad74:	b480      	push	{r7}
 800ad76:	b085      	sub	sp, #20
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ad7c:	4b28      	ldr	r3, [pc, #160]	@ (800ae20 <prvInsertBlockIntoFreeList+0xac>)
 800ad7e:	60fb      	str	r3, [r7, #12]
 800ad80:	e002      	b.n	800ad88 <prvInsertBlockIntoFreeList+0x14>
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	60fb      	str	r3, [r7, #12]
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	687a      	ldr	r2, [r7, #4]
 800ad8e:	429a      	cmp	r2, r3
 800ad90:	d8f7      	bhi.n	800ad82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	685b      	ldr	r3, [r3, #4]
 800ad9a:	68ba      	ldr	r2, [r7, #8]
 800ad9c:	4413      	add	r3, r2
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	429a      	cmp	r2, r3
 800ada2:	d108      	bne.n	800adb6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	685a      	ldr	r2, [r3, #4]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	441a      	add	r2, r3
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	68ba      	ldr	r2, [r7, #8]
 800adc0:	441a      	add	r2, r3
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d118      	bne.n	800adfc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	681a      	ldr	r2, [r3, #0]
 800adce:	4b15      	ldr	r3, [pc, #84]	@ (800ae24 <prvInsertBlockIntoFreeList+0xb0>)
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	429a      	cmp	r2, r3
 800add4:	d00d      	beq.n	800adf2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	685a      	ldr	r2, [r3, #4]
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	685b      	ldr	r3, [r3, #4]
 800ade0:	441a      	add	r2, r3
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	681a      	ldr	r2, [r3, #0]
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	601a      	str	r2, [r3, #0]
 800adf0:	e008      	b.n	800ae04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800adf2:	4b0c      	ldr	r3, [pc, #48]	@ (800ae24 <prvInsertBlockIntoFreeList+0xb0>)
 800adf4:	681a      	ldr	r2, [r3, #0]
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	601a      	str	r2, [r3, #0]
 800adfa:	e003      	b.n	800ae04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ae04:	68fa      	ldr	r2, [r7, #12]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	d002      	beq.n	800ae12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	687a      	ldr	r2, [r7, #4]
 800ae10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae12:	bf00      	nop
 800ae14:	3714      	adds	r7, #20
 800ae16:	46bd      	mov	sp, r7
 800ae18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1c:	4770      	bx	lr
 800ae1e:	bf00      	nop
 800ae20:	20007118 	.word	0x20007118
 800ae24:	20007120 	.word	0x20007120

0800ae28 <__cvt>:
 800ae28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae2c:	ec57 6b10 	vmov	r6, r7, d0
 800ae30:	2f00      	cmp	r7, #0
 800ae32:	460c      	mov	r4, r1
 800ae34:	4619      	mov	r1, r3
 800ae36:	463b      	mov	r3, r7
 800ae38:	bfbb      	ittet	lt
 800ae3a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ae3e:	461f      	movlt	r7, r3
 800ae40:	2300      	movge	r3, #0
 800ae42:	232d      	movlt	r3, #45	@ 0x2d
 800ae44:	700b      	strb	r3, [r1, #0]
 800ae46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae48:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ae4c:	4691      	mov	r9, r2
 800ae4e:	f023 0820 	bic.w	r8, r3, #32
 800ae52:	bfbc      	itt	lt
 800ae54:	4632      	movlt	r2, r6
 800ae56:	4616      	movlt	r6, r2
 800ae58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ae5c:	d005      	beq.n	800ae6a <__cvt+0x42>
 800ae5e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ae62:	d100      	bne.n	800ae66 <__cvt+0x3e>
 800ae64:	3401      	adds	r4, #1
 800ae66:	2102      	movs	r1, #2
 800ae68:	e000      	b.n	800ae6c <__cvt+0x44>
 800ae6a:	2103      	movs	r1, #3
 800ae6c:	ab03      	add	r3, sp, #12
 800ae6e:	9301      	str	r3, [sp, #4]
 800ae70:	ab02      	add	r3, sp, #8
 800ae72:	9300      	str	r3, [sp, #0]
 800ae74:	ec47 6b10 	vmov	d0, r6, r7
 800ae78:	4653      	mov	r3, sl
 800ae7a:	4622      	mov	r2, r4
 800ae7c:	f000 fe64 	bl	800bb48 <_dtoa_r>
 800ae80:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ae84:	4605      	mov	r5, r0
 800ae86:	d119      	bne.n	800aebc <__cvt+0x94>
 800ae88:	f019 0f01 	tst.w	r9, #1
 800ae8c:	d00e      	beq.n	800aeac <__cvt+0x84>
 800ae8e:	eb00 0904 	add.w	r9, r0, r4
 800ae92:	2200      	movs	r2, #0
 800ae94:	2300      	movs	r3, #0
 800ae96:	4630      	mov	r0, r6
 800ae98:	4639      	mov	r1, r7
 800ae9a:	f7f5 fe15 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae9e:	b108      	cbz	r0, 800aea4 <__cvt+0x7c>
 800aea0:	f8cd 900c 	str.w	r9, [sp, #12]
 800aea4:	2230      	movs	r2, #48	@ 0x30
 800aea6:	9b03      	ldr	r3, [sp, #12]
 800aea8:	454b      	cmp	r3, r9
 800aeaa:	d31e      	bcc.n	800aeea <__cvt+0xc2>
 800aeac:	9b03      	ldr	r3, [sp, #12]
 800aeae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aeb0:	1b5b      	subs	r3, r3, r5
 800aeb2:	4628      	mov	r0, r5
 800aeb4:	6013      	str	r3, [r2, #0]
 800aeb6:	b004      	add	sp, #16
 800aeb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aebc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aec0:	eb00 0904 	add.w	r9, r0, r4
 800aec4:	d1e5      	bne.n	800ae92 <__cvt+0x6a>
 800aec6:	7803      	ldrb	r3, [r0, #0]
 800aec8:	2b30      	cmp	r3, #48	@ 0x30
 800aeca:	d10a      	bne.n	800aee2 <__cvt+0xba>
 800aecc:	2200      	movs	r2, #0
 800aece:	2300      	movs	r3, #0
 800aed0:	4630      	mov	r0, r6
 800aed2:	4639      	mov	r1, r7
 800aed4:	f7f5 fdf8 	bl	8000ac8 <__aeabi_dcmpeq>
 800aed8:	b918      	cbnz	r0, 800aee2 <__cvt+0xba>
 800aeda:	f1c4 0401 	rsb	r4, r4, #1
 800aede:	f8ca 4000 	str.w	r4, [sl]
 800aee2:	f8da 3000 	ldr.w	r3, [sl]
 800aee6:	4499      	add	r9, r3
 800aee8:	e7d3      	b.n	800ae92 <__cvt+0x6a>
 800aeea:	1c59      	adds	r1, r3, #1
 800aeec:	9103      	str	r1, [sp, #12]
 800aeee:	701a      	strb	r2, [r3, #0]
 800aef0:	e7d9      	b.n	800aea6 <__cvt+0x7e>

0800aef2 <__exponent>:
 800aef2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aef4:	2900      	cmp	r1, #0
 800aef6:	bfba      	itte	lt
 800aef8:	4249      	neglt	r1, r1
 800aefa:	232d      	movlt	r3, #45	@ 0x2d
 800aefc:	232b      	movge	r3, #43	@ 0x2b
 800aefe:	2909      	cmp	r1, #9
 800af00:	7002      	strb	r2, [r0, #0]
 800af02:	7043      	strb	r3, [r0, #1]
 800af04:	dd29      	ble.n	800af5a <__exponent+0x68>
 800af06:	f10d 0307 	add.w	r3, sp, #7
 800af0a:	461d      	mov	r5, r3
 800af0c:	270a      	movs	r7, #10
 800af0e:	461a      	mov	r2, r3
 800af10:	fbb1 f6f7 	udiv	r6, r1, r7
 800af14:	fb07 1416 	mls	r4, r7, r6, r1
 800af18:	3430      	adds	r4, #48	@ 0x30
 800af1a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800af1e:	460c      	mov	r4, r1
 800af20:	2c63      	cmp	r4, #99	@ 0x63
 800af22:	f103 33ff 	add.w	r3, r3, #4294967295
 800af26:	4631      	mov	r1, r6
 800af28:	dcf1      	bgt.n	800af0e <__exponent+0x1c>
 800af2a:	3130      	adds	r1, #48	@ 0x30
 800af2c:	1e94      	subs	r4, r2, #2
 800af2e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800af32:	1c41      	adds	r1, r0, #1
 800af34:	4623      	mov	r3, r4
 800af36:	42ab      	cmp	r3, r5
 800af38:	d30a      	bcc.n	800af50 <__exponent+0x5e>
 800af3a:	f10d 0309 	add.w	r3, sp, #9
 800af3e:	1a9b      	subs	r3, r3, r2
 800af40:	42ac      	cmp	r4, r5
 800af42:	bf88      	it	hi
 800af44:	2300      	movhi	r3, #0
 800af46:	3302      	adds	r3, #2
 800af48:	4403      	add	r3, r0
 800af4a:	1a18      	subs	r0, r3, r0
 800af4c:	b003      	add	sp, #12
 800af4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af50:	f813 6b01 	ldrb.w	r6, [r3], #1
 800af54:	f801 6f01 	strb.w	r6, [r1, #1]!
 800af58:	e7ed      	b.n	800af36 <__exponent+0x44>
 800af5a:	2330      	movs	r3, #48	@ 0x30
 800af5c:	3130      	adds	r1, #48	@ 0x30
 800af5e:	7083      	strb	r3, [r0, #2]
 800af60:	70c1      	strb	r1, [r0, #3]
 800af62:	1d03      	adds	r3, r0, #4
 800af64:	e7f1      	b.n	800af4a <__exponent+0x58>
	...

0800af68 <_printf_float>:
 800af68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af6c:	b08d      	sub	sp, #52	@ 0x34
 800af6e:	460c      	mov	r4, r1
 800af70:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800af74:	4616      	mov	r6, r2
 800af76:	461f      	mov	r7, r3
 800af78:	4605      	mov	r5, r0
 800af7a:	f000 fcdb 	bl	800b934 <_localeconv_r>
 800af7e:	6803      	ldr	r3, [r0, #0]
 800af80:	9304      	str	r3, [sp, #16]
 800af82:	4618      	mov	r0, r3
 800af84:	f7f5 f974 	bl	8000270 <strlen>
 800af88:	2300      	movs	r3, #0
 800af8a:	930a      	str	r3, [sp, #40]	@ 0x28
 800af8c:	f8d8 3000 	ldr.w	r3, [r8]
 800af90:	9005      	str	r0, [sp, #20]
 800af92:	3307      	adds	r3, #7
 800af94:	f023 0307 	bic.w	r3, r3, #7
 800af98:	f103 0208 	add.w	r2, r3, #8
 800af9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800afa0:	f8d4 b000 	ldr.w	fp, [r4]
 800afa4:	f8c8 2000 	str.w	r2, [r8]
 800afa8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800afac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800afb0:	9307      	str	r3, [sp, #28]
 800afb2:	f8cd 8018 	str.w	r8, [sp, #24]
 800afb6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800afba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800afbe:	4b9c      	ldr	r3, [pc, #624]	@ (800b230 <_printf_float+0x2c8>)
 800afc0:	f04f 32ff 	mov.w	r2, #4294967295
 800afc4:	f7f5 fdb2 	bl	8000b2c <__aeabi_dcmpun>
 800afc8:	bb70      	cbnz	r0, 800b028 <_printf_float+0xc0>
 800afca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800afce:	4b98      	ldr	r3, [pc, #608]	@ (800b230 <_printf_float+0x2c8>)
 800afd0:	f04f 32ff 	mov.w	r2, #4294967295
 800afd4:	f7f5 fd8c 	bl	8000af0 <__aeabi_dcmple>
 800afd8:	bb30      	cbnz	r0, 800b028 <_printf_float+0xc0>
 800afda:	2200      	movs	r2, #0
 800afdc:	2300      	movs	r3, #0
 800afde:	4640      	mov	r0, r8
 800afe0:	4649      	mov	r1, r9
 800afe2:	f7f5 fd7b 	bl	8000adc <__aeabi_dcmplt>
 800afe6:	b110      	cbz	r0, 800afee <_printf_float+0x86>
 800afe8:	232d      	movs	r3, #45	@ 0x2d
 800afea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afee:	4a91      	ldr	r2, [pc, #580]	@ (800b234 <_printf_float+0x2cc>)
 800aff0:	4b91      	ldr	r3, [pc, #580]	@ (800b238 <_printf_float+0x2d0>)
 800aff2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800aff6:	bf94      	ite	ls
 800aff8:	4690      	movls	r8, r2
 800affa:	4698      	movhi	r8, r3
 800affc:	2303      	movs	r3, #3
 800affe:	6123      	str	r3, [r4, #16]
 800b000:	f02b 0304 	bic.w	r3, fp, #4
 800b004:	6023      	str	r3, [r4, #0]
 800b006:	f04f 0900 	mov.w	r9, #0
 800b00a:	9700      	str	r7, [sp, #0]
 800b00c:	4633      	mov	r3, r6
 800b00e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b010:	4621      	mov	r1, r4
 800b012:	4628      	mov	r0, r5
 800b014:	f000 f9d2 	bl	800b3bc <_printf_common>
 800b018:	3001      	adds	r0, #1
 800b01a:	f040 808d 	bne.w	800b138 <_printf_float+0x1d0>
 800b01e:	f04f 30ff 	mov.w	r0, #4294967295
 800b022:	b00d      	add	sp, #52	@ 0x34
 800b024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b028:	4642      	mov	r2, r8
 800b02a:	464b      	mov	r3, r9
 800b02c:	4640      	mov	r0, r8
 800b02e:	4649      	mov	r1, r9
 800b030:	f7f5 fd7c 	bl	8000b2c <__aeabi_dcmpun>
 800b034:	b140      	cbz	r0, 800b048 <_printf_float+0xe0>
 800b036:	464b      	mov	r3, r9
 800b038:	2b00      	cmp	r3, #0
 800b03a:	bfbc      	itt	lt
 800b03c:	232d      	movlt	r3, #45	@ 0x2d
 800b03e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b042:	4a7e      	ldr	r2, [pc, #504]	@ (800b23c <_printf_float+0x2d4>)
 800b044:	4b7e      	ldr	r3, [pc, #504]	@ (800b240 <_printf_float+0x2d8>)
 800b046:	e7d4      	b.n	800aff2 <_printf_float+0x8a>
 800b048:	6863      	ldr	r3, [r4, #4]
 800b04a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b04e:	9206      	str	r2, [sp, #24]
 800b050:	1c5a      	adds	r2, r3, #1
 800b052:	d13b      	bne.n	800b0cc <_printf_float+0x164>
 800b054:	2306      	movs	r3, #6
 800b056:	6063      	str	r3, [r4, #4]
 800b058:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b05c:	2300      	movs	r3, #0
 800b05e:	6022      	str	r2, [r4, #0]
 800b060:	9303      	str	r3, [sp, #12]
 800b062:	ab0a      	add	r3, sp, #40	@ 0x28
 800b064:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b068:	ab09      	add	r3, sp, #36	@ 0x24
 800b06a:	9300      	str	r3, [sp, #0]
 800b06c:	6861      	ldr	r1, [r4, #4]
 800b06e:	ec49 8b10 	vmov	d0, r8, r9
 800b072:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b076:	4628      	mov	r0, r5
 800b078:	f7ff fed6 	bl	800ae28 <__cvt>
 800b07c:	9b06      	ldr	r3, [sp, #24]
 800b07e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b080:	2b47      	cmp	r3, #71	@ 0x47
 800b082:	4680      	mov	r8, r0
 800b084:	d129      	bne.n	800b0da <_printf_float+0x172>
 800b086:	1cc8      	adds	r0, r1, #3
 800b088:	db02      	blt.n	800b090 <_printf_float+0x128>
 800b08a:	6863      	ldr	r3, [r4, #4]
 800b08c:	4299      	cmp	r1, r3
 800b08e:	dd41      	ble.n	800b114 <_printf_float+0x1ac>
 800b090:	f1aa 0a02 	sub.w	sl, sl, #2
 800b094:	fa5f fa8a 	uxtb.w	sl, sl
 800b098:	3901      	subs	r1, #1
 800b09a:	4652      	mov	r2, sl
 800b09c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b0a0:	9109      	str	r1, [sp, #36]	@ 0x24
 800b0a2:	f7ff ff26 	bl	800aef2 <__exponent>
 800b0a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0a8:	1813      	adds	r3, r2, r0
 800b0aa:	2a01      	cmp	r2, #1
 800b0ac:	4681      	mov	r9, r0
 800b0ae:	6123      	str	r3, [r4, #16]
 800b0b0:	dc02      	bgt.n	800b0b8 <_printf_float+0x150>
 800b0b2:	6822      	ldr	r2, [r4, #0]
 800b0b4:	07d2      	lsls	r2, r2, #31
 800b0b6:	d501      	bpl.n	800b0bc <_printf_float+0x154>
 800b0b8:	3301      	adds	r3, #1
 800b0ba:	6123      	str	r3, [r4, #16]
 800b0bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d0a2      	beq.n	800b00a <_printf_float+0xa2>
 800b0c4:	232d      	movs	r3, #45	@ 0x2d
 800b0c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0ca:	e79e      	b.n	800b00a <_printf_float+0xa2>
 800b0cc:	9a06      	ldr	r2, [sp, #24]
 800b0ce:	2a47      	cmp	r2, #71	@ 0x47
 800b0d0:	d1c2      	bne.n	800b058 <_printf_float+0xf0>
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d1c0      	bne.n	800b058 <_printf_float+0xf0>
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	e7bd      	b.n	800b056 <_printf_float+0xee>
 800b0da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b0de:	d9db      	bls.n	800b098 <_printf_float+0x130>
 800b0e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b0e4:	d118      	bne.n	800b118 <_printf_float+0x1b0>
 800b0e6:	2900      	cmp	r1, #0
 800b0e8:	6863      	ldr	r3, [r4, #4]
 800b0ea:	dd0b      	ble.n	800b104 <_printf_float+0x19c>
 800b0ec:	6121      	str	r1, [r4, #16]
 800b0ee:	b913      	cbnz	r3, 800b0f6 <_printf_float+0x18e>
 800b0f0:	6822      	ldr	r2, [r4, #0]
 800b0f2:	07d0      	lsls	r0, r2, #31
 800b0f4:	d502      	bpl.n	800b0fc <_printf_float+0x194>
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	440b      	add	r3, r1
 800b0fa:	6123      	str	r3, [r4, #16]
 800b0fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b0fe:	f04f 0900 	mov.w	r9, #0
 800b102:	e7db      	b.n	800b0bc <_printf_float+0x154>
 800b104:	b913      	cbnz	r3, 800b10c <_printf_float+0x1a4>
 800b106:	6822      	ldr	r2, [r4, #0]
 800b108:	07d2      	lsls	r2, r2, #31
 800b10a:	d501      	bpl.n	800b110 <_printf_float+0x1a8>
 800b10c:	3302      	adds	r3, #2
 800b10e:	e7f4      	b.n	800b0fa <_printf_float+0x192>
 800b110:	2301      	movs	r3, #1
 800b112:	e7f2      	b.n	800b0fa <_printf_float+0x192>
 800b114:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b118:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b11a:	4299      	cmp	r1, r3
 800b11c:	db05      	blt.n	800b12a <_printf_float+0x1c2>
 800b11e:	6823      	ldr	r3, [r4, #0]
 800b120:	6121      	str	r1, [r4, #16]
 800b122:	07d8      	lsls	r0, r3, #31
 800b124:	d5ea      	bpl.n	800b0fc <_printf_float+0x194>
 800b126:	1c4b      	adds	r3, r1, #1
 800b128:	e7e7      	b.n	800b0fa <_printf_float+0x192>
 800b12a:	2900      	cmp	r1, #0
 800b12c:	bfd4      	ite	le
 800b12e:	f1c1 0202 	rsble	r2, r1, #2
 800b132:	2201      	movgt	r2, #1
 800b134:	4413      	add	r3, r2
 800b136:	e7e0      	b.n	800b0fa <_printf_float+0x192>
 800b138:	6823      	ldr	r3, [r4, #0]
 800b13a:	055a      	lsls	r2, r3, #21
 800b13c:	d407      	bmi.n	800b14e <_printf_float+0x1e6>
 800b13e:	6923      	ldr	r3, [r4, #16]
 800b140:	4642      	mov	r2, r8
 800b142:	4631      	mov	r1, r6
 800b144:	4628      	mov	r0, r5
 800b146:	47b8      	blx	r7
 800b148:	3001      	adds	r0, #1
 800b14a:	d12b      	bne.n	800b1a4 <_printf_float+0x23c>
 800b14c:	e767      	b.n	800b01e <_printf_float+0xb6>
 800b14e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b152:	f240 80dd 	bls.w	800b310 <_printf_float+0x3a8>
 800b156:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b15a:	2200      	movs	r2, #0
 800b15c:	2300      	movs	r3, #0
 800b15e:	f7f5 fcb3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b162:	2800      	cmp	r0, #0
 800b164:	d033      	beq.n	800b1ce <_printf_float+0x266>
 800b166:	4a37      	ldr	r2, [pc, #220]	@ (800b244 <_printf_float+0x2dc>)
 800b168:	2301      	movs	r3, #1
 800b16a:	4631      	mov	r1, r6
 800b16c:	4628      	mov	r0, r5
 800b16e:	47b8      	blx	r7
 800b170:	3001      	adds	r0, #1
 800b172:	f43f af54 	beq.w	800b01e <_printf_float+0xb6>
 800b176:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b17a:	4543      	cmp	r3, r8
 800b17c:	db02      	blt.n	800b184 <_printf_float+0x21c>
 800b17e:	6823      	ldr	r3, [r4, #0]
 800b180:	07d8      	lsls	r0, r3, #31
 800b182:	d50f      	bpl.n	800b1a4 <_printf_float+0x23c>
 800b184:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b188:	4631      	mov	r1, r6
 800b18a:	4628      	mov	r0, r5
 800b18c:	47b8      	blx	r7
 800b18e:	3001      	adds	r0, #1
 800b190:	f43f af45 	beq.w	800b01e <_printf_float+0xb6>
 800b194:	f04f 0900 	mov.w	r9, #0
 800b198:	f108 38ff 	add.w	r8, r8, #4294967295
 800b19c:	f104 0a1a 	add.w	sl, r4, #26
 800b1a0:	45c8      	cmp	r8, r9
 800b1a2:	dc09      	bgt.n	800b1b8 <_printf_float+0x250>
 800b1a4:	6823      	ldr	r3, [r4, #0]
 800b1a6:	079b      	lsls	r3, r3, #30
 800b1a8:	f100 8103 	bmi.w	800b3b2 <_printf_float+0x44a>
 800b1ac:	68e0      	ldr	r0, [r4, #12]
 800b1ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1b0:	4298      	cmp	r0, r3
 800b1b2:	bfb8      	it	lt
 800b1b4:	4618      	movlt	r0, r3
 800b1b6:	e734      	b.n	800b022 <_printf_float+0xba>
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	4652      	mov	r2, sl
 800b1bc:	4631      	mov	r1, r6
 800b1be:	4628      	mov	r0, r5
 800b1c0:	47b8      	blx	r7
 800b1c2:	3001      	adds	r0, #1
 800b1c4:	f43f af2b 	beq.w	800b01e <_printf_float+0xb6>
 800b1c8:	f109 0901 	add.w	r9, r9, #1
 800b1cc:	e7e8      	b.n	800b1a0 <_printf_float+0x238>
 800b1ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	dc39      	bgt.n	800b248 <_printf_float+0x2e0>
 800b1d4:	4a1b      	ldr	r2, [pc, #108]	@ (800b244 <_printf_float+0x2dc>)
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	4631      	mov	r1, r6
 800b1da:	4628      	mov	r0, r5
 800b1dc:	47b8      	blx	r7
 800b1de:	3001      	adds	r0, #1
 800b1e0:	f43f af1d 	beq.w	800b01e <_printf_float+0xb6>
 800b1e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b1e8:	ea59 0303 	orrs.w	r3, r9, r3
 800b1ec:	d102      	bne.n	800b1f4 <_printf_float+0x28c>
 800b1ee:	6823      	ldr	r3, [r4, #0]
 800b1f0:	07d9      	lsls	r1, r3, #31
 800b1f2:	d5d7      	bpl.n	800b1a4 <_printf_float+0x23c>
 800b1f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1f8:	4631      	mov	r1, r6
 800b1fa:	4628      	mov	r0, r5
 800b1fc:	47b8      	blx	r7
 800b1fe:	3001      	adds	r0, #1
 800b200:	f43f af0d 	beq.w	800b01e <_printf_float+0xb6>
 800b204:	f04f 0a00 	mov.w	sl, #0
 800b208:	f104 0b1a 	add.w	fp, r4, #26
 800b20c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b20e:	425b      	negs	r3, r3
 800b210:	4553      	cmp	r3, sl
 800b212:	dc01      	bgt.n	800b218 <_printf_float+0x2b0>
 800b214:	464b      	mov	r3, r9
 800b216:	e793      	b.n	800b140 <_printf_float+0x1d8>
 800b218:	2301      	movs	r3, #1
 800b21a:	465a      	mov	r2, fp
 800b21c:	4631      	mov	r1, r6
 800b21e:	4628      	mov	r0, r5
 800b220:	47b8      	blx	r7
 800b222:	3001      	adds	r0, #1
 800b224:	f43f aefb 	beq.w	800b01e <_printf_float+0xb6>
 800b228:	f10a 0a01 	add.w	sl, sl, #1
 800b22c:	e7ee      	b.n	800b20c <_printf_float+0x2a4>
 800b22e:	bf00      	nop
 800b230:	7fefffff 	.word	0x7fefffff
 800b234:	0800df94 	.word	0x0800df94
 800b238:	0800df98 	.word	0x0800df98
 800b23c:	0800df9c 	.word	0x0800df9c
 800b240:	0800dfa0 	.word	0x0800dfa0
 800b244:	0800dfa4 	.word	0x0800dfa4
 800b248:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b24a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b24e:	4553      	cmp	r3, sl
 800b250:	bfa8      	it	ge
 800b252:	4653      	movge	r3, sl
 800b254:	2b00      	cmp	r3, #0
 800b256:	4699      	mov	r9, r3
 800b258:	dc36      	bgt.n	800b2c8 <_printf_float+0x360>
 800b25a:	f04f 0b00 	mov.w	fp, #0
 800b25e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b262:	f104 021a 	add.w	r2, r4, #26
 800b266:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b268:	9306      	str	r3, [sp, #24]
 800b26a:	eba3 0309 	sub.w	r3, r3, r9
 800b26e:	455b      	cmp	r3, fp
 800b270:	dc31      	bgt.n	800b2d6 <_printf_float+0x36e>
 800b272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b274:	459a      	cmp	sl, r3
 800b276:	dc3a      	bgt.n	800b2ee <_printf_float+0x386>
 800b278:	6823      	ldr	r3, [r4, #0]
 800b27a:	07da      	lsls	r2, r3, #31
 800b27c:	d437      	bmi.n	800b2ee <_printf_float+0x386>
 800b27e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b280:	ebaa 0903 	sub.w	r9, sl, r3
 800b284:	9b06      	ldr	r3, [sp, #24]
 800b286:	ebaa 0303 	sub.w	r3, sl, r3
 800b28a:	4599      	cmp	r9, r3
 800b28c:	bfa8      	it	ge
 800b28e:	4699      	movge	r9, r3
 800b290:	f1b9 0f00 	cmp.w	r9, #0
 800b294:	dc33      	bgt.n	800b2fe <_printf_float+0x396>
 800b296:	f04f 0800 	mov.w	r8, #0
 800b29a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b29e:	f104 0b1a 	add.w	fp, r4, #26
 800b2a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2a4:	ebaa 0303 	sub.w	r3, sl, r3
 800b2a8:	eba3 0309 	sub.w	r3, r3, r9
 800b2ac:	4543      	cmp	r3, r8
 800b2ae:	f77f af79 	ble.w	800b1a4 <_printf_float+0x23c>
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	465a      	mov	r2, fp
 800b2b6:	4631      	mov	r1, r6
 800b2b8:	4628      	mov	r0, r5
 800b2ba:	47b8      	blx	r7
 800b2bc:	3001      	adds	r0, #1
 800b2be:	f43f aeae 	beq.w	800b01e <_printf_float+0xb6>
 800b2c2:	f108 0801 	add.w	r8, r8, #1
 800b2c6:	e7ec      	b.n	800b2a2 <_printf_float+0x33a>
 800b2c8:	4642      	mov	r2, r8
 800b2ca:	4631      	mov	r1, r6
 800b2cc:	4628      	mov	r0, r5
 800b2ce:	47b8      	blx	r7
 800b2d0:	3001      	adds	r0, #1
 800b2d2:	d1c2      	bne.n	800b25a <_printf_float+0x2f2>
 800b2d4:	e6a3      	b.n	800b01e <_printf_float+0xb6>
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	4631      	mov	r1, r6
 800b2da:	4628      	mov	r0, r5
 800b2dc:	9206      	str	r2, [sp, #24]
 800b2de:	47b8      	blx	r7
 800b2e0:	3001      	adds	r0, #1
 800b2e2:	f43f ae9c 	beq.w	800b01e <_printf_float+0xb6>
 800b2e6:	9a06      	ldr	r2, [sp, #24]
 800b2e8:	f10b 0b01 	add.w	fp, fp, #1
 800b2ec:	e7bb      	b.n	800b266 <_printf_float+0x2fe>
 800b2ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2f2:	4631      	mov	r1, r6
 800b2f4:	4628      	mov	r0, r5
 800b2f6:	47b8      	blx	r7
 800b2f8:	3001      	adds	r0, #1
 800b2fa:	d1c0      	bne.n	800b27e <_printf_float+0x316>
 800b2fc:	e68f      	b.n	800b01e <_printf_float+0xb6>
 800b2fe:	9a06      	ldr	r2, [sp, #24]
 800b300:	464b      	mov	r3, r9
 800b302:	4442      	add	r2, r8
 800b304:	4631      	mov	r1, r6
 800b306:	4628      	mov	r0, r5
 800b308:	47b8      	blx	r7
 800b30a:	3001      	adds	r0, #1
 800b30c:	d1c3      	bne.n	800b296 <_printf_float+0x32e>
 800b30e:	e686      	b.n	800b01e <_printf_float+0xb6>
 800b310:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b314:	f1ba 0f01 	cmp.w	sl, #1
 800b318:	dc01      	bgt.n	800b31e <_printf_float+0x3b6>
 800b31a:	07db      	lsls	r3, r3, #31
 800b31c:	d536      	bpl.n	800b38c <_printf_float+0x424>
 800b31e:	2301      	movs	r3, #1
 800b320:	4642      	mov	r2, r8
 800b322:	4631      	mov	r1, r6
 800b324:	4628      	mov	r0, r5
 800b326:	47b8      	blx	r7
 800b328:	3001      	adds	r0, #1
 800b32a:	f43f ae78 	beq.w	800b01e <_printf_float+0xb6>
 800b32e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b332:	4631      	mov	r1, r6
 800b334:	4628      	mov	r0, r5
 800b336:	47b8      	blx	r7
 800b338:	3001      	adds	r0, #1
 800b33a:	f43f ae70 	beq.w	800b01e <_printf_float+0xb6>
 800b33e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b342:	2200      	movs	r2, #0
 800b344:	2300      	movs	r3, #0
 800b346:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b34a:	f7f5 fbbd 	bl	8000ac8 <__aeabi_dcmpeq>
 800b34e:	b9c0      	cbnz	r0, 800b382 <_printf_float+0x41a>
 800b350:	4653      	mov	r3, sl
 800b352:	f108 0201 	add.w	r2, r8, #1
 800b356:	4631      	mov	r1, r6
 800b358:	4628      	mov	r0, r5
 800b35a:	47b8      	blx	r7
 800b35c:	3001      	adds	r0, #1
 800b35e:	d10c      	bne.n	800b37a <_printf_float+0x412>
 800b360:	e65d      	b.n	800b01e <_printf_float+0xb6>
 800b362:	2301      	movs	r3, #1
 800b364:	465a      	mov	r2, fp
 800b366:	4631      	mov	r1, r6
 800b368:	4628      	mov	r0, r5
 800b36a:	47b8      	blx	r7
 800b36c:	3001      	adds	r0, #1
 800b36e:	f43f ae56 	beq.w	800b01e <_printf_float+0xb6>
 800b372:	f108 0801 	add.w	r8, r8, #1
 800b376:	45d0      	cmp	r8, sl
 800b378:	dbf3      	blt.n	800b362 <_printf_float+0x3fa>
 800b37a:	464b      	mov	r3, r9
 800b37c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b380:	e6df      	b.n	800b142 <_printf_float+0x1da>
 800b382:	f04f 0800 	mov.w	r8, #0
 800b386:	f104 0b1a 	add.w	fp, r4, #26
 800b38a:	e7f4      	b.n	800b376 <_printf_float+0x40e>
 800b38c:	2301      	movs	r3, #1
 800b38e:	4642      	mov	r2, r8
 800b390:	e7e1      	b.n	800b356 <_printf_float+0x3ee>
 800b392:	2301      	movs	r3, #1
 800b394:	464a      	mov	r2, r9
 800b396:	4631      	mov	r1, r6
 800b398:	4628      	mov	r0, r5
 800b39a:	47b8      	blx	r7
 800b39c:	3001      	adds	r0, #1
 800b39e:	f43f ae3e 	beq.w	800b01e <_printf_float+0xb6>
 800b3a2:	f108 0801 	add.w	r8, r8, #1
 800b3a6:	68e3      	ldr	r3, [r4, #12]
 800b3a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3aa:	1a5b      	subs	r3, r3, r1
 800b3ac:	4543      	cmp	r3, r8
 800b3ae:	dcf0      	bgt.n	800b392 <_printf_float+0x42a>
 800b3b0:	e6fc      	b.n	800b1ac <_printf_float+0x244>
 800b3b2:	f04f 0800 	mov.w	r8, #0
 800b3b6:	f104 0919 	add.w	r9, r4, #25
 800b3ba:	e7f4      	b.n	800b3a6 <_printf_float+0x43e>

0800b3bc <_printf_common>:
 800b3bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c0:	4616      	mov	r6, r2
 800b3c2:	4698      	mov	r8, r3
 800b3c4:	688a      	ldr	r2, [r1, #8]
 800b3c6:	690b      	ldr	r3, [r1, #16]
 800b3c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	bfb8      	it	lt
 800b3d0:	4613      	movlt	r3, r2
 800b3d2:	6033      	str	r3, [r6, #0]
 800b3d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b3d8:	4607      	mov	r7, r0
 800b3da:	460c      	mov	r4, r1
 800b3dc:	b10a      	cbz	r2, 800b3e2 <_printf_common+0x26>
 800b3de:	3301      	adds	r3, #1
 800b3e0:	6033      	str	r3, [r6, #0]
 800b3e2:	6823      	ldr	r3, [r4, #0]
 800b3e4:	0699      	lsls	r1, r3, #26
 800b3e6:	bf42      	ittt	mi
 800b3e8:	6833      	ldrmi	r3, [r6, #0]
 800b3ea:	3302      	addmi	r3, #2
 800b3ec:	6033      	strmi	r3, [r6, #0]
 800b3ee:	6825      	ldr	r5, [r4, #0]
 800b3f0:	f015 0506 	ands.w	r5, r5, #6
 800b3f4:	d106      	bne.n	800b404 <_printf_common+0x48>
 800b3f6:	f104 0a19 	add.w	sl, r4, #25
 800b3fa:	68e3      	ldr	r3, [r4, #12]
 800b3fc:	6832      	ldr	r2, [r6, #0]
 800b3fe:	1a9b      	subs	r3, r3, r2
 800b400:	42ab      	cmp	r3, r5
 800b402:	dc26      	bgt.n	800b452 <_printf_common+0x96>
 800b404:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b408:	6822      	ldr	r2, [r4, #0]
 800b40a:	3b00      	subs	r3, #0
 800b40c:	bf18      	it	ne
 800b40e:	2301      	movne	r3, #1
 800b410:	0692      	lsls	r2, r2, #26
 800b412:	d42b      	bmi.n	800b46c <_printf_common+0xb0>
 800b414:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b418:	4641      	mov	r1, r8
 800b41a:	4638      	mov	r0, r7
 800b41c:	47c8      	blx	r9
 800b41e:	3001      	adds	r0, #1
 800b420:	d01e      	beq.n	800b460 <_printf_common+0xa4>
 800b422:	6823      	ldr	r3, [r4, #0]
 800b424:	6922      	ldr	r2, [r4, #16]
 800b426:	f003 0306 	and.w	r3, r3, #6
 800b42a:	2b04      	cmp	r3, #4
 800b42c:	bf02      	ittt	eq
 800b42e:	68e5      	ldreq	r5, [r4, #12]
 800b430:	6833      	ldreq	r3, [r6, #0]
 800b432:	1aed      	subeq	r5, r5, r3
 800b434:	68a3      	ldr	r3, [r4, #8]
 800b436:	bf0c      	ite	eq
 800b438:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b43c:	2500      	movne	r5, #0
 800b43e:	4293      	cmp	r3, r2
 800b440:	bfc4      	itt	gt
 800b442:	1a9b      	subgt	r3, r3, r2
 800b444:	18ed      	addgt	r5, r5, r3
 800b446:	2600      	movs	r6, #0
 800b448:	341a      	adds	r4, #26
 800b44a:	42b5      	cmp	r5, r6
 800b44c:	d11a      	bne.n	800b484 <_printf_common+0xc8>
 800b44e:	2000      	movs	r0, #0
 800b450:	e008      	b.n	800b464 <_printf_common+0xa8>
 800b452:	2301      	movs	r3, #1
 800b454:	4652      	mov	r2, sl
 800b456:	4641      	mov	r1, r8
 800b458:	4638      	mov	r0, r7
 800b45a:	47c8      	blx	r9
 800b45c:	3001      	adds	r0, #1
 800b45e:	d103      	bne.n	800b468 <_printf_common+0xac>
 800b460:	f04f 30ff 	mov.w	r0, #4294967295
 800b464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b468:	3501      	adds	r5, #1
 800b46a:	e7c6      	b.n	800b3fa <_printf_common+0x3e>
 800b46c:	18e1      	adds	r1, r4, r3
 800b46e:	1c5a      	adds	r2, r3, #1
 800b470:	2030      	movs	r0, #48	@ 0x30
 800b472:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b476:	4422      	add	r2, r4
 800b478:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b47c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b480:	3302      	adds	r3, #2
 800b482:	e7c7      	b.n	800b414 <_printf_common+0x58>
 800b484:	2301      	movs	r3, #1
 800b486:	4622      	mov	r2, r4
 800b488:	4641      	mov	r1, r8
 800b48a:	4638      	mov	r0, r7
 800b48c:	47c8      	blx	r9
 800b48e:	3001      	adds	r0, #1
 800b490:	d0e6      	beq.n	800b460 <_printf_common+0xa4>
 800b492:	3601      	adds	r6, #1
 800b494:	e7d9      	b.n	800b44a <_printf_common+0x8e>
	...

0800b498 <_printf_i>:
 800b498:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b49c:	7e0f      	ldrb	r7, [r1, #24]
 800b49e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4a0:	2f78      	cmp	r7, #120	@ 0x78
 800b4a2:	4691      	mov	r9, r2
 800b4a4:	4680      	mov	r8, r0
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	469a      	mov	sl, r3
 800b4aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b4ae:	d807      	bhi.n	800b4c0 <_printf_i+0x28>
 800b4b0:	2f62      	cmp	r7, #98	@ 0x62
 800b4b2:	d80a      	bhi.n	800b4ca <_printf_i+0x32>
 800b4b4:	2f00      	cmp	r7, #0
 800b4b6:	f000 80d2 	beq.w	800b65e <_printf_i+0x1c6>
 800b4ba:	2f58      	cmp	r7, #88	@ 0x58
 800b4bc:	f000 80b9 	beq.w	800b632 <_printf_i+0x19a>
 800b4c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b4c8:	e03a      	b.n	800b540 <_printf_i+0xa8>
 800b4ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b4ce:	2b15      	cmp	r3, #21
 800b4d0:	d8f6      	bhi.n	800b4c0 <_printf_i+0x28>
 800b4d2:	a101      	add	r1, pc, #4	@ (adr r1, 800b4d8 <_printf_i+0x40>)
 800b4d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4d8:	0800b531 	.word	0x0800b531
 800b4dc:	0800b545 	.word	0x0800b545
 800b4e0:	0800b4c1 	.word	0x0800b4c1
 800b4e4:	0800b4c1 	.word	0x0800b4c1
 800b4e8:	0800b4c1 	.word	0x0800b4c1
 800b4ec:	0800b4c1 	.word	0x0800b4c1
 800b4f0:	0800b545 	.word	0x0800b545
 800b4f4:	0800b4c1 	.word	0x0800b4c1
 800b4f8:	0800b4c1 	.word	0x0800b4c1
 800b4fc:	0800b4c1 	.word	0x0800b4c1
 800b500:	0800b4c1 	.word	0x0800b4c1
 800b504:	0800b645 	.word	0x0800b645
 800b508:	0800b56f 	.word	0x0800b56f
 800b50c:	0800b5ff 	.word	0x0800b5ff
 800b510:	0800b4c1 	.word	0x0800b4c1
 800b514:	0800b4c1 	.word	0x0800b4c1
 800b518:	0800b667 	.word	0x0800b667
 800b51c:	0800b4c1 	.word	0x0800b4c1
 800b520:	0800b56f 	.word	0x0800b56f
 800b524:	0800b4c1 	.word	0x0800b4c1
 800b528:	0800b4c1 	.word	0x0800b4c1
 800b52c:	0800b607 	.word	0x0800b607
 800b530:	6833      	ldr	r3, [r6, #0]
 800b532:	1d1a      	adds	r2, r3, #4
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	6032      	str	r2, [r6, #0]
 800b538:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b53c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b540:	2301      	movs	r3, #1
 800b542:	e09d      	b.n	800b680 <_printf_i+0x1e8>
 800b544:	6833      	ldr	r3, [r6, #0]
 800b546:	6820      	ldr	r0, [r4, #0]
 800b548:	1d19      	adds	r1, r3, #4
 800b54a:	6031      	str	r1, [r6, #0]
 800b54c:	0606      	lsls	r6, r0, #24
 800b54e:	d501      	bpl.n	800b554 <_printf_i+0xbc>
 800b550:	681d      	ldr	r5, [r3, #0]
 800b552:	e003      	b.n	800b55c <_printf_i+0xc4>
 800b554:	0645      	lsls	r5, r0, #25
 800b556:	d5fb      	bpl.n	800b550 <_printf_i+0xb8>
 800b558:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b55c:	2d00      	cmp	r5, #0
 800b55e:	da03      	bge.n	800b568 <_printf_i+0xd0>
 800b560:	232d      	movs	r3, #45	@ 0x2d
 800b562:	426d      	negs	r5, r5
 800b564:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b568:	4859      	ldr	r0, [pc, #356]	@ (800b6d0 <_printf_i+0x238>)
 800b56a:	230a      	movs	r3, #10
 800b56c:	e011      	b.n	800b592 <_printf_i+0xfa>
 800b56e:	6821      	ldr	r1, [r4, #0]
 800b570:	6833      	ldr	r3, [r6, #0]
 800b572:	0608      	lsls	r0, r1, #24
 800b574:	f853 5b04 	ldr.w	r5, [r3], #4
 800b578:	d402      	bmi.n	800b580 <_printf_i+0xe8>
 800b57a:	0649      	lsls	r1, r1, #25
 800b57c:	bf48      	it	mi
 800b57e:	b2ad      	uxthmi	r5, r5
 800b580:	2f6f      	cmp	r7, #111	@ 0x6f
 800b582:	4853      	ldr	r0, [pc, #332]	@ (800b6d0 <_printf_i+0x238>)
 800b584:	6033      	str	r3, [r6, #0]
 800b586:	bf14      	ite	ne
 800b588:	230a      	movne	r3, #10
 800b58a:	2308      	moveq	r3, #8
 800b58c:	2100      	movs	r1, #0
 800b58e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b592:	6866      	ldr	r6, [r4, #4]
 800b594:	60a6      	str	r6, [r4, #8]
 800b596:	2e00      	cmp	r6, #0
 800b598:	bfa2      	ittt	ge
 800b59a:	6821      	ldrge	r1, [r4, #0]
 800b59c:	f021 0104 	bicge.w	r1, r1, #4
 800b5a0:	6021      	strge	r1, [r4, #0]
 800b5a2:	b90d      	cbnz	r5, 800b5a8 <_printf_i+0x110>
 800b5a4:	2e00      	cmp	r6, #0
 800b5a6:	d04b      	beq.n	800b640 <_printf_i+0x1a8>
 800b5a8:	4616      	mov	r6, r2
 800b5aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5ae:	fb03 5711 	mls	r7, r3, r1, r5
 800b5b2:	5dc7      	ldrb	r7, [r0, r7]
 800b5b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b5b8:	462f      	mov	r7, r5
 800b5ba:	42bb      	cmp	r3, r7
 800b5bc:	460d      	mov	r5, r1
 800b5be:	d9f4      	bls.n	800b5aa <_printf_i+0x112>
 800b5c0:	2b08      	cmp	r3, #8
 800b5c2:	d10b      	bne.n	800b5dc <_printf_i+0x144>
 800b5c4:	6823      	ldr	r3, [r4, #0]
 800b5c6:	07df      	lsls	r7, r3, #31
 800b5c8:	d508      	bpl.n	800b5dc <_printf_i+0x144>
 800b5ca:	6923      	ldr	r3, [r4, #16]
 800b5cc:	6861      	ldr	r1, [r4, #4]
 800b5ce:	4299      	cmp	r1, r3
 800b5d0:	bfde      	ittt	le
 800b5d2:	2330      	movle	r3, #48	@ 0x30
 800b5d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b5d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b5dc:	1b92      	subs	r2, r2, r6
 800b5de:	6122      	str	r2, [r4, #16]
 800b5e0:	f8cd a000 	str.w	sl, [sp]
 800b5e4:	464b      	mov	r3, r9
 800b5e6:	aa03      	add	r2, sp, #12
 800b5e8:	4621      	mov	r1, r4
 800b5ea:	4640      	mov	r0, r8
 800b5ec:	f7ff fee6 	bl	800b3bc <_printf_common>
 800b5f0:	3001      	adds	r0, #1
 800b5f2:	d14a      	bne.n	800b68a <_printf_i+0x1f2>
 800b5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f8:	b004      	add	sp, #16
 800b5fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5fe:	6823      	ldr	r3, [r4, #0]
 800b600:	f043 0320 	orr.w	r3, r3, #32
 800b604:	6023      	str	r3, [r4, #0]
 800b606:	4833      	ldr	r0, [pc, #204]	@ (800b6d4 <_printf_i+0x23c>)
 800b608:	2778      	movs	r7, #120	@ 0x78
 800b60a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b60e:	6823      	ldr	r3, [r4, #0]
 800b610:	6831      	ldr	r1, [r6, #0]
 800b612:	061f      	lsls	r7, r3, #24
 800b614:	f851 5b04 	ldr.w	r5, [r1], #4
 800b618:	d402      	bmi.n	800b620 <_printf_i+0x188>
 800b61a:	065f      	lsls	r7, r3, #25
 800b61c:	bf48      	it	mi
 800b61e:	b2ad      	uxthmi	r5, r5
 800b620:	6031      	str	r1, [r6, #0]
 800b622:	07d9      	lsls	r1, r3, #31
 800b624:	bf44      	itt	mi
 800b626:	f043 0320 	orrmi.w	r3, r3, #32
 800b62a:	6023      	strmi	r3, [r4, #0]
 800b62c:	b11d      	cbz	r5, 800b636 <_printf_i+0x19e>
 800b62e:	2310      	movs	r3, #16
 800b630:	e7ac      	b.n	800b58c <_printf_i+0xf4>
 800b632:	4827      	ldr	r0, [pc, #156]	@ (800b6d0 <_printf_i+0x238>)
 800b634:	e7e9      	b.n	800b60a <_printf_i+0x172>
 800b636:	6823      	ldr	r3, [r4, #0]
 800b638:	f023 0320 	bic.w	r3, r3, #32
 800b63c:	6023      	str	r3, [r4, #0]
 800b63e:	e7f6      	b.n	800b62e <_printf_i+0x196>
 800b640:	4616      	mov	r6, r2
 800b642:	e7bd      	b.n	800b5c0 <_printf_i+0x128>
 800b644:	6833      	ldr	r3, [r6, #0]
 800b646:	6825      	ldr	r5, [r4, #0]
 800b648:	6961      	ldr	r1, [r4, #20]
 800b64a:	1d18      	adds	r0, r3, #4
 800b64c:	6030      	str	r0, [r6, #0]
 800b64e:	062e      	lsls	r6, r5, #24
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	d501      	bpl.n	800b658 <_printf_i+0x1c0>
 800b654:	6019      	str	r1, [r3, #0]
 800b656:	e002      	b.n	800b65e <_printf_i+0x1c6>
 800b658:	0668      	lsls	r0, r5, #25
 800b65a:	d5fb      	bpl.n	800b654 <_printf_i+0x1bc>
 800b65c:	8019      	strh	r1, [r3, #0]
 800b65e:	2300      	movs	r3, #0
 800b660:	6123      	str	r3, [r4, #16]
 800b662:	4616      	mov	r6, r2
 800b664:	e7bc      	b.n	800b5e0 <_printf_i+0x148>
 800b666:	6833      	ldr	r3, [r6, #0]
 800b668:	1d1a      	adds	r2, r3, #4
 800b66a:	6032      	str	r2, [r6, #0]
 800b66c:	681e      	ldr	r6, [r3, #0]
 800b66e:	6862      	ldr	r2, [r4, #4]
 800b670:	2100      	movs	r1, #0
 800b672:	4630      	mov	r0, r6
 800b674:	f7f4 fdac 	bl	80001d0 <memchr>
 800b678:	b108      	cbz	r0, 800b67e <_printf_i+0x1e6>
 800b67a:	1b80      	subs	r0, r0, r6
 800b67c:	6060      	str	r0, [r4, #4]
 800b67e:	6863      	ldr	r3, [r4, #4]
 800b680:	6123      	str	r3, [r4, #16]
 800b682:	2300      	movs	r3, #0
 800b684:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b688:	e7aa      	b.n	800b5e0 <_printf_i+0x148>
 800b68a:	6923      	ldr	r3, [r4, #16]
 800b68c:	4632      	mov	r2, r6
 800b68e:	4649      	mov	r1, r9
 800b690:	4640      	mov	r0, r8
 800b692:	47d0      	blx	sl
 800b694:	3001      	adds	r0, #1
 800b696:	d0ad      	beq.n	800b5f4 <_printf_i+0x15c>
 800b698:	6823      	ldr	r3, [r4, #0]
 800b69a:	079b      	lsls	r3, r3, #30
 800b69c:	d413      	bmi.n	800b6c6 <_printf_i+0x22e>
 800b69e:	68e0      	ldr	r0, [r4, #12]
 800b6a0:	9b03      	ldr	r3, [sp, #12]
 800b6a2:	4298      	cmp	r0, r3
 800b6a4:	bfb8      	it	lt
 800b6a6:	4618      	movlt	r0, r3
 800b6a8:	e7a6      	b.n	800b5f8 <_printf_i+0x160>
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	4632      	mov	r2, r6
 800b6ae:	4649      	mov	r1, r9
 800b6b0:	4640      	mov	r0, r8
 800b6b2:	47d0      	blx	sl
 800b6b4:	3001      	adds	r0, #1
 800b6b6:	d09d      	beq.n	800b5f4 <_printf_i+0x15c>
 800b6b8:	3501      	adds	r5, #1
 800b6ba:	68e3      	ldr	r3, [r4, #12]
 800b6bc:	9903      	ldr	r1, [sp, #12]
 800b6be:	1a5b      	subs	r3, r3, r1
 800b6c0:	42ab      	cmp	r3, r5
 800b6c2:	dcf2      	bgt.n	800b6aa <_printf_i+0x212>
 800b6c4:	e7eb      	b.n	800b69e <_printf_i+0x206>
 800b6c6:	2500      	movs	r5, #0
 800b6c8:	f104 0619 	add.w	r6, r4, #25
 800b6cc:	e7f5      	b.n	800b6ba <_printf_i+0x222>
 800b6ce:	bf00      	nop
 800b6d0:	0800dfa6 	.word	0x0800dfa6
 800b6d4:	0800dfb7 	.word	0x0800dfb7

0800b6d8 <std>:
 800b6d8:	2300      	movs	r3, #0
 800b6da:	b510      	push	{r4, lr}
 800b6dc:	4604      	mov	r4, r0
 800b6de:	e9c0 3300 	strd	r3, r3, [r0]
 800b6e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b6e6:	6083      	str	r3, [r0, #8]
 800b6e8:	8181      	strh	r1, [r0, #12]
 800b6ea:	6643      	str	r3, [r0, #100]	@ 0x64
 800b6ec:	81c2      	strh	r2, [r0, #14]
 800b6ee:	6183      	str	r3, [r0, #24]
 800b6f0:	4619      	mov	r1, r3
 800b6f2:	2208      	movs	r2, #8
 800b6f4:	305c      	adds	r0, #92	@ 0x5c
 800b6f6:	f000 f914 	bl	800b922 <memset>
 800b6fa:	4b0d      	ldr	r3, [pc, #52]	@ (800b730 <std+0x58>)
 800b6fc:	6263      	str	r3, [r4, #36]	@ 0x24
 800b6fe:	4b0d      	ldr	r3, [pc, #52]	@ (800b734 <std+0x5c>)
 800b700:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b702:	4b0d      	ldr	r3, [pc, #52]	@ (800b738 <std+0x60>)
 800b704:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b706:	4b0d      	ldr	r3, [pc, #52]	@ (800b73c <std+0x64>)
 800b708:	6323      	str	r3, [r4, #48]	@ 0x30
 800b70a:	4b0d      	ldr	r3, [pc, #52]	@ (800b740 <std+0x68>)
 800b70c:	6224      	str	r4, [r4, #32]
 800b70e:	429c      	cmp	r4, r3
 800b710:	d006      	beq.n	800b720 <std+0x48>
 800b712:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b716:	4294      	cmp	r4, r2
 800b718:	d002      	beq.n	800b720 <std+0x48>
 800b71a:	33d0      	adds	r3, #208	@ 0xd0
 800b71c:	429c      	cmp	r4, r3
 800b71e:	d105      	bne.n	800b72c <std+0x54>
 800b720:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b728:	f000 b972 	b.w	800ba10 <__retarget_lock_init_recursive>
 800b72c:	bd10      	pop	{r4, pc}
 800b72e:	bf00      	nop
 800b730:	0800b89d 	.word	0x0800b89d
 800b734:	0800b8bf 	.word	0x0800b8bf
 800b738:	0800b8f7 	.word	0x0800b8f7
 800b73c:	0800b91b 	.word	0x0800b91b
 800b740:	20007138 	.word	0x20007138

0800b744 <stdio_exit_handler>:
 800b744:	4a02      	ldr	r2, [pc, #8]	@ (800b750 <stdio_exit_handler+0xc>)
 800b746:	4903      	ldr	r1, [pc, #12]	@ (800b754 <stdio_exit_handler+0x10>)
 800b748:	4803      	ldr	r0, [pc, #12]	@ (800b758 <stdio_exit_handler+0x14>)
 800b74a:	f000 b869 	b.w	800b820 <_fwalk_sglue>
 800b74e:	bf00      	nop
 800b750:	20000010 	.word	0x20000010
 800b754:	0800d38d 	.word	0x0800d38d
 800b758:	20000020 	.word	0x20000020

0800b75c <cleanup_stdio>:
 800b75c:	6841      	ldr	r1, [r0, #4]
 800b75e:	4b0c      	ldr	r3, [pc, #48]	@ (800b790 <cleanup_stdio+0x34>)
 800b760:	4299      	cmp	r1, r3
 800b762:	b510      	push	{r4, lr}
 800b764:	4604      	mov	r4, r0
 800b766:	d001      	beq.n	800b76c <cleanup_stdio+0x10>
 800b768:	f001 fe10 	bl	800d38c <_fflush_r>
 800b76c:	68a1      	ldr	r1, [r4, #8]
 800b76e:	4b09      	ldr	r3, [pc, #36]	@ (800b794 <cleanup_stdio+0x38>)
 800b770:	4299      	cmp	r1, r3
 800b772:	d002      	beq.n	800b77a <cleanup_stdio+0x1e>
 800b774:	4620      	mov	r0, r4
 800b776:	f001 fe09 	bl	800d38c <_fflush_r>
 800b77a:	68e1      	ldr	r1, [r4, #12]
 800b77c:	4b06      	ldr	r3, [pc, #24]	@ (800b798 <cleanup_stdio+0x3c>)
 800b77e:	4299      	cmp	r1, r3
 800b780:	d004      	beq.n	800b78c <cleanup_stdio+0x30>
 800b782:	4620      	mov	r0, r4
 800b784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b788:	f001 be00 	b.w	800d38c <_fflush_r>
 800b78c:	bd10      	pop	{r4, pc}
 800b78e:	bf00      	nop
 800b790:	20007138 	.word	0x20007138
 800b794:	200071a0 	.word	0x200071a0
 800b798:	20007208 	.word	0x20007208

0800b79c <global_stdio_init.part.0>:
 800b79c:	b510      	push	{r4, lr}
 800b79e:	4b0b      	ldr	r3, [pc, #44]	@ (800b7cc <global_stdio_init.part.0+0x30>)
 800b7a0:	4c0b      	ldr	r4, [pc, #44]	@ (800b7d0 <global_stdio_init.part.0+0x34>)
 800b7a2:	4a0c      	ldr	r2, [pc, #48]	@ (800b7d4 <global_stdio_init.part.0+0x38>)
 800b7a4:	601a      	str	r2, [r3, #0]
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	2104      	movs	r1, #4
 800b7ac:	f7ff ff94 	bl	800b6d8 <std>
 800b7b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b7b4:	2201      	movs	r2, #1
 800b7b6:	2109      	movs	r1, #9
 800b7b8:	f7ff ff8e 	bl	800b6d8 <std>
 800b7bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b7c0:	2202      	movs	r2, #2
 800b7c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7c6:	2112      	movs	r1, #18
 800b7c8:	f7ff bf86 	b.w	800b6d8 <std>
 800b7cc:	20007270 	.word	0x20007270
 800b7d0:	20007138 	.word	0x20007138
 800b7d4:	0800b745 	.word	0x0800b745

0800b7d8 <__sfp_lock_acquire>:
 800b7d8:	4801      	ldr	r0, [pc, #4]	@ (800b7e0 <__sfp_lock_acquire+0x8>)
 800b7da:	f000 b91a 	b.w	800ba12 <__retarget_lock_acquire_recursive>
 800b7de:	bf00      	nop
 800b7e0:	20007279 	.word	0x20007279

0800b7e4 <__sfp_lock_release>:
 800b7e4:	4801      	ldr	r0, [pc, #4]	@ (800b7ec <__sfp_lock_release+0x8>)
 800b7e6:	f000 b915 	b.w	800ba14 <__retarget_lock_release_recursive>
 800b7ea:	bf00      	nop
 800b7ec:	20007279 	.word	0x20007279

0800b7f0 <__sinit>:
 800b7f0:	b510      	push	{r4, lr}
 800b7f2:	4604      	mov	r4, r0
 800b7f4:	f7ff fff0 	bl	800b7d8 <__sfp_lock_acquire>
 800b7f8:	6a23      	ldr	r3, [r4, #32]
 800b7fa:	b11b      	cbz	r3, 800b804 <__sinit+0x14>
 800b7fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b800:	f7ff bff0 	b.w	800b7e4 <__sfp_lock_release>
 800b804:	4b04      	ldr	r3, [pc, #16]	@ (800b818 <__sinit+0x28>)
 800b806:	6223      	str	r3, [r4, #32]
 800b808:	4b04      	ldr	r3, [pc, #16]	@ (800b81c <__sinit+0x2c>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d1f5      	bne.n	800b7fc <__sinit+0xc>
 800b810:	f7ff ffc4 	bl	800b79c <global_stdio_init.part.0>
 800b814:	e7f2      	b.n	800b7fc <__sinit+0xc>
 800b816:	bf00      	nop
 800b818:	0800b75d 	.word	0x0800b75d
 800b81c:	20007270 	.word	0x20007270

0800b820 <_fwalk_sglue>:
 800b820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b824:	4607      	mov	r7, r0
 800b826:	4688      	mov	r8, r1
 800b828:	4614      	mov	r4, r2
 800b82a:	2600      	movs	r6, #0
 800b82c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b830:	f1b9 0901 	subs.w	r9, r9, #1
 800b834:	d505      	bpl.n	800b842 <_fwalk_sglue+0x22>
 800b836:	6824      	ldr	r4, [r4, #0]
 800b838:	2c00      	cmp	r4, #0
 800b83a:	d1f7      	bne.n	800b82c <_fwalk_sglue+0xc>
 800b83c:	4630      	mov	r0, r6
 800b83e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b842:	89ab      	ldrh	r3, [r5, #12]
 800b844:	2b01      	cmp	r3, #1
 800b846:	d907      	bls.n	800b858 <_fwalk_sglue+0x38>
 800b848:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b84c:	3301      	adds	r3, #1
 800b84e:	d003      	beq.n	800b858 <_fwalk_sglue+0x38>
 800b850:	4629      	mov	r1, r5
 800b852:	4638      	mov	r0, r7
 800b854:	47c0      	blx	r8
 800b856:	4306      	orrs	r6, r0
 800b858:	3568      	adds	r5, #104	@ 0x68
 800b85a:	e7e9      	b.n	800b830 <_fwalk_sglue+0x10>

0800b85c <siprintf>:
 800b85c:	b40e      	push	{r1, r2, r3}
 800b85e:	b500      	push	{lr}
 800b860:	b09c      	sub	sp, #112	@ 0x70
 800b862:	ab1d      	add	r3, sp, #116	@ 0x74
 800b864:	9002      	str	r0, [sp, #8]
 800b866:	9006      	str	r0, [sp, #24]
 800b868:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b86c:	4809      	ldr	r0, [pc, #36]	@ (800b894 <siprintf+0x38>)
 800b86e:	9107      	str	r1, [sp, #28]
 800b870:	9104      	str	r1, [sp, #16]
 800b872:	4909      	ldr	r1, [pc, #36]	@ (800b898 <siprintf+0x3c>)
 800b874:	f853 2b04 	ldr.w	r2, [r3], #4
 800b878:	9105      	str	r1, [sp, #20]
 800b87a:	6800      	ldr	r0, [r0, #0]
 800b87c:	9301      	str	r3, [sp, #4]
 800b87e:	a902      	add	r1, sp, #8
 800b880:	f001 fc04 	bl	800d08c <_svfiprintf_r>
 800b884:	9b02      	ldr	r3, [sp, #8]
 800b886:	2200      	movs	r2, #0
 800b888:	701a      	strb	r2, [r3, #0]
 800b88a:	b01c      	add	sp, #112	@ 0x70
 800b88c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b890:	b003      	add	sp, #12
 800b892:	4770      	bx	lr
 800b894:	2000001c 	.word	0x2000001c
 800b898:	ffff0208 	.word	0xffff0208

0800b89c <__sread>:
 800b89c:	b510      	push	{r4, lr}
 800b89e:	460c      	mov	r4, r1
 800b8a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8a4:	f000 f86c 	bl	800b980 <_read_r>
 800b8a8:	2800      	cmp	r0, #0
 800b8aa:	bfab      	itete	ge
 800b8ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b8ae:	89a3      	ldrhlt	r3, [r4, #12]
 800b8b0:	181b      	addge	r3, r3, r0
 800b8b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b8b6:	bfac      	ite	ge
 800b8b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b8ba:	81a3      	strhlt	r3, [r4, #12]
 800b8bc:	bd10      	pop	{r4, pc}

0800b8be <__swrite>:
 800b8be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8c2:	461f      	mov	r7, r3
 800b8c4:	898b      	ldrh	r3, [r1, #12]
 800b8c6:	05db      	lsls	r3, r3, #23
 800b8c8:	4605      	mov	r5, r0
 800b8ca:	460c      	mov	r4, r1
 800b8cc:	4616      	mov	r6, r2
 800b8ce:	d505      	bpl.n	800b8dc <__swrite+0x1e>
 800b8d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8d4:	2302      	movs	r3, #2
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	f000 f840 	bl	800b95c <_lseek_r>
 800b8dc:	89a3      	ldrh	r3, [r4, #12]
 800b8de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b8e6:	81a3      	strh	r3, [r4, #12]
 800b8e8:	4632      	mov	r2, r6
 800b8ea:	463b      	mov	r3, r7
 800b8ec:	4628      	mov	r0, r5
 800b8ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8f2:	f000 b857 	b.w	800b9a4 <_write_r>

0800b8f6 <__sseek>:
 800b8f6:	b510      	push	{r4, lr}
 800b8f8:	460c      	mov	r4, r1
 800b8fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8fe:	f000 f82d 	bl	800b95c <_lseek_r>
 800b902:	1c43      	adds	r3, r0, #1
 800b904:	89a3      	ldrh	r3, [r4, #12]
 800b906:	bf15      	itete	ne
 800b908:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b90a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b90e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b912:	81a3      	strheq	r3, [r4, #12]
 800b914:	bf18      	it	ne
 800b916:	81a3      	strhne	r3, [r4, #12]
 800b918:	bd10      	pop	{r4, pc}

0800b91a <__sclose>:
 800b91a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b91e:	f000 b80d 	b.w	800b93c <_close_r>

0800b922 <memset>:
 800b922:	4402      	add	r2, r0
 800b924:	4603      	mov	r3, r0
 800b926:	4293      	cmp	r3, r2
 800b928:	d100      	bne.n	800b92c <memset+0xa>
 800b92a:	4770      	bx	lr
 800b92c:	f803 1b01 	strb.w	r1, [r3], #1
 800b930:	e7f9      	b.n	800b926 <memset+0x4>
	...

0800b934 <_localeconv_r>:
 800b934:	4800      	ldr	r0, [pc, #0]	@ (800b938 <_localeconv_r+0x4>)
 800b936:	4770      	bx	lr
 800b938:	2000015c 	.word	0x2000015c

0800b93c <_close_r>:
 800b93c:	b538      	push	{r3, r4, r5, lr}
 800b93e:	4d06      	ldr	r5, [pc, #24]	@ (800b958 <_close_r+0x1c>)
 800b940:	2300      	movs	r3, #0
 800b942:	4604      	mov	r4, r0
 800b944:	4608      	mov	r0, r1
 800b946:	602b      	str	r3, [r5, #0]
 800b948:	f002 fa56 	bl	800ddf8 <_close>
 800b94c:	1c43      	adds	r3, r0, #1
 800b94e:	d102      	bne.n	800b956 <_close_r+0x1a>
 800b950:	682b      	ldr	r3, [r5, #0]
 800b952:	b103      	cbz	r3, 800b956 <_close_r+0x1a>
 800b954:	6023      	str	r3, [r4, #0]
 800b956:	bd38      	pop	{r3, r4, r5, pc}
 800b958:	20007274 	.word	0x20007274

0800b95c <_lseek_r>:
 800b95c:	b538      	push	{r3, r4, r5, lr}
 800b95e:	4d07      	ldr	r5, [pc, #28]	@ (800b97c <_lseek_r+0x20>)
 800b960:	4604      	mov	r4, r0
 800b962:	4608      	mov	r0, r1
 800b964:	4611      	mov	r1, r2
 800b966:	2200      	movs	r2, #0
 800b968:	602a      	str	r2, [r5, #0]
 800b96a:	461a      	mov	r2, r3
 800b96c:	f002 fa6c 	bl	800de48 <_lseek>
 800b970:	1c43      	adds	r3, r0, #1
 800b972:	d102      	bne.n	800b97a <_lseek_r+0x1e>
 800b974:	682b      	ldr	r3, [r5, #0]
 800b976:	b103      	cbz	r3, 800b97a <_lseek_r+0x1e>
 800b978:	6023      	str	r3, [r4, #0]
 800b97a:	bd38      	pop	{r3, r4, r5, pc}
 800b97c:	20007274 	.word	0x20007274

0800b980 <_read_r>:
 800b980:	b538      	push	{r3, r4, r5, lr}
 800b982:	4d07      	ldr	r5, [pc, #28]	@ (800b9a0 <_read_r+0x20>)
 800b984:	4604      	mov	r4, r0
 800b986:	4608      	mov	r0, r1
 800b988:	4611      	mov	r1, r2
 800b98a:	2200      	movs	r2, #0
 800b98c:	602a      	str	r2, [r5, #0]
 800b98e:	461a      	mov	r2, r3
 800b990:	f002 fa62 	bl	800de58 <_read>
 800b994:	1c43      	adds	r3, r0, #1
 800b996:	d102      	bne.n	800b99e <_read_r+0x1e>
 800b998:	682b      	ldr	r3, [r5, #0]
 800b99a:	b103      	cbz	r3, 800b99e <_read_r+0x1e>
 800b99c:	6023      	str	r3, [r4, #0]
 800b99e:	bd38      	pop	{r3, r4, r5, pc}
 800b9a0:	20007274 	.word	0x20007274

0800b9a4 <_write_r>:
 800b9a4:	b538      	push	{r3, r4, r5, lr}
 800b9a6:	4d07      	ldr	r5, [pc, #28]	@ (800b9c4 <_write_r+0x20>)
 800b9a8:	4604      	mov	r4, r0
 800b9aa:	4608      	mov	r0, r1
 800b9ac:	4611      	mov	r1, r2
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	602a      	str	r2, [r5, #0]
 800b9b2:	461a      	mov	r2, r3
 800b9b4:	f002 fa66 	bl	800de84 <_write>
 800b9b8:	1c43      	adds	r3, r0, #1
 800b9ba:	d102      	bne.n	800b9c2 <_write_r+0x1e>
 800b9bc:	682b      	ldr	r3, [r5, #0]
 800b9be:	b103      	cbz	r3, 800b9c2 <_write_r+0x1e>
 800b9c0:	6023      	str	r3, [r4, #0]
 800b9c2:	bd38      	pop	{r3, r4, r5, pc}
 800b9c4:	20007274 	.word	0x20007274

0800b9c8 <__libc_init_array>:
 800b9c8:	b570      	push	{r4, r5, r6, lr}
 800b9ca:	4d0d      	ldr	r5, [pc, #52]	@ (800ba00 <__libc_init_array+0x38>)
 800b9cc:	4c0d      	ldr	r4, [pc, #52]	@ (800ba04 <__libc_init_array+0x3c>)
 800b9ce:	1b64      	subs	r4, r4, r5
 800b9d0:	10a4      	asrs	r4, r4, #2
 800b9d2:	2600      	movs	r6, #0
 800b9d4:	42a6      	cmp	r6, r4
 800b9d6:	d109      	bne.n	800b9ec <__libc_init_array+0x24>
 800b9d8:	4d0b      	ldr	r5, [pc, #44]	@ (800ba08 <__libc_init_array+0x40>)
 800b9da:	4c0c      	ldr	r4, [pc, #48]	@ (800ba0c <__libc_init_array+0x44>)
 800b9dc:	f002 fa5c 	bl	800de98 <_init>
 800b9e0:	1b64      	subs	r4, r4, r5
 800b9e2:	10a4      	asrs	r4, r4, #2
 800b9e4:	2600      	movs	r6, #0
 800b9e6:	42a6      	cmp	r6, r4
 800b9e8:	d105      	bne.n	800b9f6 <__libc_init_array+0x2e>
 800b9ea:	bd70      	pop	{r4, r5, r6, pc}
 800b9ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9f0:	4798      	blx	r3
 800b9f2:	3601      	adds	r6, #1
 800b9f4:	e7ee      	b.n	800b9d4 <__libc_init_array+0xc>
 800b9f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9fa:	4798      	blx	r3
 800b9fc:	3601      	adds	r6, #1
 800b9fe:	e7f2      	b.n	800b9e6 <__libc_init_array+0x1e>
 800ba00:	0800e348 	.word	0x0800e348
 800ba04:	0800e348 	.word	0x0800e348
 800ba08:	0800e348 	.word	0x0800e348
 800ba0c:	0800e34c 	.word	0x0800e34c

0800ba10 <__retarget_lock_init_recursive>:
 800ba10:	4770      	bx	lr

0800ba12 <__retarget_lock_acquire_recursive>:
 800ba12:	4770      	bx	lr

0800ba14 <__retarget_lock_release_recursive>:
 800ba14:	4770      	bx	lr

0800ba16 <memcpy>:
 800ba16:	440a      	add	r2, r1
 800ba18:	4291      	cmp	r1, r2
 800ba1a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba1e:	d100      	bne.n	800ba22 <memcpy+0xc>
 800ba20:	4770      	bx	lr
 800ba22:	b510      	push	{r4, lr}
 800ba24:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba28:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba2c:	4291      	cmp	r1, r2
 800ba2e:	d1f9      	bne.n	800ba24 <memcpy+0xe>
 800ba30:	bd10      	pop	{r4, pc}

0800ba32 <quorem>:
 800ba32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba36:	6903      	ldr	r3, [r0, #16]
 800ba38:	690c      	ldr	r4, [r1, #16]
 800ba3a:	42a3      	cmp	r3, r4
 800ba3c:	4607      	mov	r7, r0
 800ba3e:	db7e      	blt.n	800bb3e <quorem+0x10c>
 800ba40:	3c01      	subs	r4, #1
 800ba42:	f101 0814 	add.w	r8, r1, #20
 800ba46:	00a3      	lsls	r3, r4, #2
 800ba48:	f100 0514 	add.w	r5, r0, #20
 800ba4c:	9300      	str	r3, [sp, #0]
 800ba4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba52:	9301      	str	r3, [sp, #4]
 800ba54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ba58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	429a      	cmp	r2, r3
 800ba60:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ba64:	fbb2 f6f3 	udiv	r6, r2, r3
 800ba68:	d32e      	bcc.n	800bac8 <quorem+0x96>
 800ba6a:	f04f 0a00 	mov.w	sl, #0
 800ba6e:	46c4      	mov	ip, r8
 800ba70:	46ae      	mov	lr, r5
 800ba72:	46d3      	mov	fp, sl
 800ba74:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ba78:	b298      	uxth	r0, r3
 800ba7a:	fb06 a000 	mla	r0, r6, r0, sl
 800ba7e:	0c02      	lsrs	r2, r0, #16
 800ba80:	0c1b      	lsrs	r3, r3, #16
 800ba82:	fb06 2303 	mla	r3, r6, r3, r2
 800ba86:	f8de 2000 	ldr.w	r2, [lr]
 800ba8a:	b280      	uxth	r0, r0
 800ba8c:	b292      	uxth	r2, r2
 800ba8e:	1a12      	subs	r2, r2, r0
 800ba90:	445a      	add	r2, fp
 800ba92:	f8de 0000 	ldr.w	r0, [lr]
 800ba96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba9a:	b29b      	uxth	r3, r3
 800ba9c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800baa0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800baa4:	b292      	uxth	r2, r2
 800baa6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800baaa:	45e1      	cmp	r9, ip
 800baac:	f84e 2b04 	str.w	r2, [lr], #4
 800bab0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bab4:	d2de      	bcs.n	800ba74 <quorem+0x42>
 800bab6:	9b00      	ldr	r3, [sp, #0]
 800bab8:	58eb      	ldr	r3, [r5, r3]
 800baba:	b92b      	cbnz	r3, 800bac8 <quorem+0x96>
 800babc:	9b01      	ldr	r3, [sp, #4]
 800babe:	3b04      	subs	r3, #4
 800bac0:	429d      	cmp	r5, r3
 800bac2:	461a      	mov	r2, r3
 800bac4:	d32f      	bcc.n	800bb26 <quorem+0xf4>
 800bac6:	613c      	str	r4, [r7, #16]
 800bac8:	4638      	mov	r0, r7
 800baca:	f001 f97b 	bl	800cdc4 <__mcmp>
 800bace:	2800      	cmp	r0, #0
 800bad0:	db25      	blt.n	800bb1e <quorem+0xec>
 800bad2:	4629      	mov	r1, r5
 800bad4:	2000      	movs	r0, #0
 800bad6:	f858 2b04 	ldr.w	r2, [r8], #4
 800bada:	f8d1 c000 	ldr.w	ip, [r1]
 800bade:	fa1f fe82 	uxth.w	lr, r2
 800bae2:	fa1f f38c 	uxth.w	r3, ip
 800bae6:	eba3 030e 	sub.w	r3, r3, lr
 800baea:	4403      	add	r3, r0
 800baec:	0c12      	lsrs	r2, r2, #16
 800baee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800baf2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800baf6:	b29b      	uxth	r3, r3
 800baf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bafc:	45c1      	cmp	r9, r8
 800bafe:	f841 3b04 	str.w	r3, [r1], #4
 800bb02:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bb06:	d2e6      	bcs.n	800bad6 <quorem+0xa4>
 800bb08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb10:	b922      	cbnz	r2, 800bb1c <quorem+0xea>
 800bb12:	3b04      	subs	r3, #4
 800bb14:	429d      	cmp	r5, r3
 800bb16:	461a      	mov	r2, r3
 800bb18:	d30b      	bcc.n	800bb32 <quorem+0x100>
 800bb1a:	613c      	str	r4, [r7, #16]
 800bb1c:	3601      	adds	r6, #1
 800bb1e:	4630      	mov	r0, r6
 800bb20:	b003      	add	sp, #12
 800bb22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb26:	6812      	ldr	r2, [r2, #0]
 800bb28:	3b04      	subs	r3, #4
 800bb2a:	2a00      	cmp	r2, #0
 800bb2c:	d1cb      	bne.n	800bac6 <quorem+0x94>
 800bb2e:	3c01      	subs	r4, #1
 800bb30:	e7c6      	b.n	800bac0 <quorem+0x8e>
 800bb32:	6812      	ldr	r2, [r2, #0]
 800bb34:	3b04      	subs	r3, #4
 800bb36:	2a00      	cmp	r2, #0
 800bb38:	d1ef      	bne.n	800bb1a <quorem+0xe8>
 800bb3a:	3c01      	subs	r4, #1
 800bb3c:	e7ea      	b.n	800bb14 <quorem+0xe2>
 800bb3e:	2000      	movs	r0, #0
 800bb40:	e7ee      	b.n	800bb20 <quorem+0xee>
 800bb42:	0000      	movs	r0, r0
 800bb44:	0000      	movs	r0, r0
	...

0800bb48 <_dtoa_r>:
 800bb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb4c:	69c7      	ldr	r7, [r0, #28]
 800bb4e:	b099      	sub	sp, #100	@ 0x64
 800bb50:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bb54:	ec55 4b10 	vmov	r4, r5, d0
 800bb58:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800bb5a:	9109      	str	r1, [sp, #36]	@ 0x24
 800bb5c:	4683      	mov	fp, r0
 800bb5e:	920e      	str	r2, [sp, #56]	@ 0x38
 800bb60:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bb62:	b97f      	cbnz	r7, 800bb84 <_dtoa_r+0x3c>
 800bb64:	2010      	movs	r0, #16
 800bb66:	f000 fdfd 	bl	800c764 <malloc>
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	f8cb 001c 	str.w	r0, [fp, #28]
 800bb70:	b920      	cbnz	r0, 800bb7c <_dtoa_r+0x34>
 800bb72:	4ba7      	ldr	r3, [pc, #668]	@ (800be10 <_dtoa_r+0x2c8>)
 800bb74:	21ef      	movs	r1, #239	@ 0xef
 800bb76:	48a7      	ldr	r0, [pc, #668]	@ (800be14 <_dtoa_r+0x2cc>)
 800bb78:	f001 fc5a 	bl	800d430 <__assert_func>
 800bb7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bb80:	6007      	str	r7, [r0, #0]
 800bb82:	60c7      	str	r7, [r0, #12]
 800bb84:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bb88:	6819      	ldr	r1, [r3, #0]
 800bb8a:	b159      	cbz	r1, 800bba4 <_dtoa_r+0x5c>
 800bb8c:	685a      	ldr	r2, [r3, #4]
 800bb8e:	604a      	str	r2, [r1, #4]
 800bb90:	2301      	movs	r3, #1
 800bb92:	4093      	lsls	r3, r2
 800bb94:	608b      	str	r3, [r1, #8]
 800bb96:	4658      	mov	r0, fp
 800bb98:	f000 feda 	bl	800c950 <_Bfree>
 800bb9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bba0:	2200      	movs	r2, #0
 800bba2:	601a      	str	r2, [r3, #0]
 800bba4:	1e2b      	subs	r3, r5, #0
 800bba6:	bfb9      	ittee	lt
 800bba8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bbac:	9303      	strlt	r3, [sp, #12]
 800bbae:	2300      	movge	r3, #0
 800bbb0:	6033      	strge	r3, [r6, #0]
 800bbb2:	9f03      	ldr	r7, [sp, #12]
 800bbb4:	4b98      	ldr	r3, [pc, #608]	@ (800be18 <_dtoa_r+0x2d0>)
 800bbb6:	bfbc      	itt	lt
 800bbb8:	2201      	movlt	r2, #1
 800bbba:	6032      	strlt	r2, [r6, #0]
 800bbbc:	43bb      	bics	r3, r7
 800bbbe:	d112      	bne.n	800bbe6 <_dtoa_r+0x9e>
 800bbc0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bbc2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bbc6:	6013      	str	r3, [r2, #0]
 800bbc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bbcc:	4323      	orrs	r3, r4
 800bbce:	f000 854d 	beq.w	800c66c <_dtoa_r+0xb24>
 800bbd2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bbd4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800be2c <_dtoa_r+0x2e4>
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	f000 854f 	beq.w	800c67c <_dtoa_r+0xb34>
 800bbde:	f10a 0303 	add.w	r3, sl, #3
 800bbe2:	f000 bd49 	b.w	800c678 <_dtoa_r+0xb30>
 800bbe6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bbea:	2200      	movs	r2, #0
 800bbec:	ec51 0b17 	vmov	r0, r1, d7
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800bbf6:	f7f4 ff67 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbfa:	4680      	mov	r8, r0
 800bbfc:	b158      	cbz	r0, 800bc16 <_dtoa_r+0xce>
 800bbfe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bc00:	2301      	movs	r3, #1
 800bc02:	6013      	str	r3, [r2, #0]
 800bc04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bc06:	b113      	cbz	r3, 800bc0e <_dtoa_r+0xc6>
 800bc08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bc0a:	4b84      	ldr	r3, [pc, #528]	@ (800be1c <_dtoa_r+0x2d4>)
 800bc0c:	6013      	str	r3, [r2, #0]
 800bc0e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800be30 <_dtoa_r+0x2e8>
 800bc12:	f000 bd33 	b.w	800c67c <_dtoa_r+0xb34>
 800bc16:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bc1a:	aa16      	add	r2, sp, #88	@ 0x58
 800bc1c:	a917      	add	r1, sp, #92	@ 0x5c
 800bc1e:	4658      	mov	r0, fp
 800bc20:	f001 f980 	bl	800cf24 <__d2b>
 800bc24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bc28:	4681      	mov	r9, r0
 800bc2a:	2e00      	cmp	r6, #0
 800bc2c:	d077      	beq.n	800bd1e <_dtoa_r+0x1d6>
 800bc2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc30:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800bc34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bc40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bc44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bc48:	4619      	mov	r1, r3
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	4b74      	ldr	r3, [pc, #464]	@ (800be20 <_dtoa_r+0x2d8>)
 800bc4e:	f7f4 fb1b 	bl	8000288 <__aeabi_dsub>
 800bc52:	a369      	add	r3, pc, #420	@ (adr r3, 800bdf8 <_dtoa_r+0x2b0>)
 800bc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc58:	f7f4 fcce 	bl	80005f8 <__aeabi_dmul>
 800bc5c:	a368      	add	r3, pc, #416	@ (adr r3, 800be00 <_dtoa_r+0x2b8>)
 800bc5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc62:	f7f4 fb13 	bl	800028c <__adddf3>
 800bc66:	4604      	mov	r4, r0
 800bc68:	4630      	mov	r0, r6
 800bc6a:	460d      	mov	r5, r1
 800bc6c:	f7f4 fc5a 	bl	8000524 <__aeabi_i2d>
 800bc70:	a365      	add	r3, pc, #404	@ (adr r3, 800be08 <_dtoa_r+0x2c0>)
 800bc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc76:	f7f4 fcbf 	bl	80005f8 <__aeabi_dmul>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	460b      	mov	r3, r1
 800bc7e:	4620      	mov	r0, r4
 800bc80:	4629      	mov	r1, r5
 800bc82:	f7f4 fb03 	bl	800028c <__adddf3>
 800bc86:	4604      	mov	r4, r0
 800bc88:	460d      	mov	r5, r1
 800bc8a:	f7f4 ff65 	bl	8000b58 <__aeabi_d2iz>
 800bc8e:	2200      	movs	r2, #0
 800bc90:	4607      	mov	r7, r0
 800bc92:	2300      	movs	r3, #0
 800bc94:	4620      	mov	r0, r4
 800bc96:	4629      	mov	r1, r5
 800bc98:	f7f4 ff20 	bl	8000adc <__aeabi_dcmplt>
 800bc9c:	b140      	cbz	r0, 800bcb0 <_dtoa_r+0x168>
 800bc9e:	4638      	mov	r0, r7
 800bca0:	f7f4 fc40 	bl	8000524 <__aeabi_i2d>
 800bca4:	4622      	mov	r2, r4
 800bca6:	462b      	mov	r3, r5
 800bca8:	f7f4 ff0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcac:	b900      	cbnz	r0, 800bcb0 <_dtoa_r+0x168>
 800bcae:	3f01      	subs	r7, #1
 800bcb0:	2f16      	cmp	r7, #22
 800bcb2:	d851      	bhi.n	800bd58 <_dtoa_r+0x210>
 800bcb4:	4b5b      	ldr	r3, [pc, #364]	@ (800be24 <_dtoa_r+0x2dc>)
 800bcb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bcc2:	f7f4 ff0b 	bl	8000adc <__aeabi_dcmplt>
 800bcc6:	2800      	cmp	r0, #0
 800bcc8:	d048      	beq.n	800bd5c <_dtoa_r+0x214>
 800bcca:	3f01      	subs	r7, #1
 800bccc:	2300      	movs	r3, #0
 800bcce:	9312      	str	r3, [sp, #72]	@ 0x48
 800bcd0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bcd2:	1b9b      	subs	r3, r3, r6
 800bcd4:	1e5a      	subs	r2, r3, #1
 800bcd6:	bf44      	itt	mi
 800bcd8:	f1c3 0801 	rsbmi	r8, r3, #1
 800bcdc:	2300      	movmi	r3, #0
 800bcde:	9208      	str	r2, [sp, #32]
 800bce0:	bf54      	ite	pl
 800bce2:	f04f 0800 	movpl.w	r8, #0
 800bce6:	9308      	strmi	r3, [sp, #32]
 800bce8:	2f00      	cmp	r7, #0
 800bcea:	db39      	blt.n	800bd60 <_dtoa_r+0x218>
 800bcec:	9b08      	ldr	r3, [sp, #32]
 800bcee:	970f      	str	r7, [sp, #60]	@ 0x3c
 800bcf0:	443b      	add	r3, r7
 800bcf2:	9308      	str	r3, [sp, #32]
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bcf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcfa:	2b09      	cmp	r3, #9
 800bcfc:	d864      	bhi.n	800bdc8 <_dtoa_r+0x280>
 800bcfe:	2b05      	cmp	r3, #5
 800bd00:	bfc4      	itt	gt
 800bd02:	3b04      	subgt	r3, #4
 800bd04:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800bd06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd08:	f1a3 0302 	sub.w	r3, r3, #2
 800bd0c:	bfcc      	ite	gt
 800bd0e:	2400      	movgt	r4, #0
 800bd10:	2401      	movle	r4, #1
 800bd12:	2b03      	cmp	r3, #3
 800bd14:	d863      	bhi.n	800bdde <_dtoa_r+0x296>
 800bd16:	e8df f003 	tbb	[pc, r3]
 800bd1a:	372a      	.short	0x372a
 800bd1c:	5535      	.short	0x5535
 800bd1e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800bd22:	441e      	add	r6, r3
 800bd24:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bd28:	2b20      	cmp	r3, #32
 800bd2a:	bfc1      	itttt	gt
 800bd2c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bd30:	409f      	lslgt	r7, r3
 800bd32:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bd36:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bd3a:	bfd6      	itet	le
 800bd3c:	f1c3 0320 	rsble	r3, r3, #32
 800bd40:	ea47 0003 	orrgt.w	r0, r7, r3
 800bd44:	fa04 f003 	lslle.w	r0, r4, r3
 800bd48:	f7f4 fbdc 	bl	8000504 <__aeabi_ui2d>
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bd52:	3e01      	subs	r6, #1
 800bd54:	9214      	str	r2, [sp, #80]	@ 0x50
 800bd56:	e777      	b.n	800bc48 <_dtoa_r+0x100>
 800bd58:	2301      	movs	r3, #1
 800bd5a:	e7b8      	b.n	800bcce <_dtoa_r+0x186>
 800bd5c:	9012      	str	r0, [sp, #72]	@ 0x48
 800bd5e:	e7b7      	b.n	800bcd0 <_dtoa_r+0x188>
 800bd60:	427b      	negs	r3, r7
 800bd62:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd64:	2300      	movs	r3, #0
 800bd66:	eba8 0807 	sub.w	r8, r8, r7
 800bd6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bd6c:	e7c4      	b.n	800bcf8 <_dtoa_r+0x1b0>
 800bd6e:	2300      	movs	r3, #0
 800bd70:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	dc35      	bgt.n	800bde4 <_dtoa_r+0x29c>
 800bd78:	2301      	movs	r3, #1
 800bd7a:	9300      	str	r3, [sp, #0]
 800bd7c:	9307      	str	r3, [sp, #28]
 800bd7e:	461a      	mov	r2, r3
 800bd80:	920e      	str	r2, [sp, #56]	@ 0x38
 800bd82:	e00b      	b.n	800bd9c <_dtoa_r+0x254>
 800bd84:	2301      	movs	r3, #1
 800bd86:	e7f3      	b.n	800bd70 <_dtoa_r+0x228>
 800bd88:	2300      	movs	r3, #0
 800bd8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd8e:	18fb      	adds	r3, r7, r3
 800bd90:	9300      	str	r3, [sp, #0]
 800bd92:	3301      	adds	r3, #1
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	9307      	str	r3, [sp, #28]
 800bd98:	bfb8      	it	lt
 800bd9a:	2301      	movlt	r3, #1
 800bd9c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800bda0:	2100      	movs	r1, #0
 800bda2:	2204      	movs	r2, #4
 800bda4:	f102 0514 	add.w	r5, r2, #20
 800bda8:	429d      	cmp	r5, r3
 800bdaa:	d91f      	bls.n	800bdec <_dtoa_r+0x2a4>
 800bdac:	6041      	str	r1, [r0, #4]
 800bdae:	4658      	mov	r0, fp
 800bdb0:	f000 fd8e 	bl	800c8d0 <_Balloc>
 800bdb4:	4682      	mov	sl, r0
 800bdb6:	2800      	cmp	r0, #0
 800bdb8:	d13c      	bne.n	800be34 <_dtoa_r+0x2ec>
 800bdba:	4b1b      	ldr	r3, [pc, #108]	@ (800be28 <_dtoa_r+0x2e0>)
 800bdbc:	4602      	mov	r2, r0
 800bdbe:	f240 11af 	movw	r1, #431	@ 0x1af
 800bdc2:	e6d8      	b.n	800bb76 <_dtoa_r+0x2e>
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	e7e0      	b.n	800bd8a <_dtoa_r+0x242>
 800bdc8:	2401      	movs	r4, #1
 800bdca:	2300      	movs	r3, #0
 800bdcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdce:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bdd0:	f04f 33ff 	mov.w	r3, #4294967295
 800bdd4:	9300      	str	r3, [sp, #0]
 800bdd6:	9307      	str	r3, [sp, #28]
 800bdd8:	2200      	movs	r2, #0
 800bdda:	2312      	movs	r3, #18
 800bddc:	e7d0      	b.n	800bd80 <_dtoa_r+0x238>
 800bdde:	2301      	movs	r3, #1
 800bde0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bde2:	e7f5      	b.n	800bdd0 <_dtoa_r+0x288>
 800bde4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bde6:	9300      	str	r3, [sp, #0]
 800bde8:	9307      	str	r3, [sp, #28]
 800bdea:	e7d7      	b.n	800bd9c <_dtoa_r+0x254>
 800bdec:	3101      	adds	r1, #1
 800bdee:	0052      	lsls	r2, r2, #1
 800bdf0:	e7d8      	b.n	800bda4 <_dtoa_r+0x25c>
 800bdf2:	bf00      	nop
 800bdf4:	f3af 8000 	nop.w
 800bdf8:	636f4361 	.word	0x636f4361
 800bdfc:	3fd287a7 	.word	0x3fd287a7
 800be00:	8b60c8b3 	.word	0x8b60c8b3
 800be04:	3fc68a28 	.word	0x3fc68a28
 800be08:	509f79fb 	.word	0x509f79fb
 800be0c:	3fd34413 	.word	0x3fd34413
 800be10:	0800dfd5 	.word	0x0800dfd5
 800be14:	0800dfec 	.word	0x0800dfec
 800be18:	7ff00000 	.word	0x7ff00000
 800be1c:	0800dfa5 	.word	0x0800dfa5
 800be20:	3ff80000 	.word	0x3ff80000
 800be24:	0800e0e8 	.word	0x0800e0e8
 800be28:	0800e044 	.word	0x0800e044
 800be2c:	0800dfd1 	.word	0x0800dfd1
 800be30:	0800dfa4 	.word	0x0800dfa4
 800be34:	f8db 301c 	ldr.w	r3, [fp, #28]
 800be38:	6018      	str	r0, [r3, #0]
 800be3a:	9b07      	ldr	r3, [sp, #28]
 800be3c:	2b0e      	cmp	r3, #14
 800be3e:	f200 80a4 	bhi.w	800bf8a <_dtoa_r+0x442>
 800be42:	2c00      	cmp	r4, #0
 800be44:	f000 80a1 	beq.w	800bf8a <_dtoa_r+0x442>
 800be48:	2f00      	cmp	r7, #0
 800be4a:	dd33      	ble.n	800beb4 <_dtoa_r+0x36c>
 800be4c:	4bad      	ldr	r3, [pc, #692]	@ (800c104 <_dtoa_r+0x5bc>)
 800be4e:	f007 020f 	and.w	r2, r7, #15
 800be52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be56:	ed93 7b00 	vldr	d7, [r3]
 800be5a:	05f8      	lsls	r0, r7, #23
 800be5c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800be60:	ea4f 1427 	mov.w	r4, r7, asr #4
 800be64:	d516      	bpl.n	800be94 <_dtoa_r+0x34c>
 800be66:	4ba8      	ldr	r3, [pc, #672]	@ (800c108 <_dtoa_r+0x5c0>)
 800be68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800be70:	f7f4 fcec 	bl	800084c <__aeabi_ddiv>
 800be74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be78:	f004 040f 	and.w	r4, r4, #15
 800be7c:	2603      	movs	r6, #3
 800be7e:	4da2      	ldr	r5, [pc, #648]	@ (800c108 <_dtoa_r+0x5c0>)
 800be80:	b954      	cbnz	r4, 800be98 <_dtoa_r+0x350>
 800be82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be8a:	f7f4 fcdf 	bl	800084c <__aeabi_ddiv>
 800be8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be92:	e028      	b.n	800bee6 <_dtoa_r+0x39e>
 800be94:	2602      	movs	r6, #2
 800be96:	e7f2      	b.n	800be7e <_dtoa_r+0x336>
 800be98:	07e1      	lsls	r1, r4, #31
 800be9a:	d508      	bpl.n	800beae <_dtoa_r+0x366>
 800be9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bea0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bea4:	f7f4 fba8 	bl	80005f8 <__aeabi_dmul>
 800bea8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800beac:	3601      	adds	r6, #1
 800beae:	1064      	asrs	r4, r4, #1
 800beb0:	3508      	adds	r5, #8
 800beb2:	e7e5      	b.n	800be80 <_dtoa_r+0x338>
 800beb4:	f000 80d2 	beq.w	800c05c <_dtoa_r+0x514>
 800beb8:	427c      	negs	r4, r7
 800beba:	4b92      	ldr	r3, [pc, #584]	@ (800c104 <_dtoa_r+0x5bc>)
 800bebc:	4d92      	ldr	r5, [pc, #584]	@ (800c108 <_dtoa_r+0x5c0>)
 800bebe:	f004 020f 	and.w	r2, r4, #15
 800bec2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bece:	f7f4 fb93 	bl	80005f8 <__aeabi_dmul>
 800bed2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bed6:	1124      	asrs	r4, r4, #4
 800bed8:	2300      	movs	r3, #0
 800beda:	2602      	movs	r6, #2
 800bedc:	2c00      	cmp	r4, #0
 800bede:	f040 80b2 	bne.w	800c046 <_dtoa_r+0x4fe>
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d1d3      	bne.n	800be8e <_dtoa_r+0x346>
 800bee6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bee8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800beec:	2b00      	cmp	r3, #0
 800beee:	f000 80b7 	beq.w	800c060 <_dtoa_r+0x518>
 800bef2:	4b86      	ldr	r3, [pc, #536]	@ (800c10c <_dtoa_r+0x5c4>)
 800bef4:	2200      	movs	r2, #0
 800bef6:	4620      	mov	r0, r4
 800bef8:	4629      	mov	r1, r5
 800befa:	f7f4 fdef 	bl	8000adc <__aeabi_dcmplt>
 800befe:	2800      	cmp	r0, #0
 800bf00:	f000 80ae 	beq.w	800c060 <_dtoa_r+0x518>
 800bf04:	9b07      	ldr	r3, [sp, #28]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	f000 80aa 	beq.w	800c060 <_dtoa_r+0x518>
 800bf0c:	9b00      	ldr	r3, [sp, #0]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	dd37      	ble.n	800bf82 <_dtoa_r+0x43a>
 800bf12:	1e7b      	subs	r3, r7, #1
 800bf14:	9304      	str	r3, [sp, #16]
 800bf16:	4620      	mov	r0, r4
 800bf18:	4b7d      	ldr	r3, [pc, #500]	@ (800c110 <_dtoa_r+0x5c8>)
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	4629      	mov	r1, r5
 800bf1e:	f7f4 fb6b 	bl	80005f8 <__aeabi_dmul>
 800bf22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf26:	9c00      	ldr	r4, [sp, #0]
 800bf28:	3601      	adds	r6, #1
 800bf2a:	4630      	mov	r0, r6
 800bf2c:	f7f4 fafa 	bl	8000524 <__aeabi_i2d>
 800bf30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bf34:	f7f4 fb60 	bl	80005f8 <__aeabi_dmul>
 800bf38:	4b76      	ldr	r3, [pc, #472]	@ (800c114 <_dtoa_r+0x5cc>)
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f7f4 f9a6 	bl	800028c <__adddf3>
 800bf40:	4605      	mov	r5, r0
 800bf42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bf46:	2c00      	cmp	r4, #0
 800bf48:	f040 808d 	bne.w	800c066 <_dtoa_r+0x51e>
 800bf4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf50:	4b71      	ldr	r3, [pc, #452]	@ (800c118 <_dtoa_r+0x5d0>)
 800bf52:	2200      	movs	r2, #0
 800bf54:	f7f4 f998 	bl	8000288 <__aeabi_dsub>
 800bf58:	4602      	mov	r2, r0
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bf60:	462a      	mov	r2, r5
 800bf62:	4633      	mov	r3, r6
 800bf64:	f7f4 fdd8 	bl	8000b18 <__aeabi_dcmpgt>
 800bf68:	2800      	cmp	r0, #0
 800bf6a:	f040 828b 	bne.w	800c484 <_dtoa_r+0x93c>
 800bf6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf72:	462a      	mov	r2, r5
 800bf74:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bf78:	f7f4 fdb0 	bl	8000adc <__aeabi_dcmplt>
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	f040 8128 	bne.w	800c1d2 <_dtoa_r+0x68a>
 800bf82:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bf86:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800bf8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	f2c0 815a 	blt.w	800c246 <_dtoa_r+0x6fe>
 800bf92:	2f0e      	cmp	r7, #14
 800bf94:	f300 8157 	bgt.w	800c246 <_dtoa_r+0x6fe>
 800bf98:	4b5a      	ldr	r3, [pc, #360]	@ (800c104 <_dtoa_r+0x5bc>)
 800bf9a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bf9e:	ed93 7b00 	vldr	d7, [r3]
 800bfa2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	ed8d 7b00 	vstr	d7, [sp]
 800bfaa:	da03      	bge.n	800bfb4 <_dtoa_r+0x46c>
 800bfac:	9b07      	ldr	r3, [sp, #28]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	f340 8101 	ble.w	800c1b6 <_dtoa_r+0x66e>
 800bfb4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bfb8:	4656      	mov	r6, sl
 800bfba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bfbe:	4620      	mov	r0, r4
 800bfc0:	4629      	mov	r1, r5
 800bfc2:	f7f4 fc43 	bl	800084c <__aeabi_ddiv>
 800bfc6:	f7f4 fdc7 	bl	8000b58 <__aeabi_d2iz>
 800bfca:	4680      	mov	r8, r0
 800bfcc:	f7f4 faaa 	bl	8000524 <__aeabi_i2d>
 800bfd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bfd4:	f7f4 fb10 	bl	80005f8 <__aeabi_dmul>
 800bfd8:	4602      	mov	r2, r0
 800bfda:	460b      	mov	r3, r1
 800bfdc:	4620      	mov	r0, r4
 800bfde:	4629      	mov	r1, r5
 800bfe0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bfe4:	f7f4 f950 	bl	8000288 <__aeabi_dsub>
 800bfe8:	f806 4b01 	strb.w	r4, [r6], #1
 800bfec:	9d07      	ldr	r5, [sp, #28]
 800bfee:	eba6 040a 	sub.w	r4, r6, sl
 800bff2:	42a5      	cmp	r5, r4
 800bff4:	4602      	mov	r2, r0
 800bff6:	460b      	mov	r3, r1
 800bff8:	f040 8117 	bne.w	800c22a <_dtoa_r+0x6e2>
 800bffc:	f7f4 f946 	bl	800028c <__adddf3>
 800c000:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c004:	4604      	mov	r4, r0
 800c006:	460d      	mov	r5, r1
 800c008:	f7f4 fd86 	bl	8000b18 <__aeabi_dcmpgt>
 800c00c:	2800      	cmp	r0, #0
 800c00e:	f040 80f9 	bne.w	800c204 <_dtoa_r+0x6bc>
 800c012:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c016:	4620      	mov	r0, r4
 800c018:	4629      	mov	r1, r5
 800c01a:	f7f4 fd55 	bl	8000ac8 <__aeabi_dcmpeq>
 800c01e:	b118      	cbz	r0, 800c028 <_dtoa_r+0x4e0>
 800c020:	f018 0f01 	tst.w	r8, #1
 800c024:	f040 80ee 	bne.w	800c204 <_dtoa_r+0x6bc>
 800c028:	4649      	mov	r1, r9
 800c02a:	4658      	mov	r0, fp
 800c02c:	f000 fc90 	bl	800c950 <_Bfree>
 800c030:	2300      	movs	r3, #0
 800c032:	7033      	strb	r3, [r6, #0]
 800c034:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c036:	3701      	adds	r7, #1
 800c038:	601f      	str	r7, [r3, #0]
 800c03a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	f000 831d 	beq.w	800c67c <_dtoa_r+0xb34>
 800c042:	601e      	str	r6, [r3, #0]
 800c044:	e31a      	b.n	800c67c <_dtoa_r+0xb34>
 800c046:	07e2      	lsls	r2, r4, #31
 800c048:	d505      	bpl.n	800c056 <_dtoa_r+0x50e>
 800c04a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c04e:	f7f4 fad3 	bl	80005f8 <__aeabi_dmul>
 800c052:	3601      	adds	r6, #1
 800c054:	2301      	movs	r3, #1
 800c056:	1064      	asrs	r4, r4, #1
 800c058:	3508      	adds	r5, #8
 800c05a:	e73f      	b.n	800bedc <_dtoa_r+0x394>
 800c05c:	2602      	movs	r6, #2
 800c05e:	e742      	b.n	800bee6 <_dtoa_r+0x39e>
 800c060:	9c07      	ldr	r4, [sp, #28]
 800c062:	9704      	str	r7, [sp, #16]
 800c064:	e761      	b.n	800bf2a <_dtoa_r+0x3e2>
 800c066:	4b27      	ldr	r3, [pc, #156]	@ (800c104 <_dtoa_r+0x5bc>)
 800c068:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c06a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c06e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c072:	4454      	add	r4, sl
 800c074:	2900      	cmp	r1, #0
 800c076:	d053      	beq.n	800c120 <_dtoa_r+0x5d8>
 800c078:	4928      	ldr	r1, [pc, #160]	@ (800c11c <_dtoa_r+0x5d4>)
 800c07a:	2000      	movs	r0, #0
 800c07c:	f7f4 fbe6 	bl	800084c <__aeabi_ddiv>
 800c080:	4633      	mov	r3, r6
 800c082:	462a      	mov	r2, r5
 800c084:	f7f4 f900 	bl	8000288 <__aeabi_dsub>
 800c088:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c08c:	4656      	mov	r6, sl
 800c08e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c092:	f7f4 fd61 	bl	8000b58 <__aeabi_d2iz>
 800c096:	4605      	mov	r5, r0
 800c098:	f7f4 fa44 	bl	8000524 <__aeabi_i2d>
 800c09c:	4602      	mov	r2, r0
 800c09e:	460b      	mov	r3, r1
 800c0a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0a4:	f7f4 f8f0 	bl	8000288 <__aeabi_dsub>
 800c0a8:	3530      	adds	r5, #48	@ 0x30
 800c0aa:	4602      	mov	r2, r0
 800c0ac:	460b      	mov	r3, r1
 800c0ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c0b2:	f806 5b01 	strb.w	r5, [r6], #1
 800c0b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c0ba:	f7f4 fd0f 	bl	8000adc <__aeabi_dcmplt>
 800c0be:	2800      	cmp	r0, #0
 800c0c0:	d171      	bne.n	800c1a6 <_dtoa_r+0x65e>
 800c0c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c0c6:	4911      	ldr	r1, [pc, #68]	@ (800c10c <_dtoa_r+0x5c4>)
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	f7f4 f8dd 	bl	8000288 <__aeabi_dsub>
 800c0ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c0d2:	f7f4 fd03 	bl	8000adc <__aeabi_dcmplt>
 800c0d6:	2800      	cmp	r0, #0
 800c0d8:	f040 8095 	bne.w	800c206 <_dtoa_r+0x6be>
 800c0dc:	42a6      	cmp	r6, r4
 800c0de:	f43f af50 	beq.w	800bf82 <_dtoa_r+0x43a>
 800c0e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c0e6:	4b0a      	ldr	r3, [pc, #40]	@ (800c110 <_dtoa_r+0x5c8>)
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	f7f4 fa85 	bl	80005f8 <__aeabi_dmul>
 800c0ee:	4b08      	ldr	r3, [pc, #32]	@ (800c110 <_dtoa_r+0x5c8>)
 800c0f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0fa:	f7f4 fa7d 	bl	80005f8 <__aeabi_dmul>
 800c0fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c102:	e7c4      	b.n	800c08e <_dtoa_r+0x546>
 800c104:	0800e0e8 	.word	0x0800e0e8
 800c108:	0800e0c0 	.word	0x0800e0c0
 800c10c:	3ff00000 	.word	0x3ff00000
 800c110:	40240000 	.word	0x40240000
 800c114:	401c0000 	.word	0x401c0000
 800c118:	40140000 	.word	0x40140000
 800c11c:	3fe00000 	.word	0x3fe00000
 800c120:	4631      	mov	r1, r6
 800c122:	4628      	mov	r0, r5
 800c124:	f7f4 fa68 	bl	80005f8 <__aeabi_dmul>
 800c128:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c12c:	9415      	str	r4, [sp, #84]	@ 0x54
 800c12e:	4656      	mov	r6, sl
 800c130:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c134:	f7f4 fd10 	bl	8000b58 <__aeabi_d2iz>
 800c138:	4605      	mov	r5, r0
 800c13a:	f7f4 f9f3 	bl	8000524 <__aeabi_i2d>
 800c13e:	4602      	mov	r2, r0
 800c140:	460b      	mov	r3, r1
 800c142:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c146:	f7f4 f89f 	bl	8000288 <__aeabi_dsub>
 800c14a:	3530      	adds	r5, #48	@ 0x30
 800c14c:	f806 5b01 	strb.w	r5, [r6], #1
 800c150:	4602      	mov	r2, r0
 800c152:	460b      	mov	r3, r1
 800c154:	42a6      	cmp	r6, r4
 800c156:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c15a:	f04f 0200 	mov.w	r2, #0
 800c15e:	d124      	bne.n	800c1aa <_dtoa_r+0x662>
 800c160:	4bac      	ldr	r3, [pc, #688]	@ (800c414 <_dtoa_r+0x8cc>)
 800c162:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c166:	f7f4 f891 	bl	800028c <__adddf3>
 800c16a:	4602      	mov	r2, r0
 800c16c:	460b      	mov	r3, r1
 800c16e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c172:	f7f4 fcd1 	bl	8000b18 <__aeabi_dcmpgt>
 800c176:	2800      	cmp	r0, #0
 800c178:	d145      	bne.n	800c206 <_dtoa_r+0x6be>
 800c17a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c17e:	49a5      	ldr	r1, [pc, #660]	@ (800c414 <_dtoa_r+0x8cc>)
 800c180:	2000      	movs	r0, #0
 800c182:	f7f4 f881 	bl	8000288 <__aeabi_dsub>
 800c186:	4602      	mov	r2, r0
 800c188:	460b      	mov	r3, r1
 800c18a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c18e:	f7f4 fca5 	bl	8000adc <__aeabi_dcmplt>
 800c192:	2800      	cmp	r0, #0
 800c194:	f43f aef5 	beq.w	800bf82 <_dtoa_r+0x43a>
 800c198:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c19a:	1e73      	subs	r3, r6, #1
 800c19c:	9315      	str	r3, [sp, #84]	@ 0x54
 800c19e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c1a2:	2b30      	cmp	r3, #48	@ 0x30
 800c1a4:	d0f8      	beq.n	800c198 <_dtoa_r+0x650>
 800c1a6:	9f04      	ldr	r7, [sp, #16]
 800c1a8:	e73e      	b.n	800c028 <_dtoa_r+0x4e0>
 800c1aa:	4b9b      	ldr	r3, [pc, #620]	@ (800c418 <_dtoa_r+0x8d0>)
 800c1ac:	f7f4 fa24 	bl	80005f8 <__aeabi_dmul>
 800c1b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1b4:	e7bc      	b.n	800c130 <_dtoa_r+0x5e8>
 800c1b6:	d10c      	bne.n	800c1d2 <_dtoa_r+0x68a>
 800c1b8:	4b98      	ldr	r3, [pc, #608]	@ (800c41c <_dtoa_r+0x8d4>)
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1c0:	f7f4 fa1a 	bl	80005f8 <__aeabi_dmul>
 800c1c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1c8:	f7f4 fc9c 	bl	8000b04 <__aeabi_dcmpge>
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	f000 8157 	beq.w	800c480 <_dtoa_r+0x938>
 800c1d2:	2400      	movs	r4, #0
 800c1d4:	4625      	mov	r5, r4
 800c1d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1d8:	43db      	mvns	r3, r3
 800c1da:	9304      	str	r3, [sp, #16]
 800c1dc:	4656      	mov	r6, sl
 800c1de:	2700      	movs	r7, #0
 800c1e0:	4621      	mov	r1, r4
 800c1e2:	4658      	mov	r0, fp
 800c1e4:	f000 fbb4 	bl	800c950 <_Bfree>
 800c1e8:	2d00      	cmp	r5, #0
 800c1ea:	d0dc      	beq.n	800c1a6 <_dtoa_r+0x65e>
 800c1ec:	b12f      	cbz	r7, 800c1fa <_dtoa_r+0x6b2>
 800c1ee:	42af      	cmp	r7, r5
 800c1f0:	d003      	beq.n	800c1fa <_dtoa_r+0x6b2>
 800c1f2:	4639      	mov	r1, r7
 800c1f4:	4658      	mov	r0, fp
 800c1f6:	f000 fbab 	bl	800c950 <_Bfree>
 800c1fa:	4629      	mov	r1, r5
 800c1fc:	4658      	mov	r0, fp
 800c1fe:	f000 fba7 	bl	800c950 <_Bfree>
 800c202:	e7d0      	b.n	800c1a6 <_dtoa_r+0x65e>
 800c204:	9704      	str	r7, [sp, #16]
 800c206:	4633      	mov	r3, r6
 800c208:	461e      	mov	r6, r3
 800c20a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c20e:	2a39      	cmp	r2, #57	@ 0x39
 800c210:	d107      	bne.n	800c222 <_dtoa_r+0x6da>
 800c212:	459a      	cmp	sl, r3
 800c214:	d1f8      	bne.n	800c208 <_dtoa_r+0x6c0>
 800c216:	9a04      	ldr	r2, [sp, #16]
 800c218:	3201      	adds	r2, #1
 800c21a:	9204      	str	r2, [sp, #16]
 800c21c:	2230      	movs	r2, #48	@ 0x30
 800c21e:	f88a 2000 	strb.w	r2, [sl]
 800c222:	781a      	ldrb	r2, [r3, #0]
 800c224:	3201      	adds	r2, #1
 800c226:	701a      	strb	r2, [r3, #0]
 800c228:	e7bd      	b.n	800c1a6 <_dtoa_r+0x65e>
 800c22a:	4b7b      	ldr	r3, [pc, #492]	@ (800c418 <_dtoa_r+0x8d0>)
 800c22c:	2200      	movs	r2, #0
 800c22e:	f7f4 f9e3 	bl	80005f8 <__aeabi_dmul>
 800c232:	2200      	movs	r2, #0
 800c234:	2300      	movs	r3, #0
 800c236:	4604      	mov	r4, r0
 800c238:	460d      	mov	r5, r1
 800c23a:	f7f4 fc45 	bl	8000ac8 <__aeabi_dcmpeq>
 800c23e:	2800      	cmp	r0, #0
 800c240:	f43f aebb 	beq.w	800bfba <_dtoa_r+0x472>
 800c244:	e6f0      	b.n	800c028 <_dtoa_r+0x4e0>
 800c246:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c248:	2a00      	cmp	r2, #0
 800c24a:	f000 80db 	beq.w	800c404 <_dtoa_r+0x8bc>
 800c24e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c250:	2a01      	cmp	r2, #1
 800c252:	f300 80bf 	bgt.w	800c3d4 <_dtoa_r+0x88c>
 800c256:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c258:	2a00      	cmp	r2, #0
 800c25a:	f000 80b7 	beq.w	800c3cc <_dtoa_r+0x884>
 800c25e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c262:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c264:	4646      	mov	r6, r8
 800c266:	9a08      	ldr	r2, [sp, #32]
 800c268:	2101      	movs	r1, #1
 800c26a:	441a      	add	r2, r3
 800c26c:	4658      	mov	r0, fp
 800c26e:	4498      	add	r8, r3
 800c270:	9208      	str	r2, [sp, #32]
 800c272:	f000 fc21 	bl	800cab8 <__i2b>
 800c276:	4605      	mov	r5, r0
 800c278:	b15e      	cbz	r6, 800c292 <_dtoa_r+0x74a>
 800c27a:	9b08      	ldr	r3, [sp, #32]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	dd08      	ble.n	800c292 <_dtoa_r+0x74a>
 800c280:	42b3      	cmp	r3, r6
 800c282:	9a08      	ldr	r2, [sp, #32]
 800c284:	bfa8      	it	ge
 800c286:	4633      	movge	r3, r6
 800c288:	eba8 0803 	sub.w	r8, r8, r3
 800c28c:	1af6      	subs	r6, r6, r3
 800c28e:	1ad3      	subs	r3, r2, r3
 800c290:	9308      	str	r3, [sp, #32]
 800c292:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c294:	b1f3      	cbz	r3, 800c2d4 <_dtoa_r+0x78c>
 800c296:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c298:	2b00      	cmp	r3, #0
 800c29a:	f000 80b7 	beq.w	800c40c <_dtoa_r+0x8c4>
 800c29e:	b18c      	cbz	r4, 800c2c4 <_dtoa_r+0x77c>
 800c2a0:	4629      	mov	r1, r5
 800c2a2:	4622      	mov	r2, r4
 800c2a4:	4658      	mov	r0, fp
 800c2a6:	f000 fcc7 	bl	800cc38 <__pow5mult>
 800c2aa:	464a      	mov	r2, r9
 800c2ac:	4601      	mov	r1, r0
 800c2ae:	4605      	mov	r5, r0
 800c2b0:	4658      	mov	r0, fp
 800c2b2:	f000 fc17 	bl	800cae4 <__multiply>
 800c2b6:	4649      	mov	r1, r9
 800c2b8:	9004      	str	r0, [sp, #16]
 800c2ba:	4658      	mov	r0, fp
 800c2bc:	f000 fb48 	bl	800c950 <_Bfree>
 800c2c0:	9b04      	ldr	r3, [sp, #16]
 800c2c2:	4699      	mov	r9, r3
 800c2c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2c6:	1b1a      	subs	r2, r3, r4
 800c2c8:	d004      	beq.n	800c2d4 <_dtoa_r+0x78c>
 800c2ca:	4649      	mov	r1, r9
 800c2cc:	4658      	mov	r0, fp
 800c2ce:	f000 fcb3 	bl	800cc38 <__pow5mult>
 800c2d2:	4681      	mov	r9, r0
 800c2d4:	2101      	movs	r1, #1
 800c2d6:	4658      	mov	r0, fp
 800c2d8:	f000 fbee 	bl	800cab8 <__i2b>
 800c2dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2de:	4604      	mov	r4, r0
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	f000 81cf 	beq.w	800c684 <_dtoa_r+0xb3c>
 800c2e6:	461a      	mov	r2, r3
 800c2e8:	4601      	mov	r1, r0
 800c2ea:	4658      	mov	r0, fp
 800c2ec:	f000 fca4 	bl	800cc38 <__pow5mult>
 800c2f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2f2:	2b01      	cmp	r3, #1
 800c2f4:	4604      	mov	r4, r0
 800c2f6:	f300 8095 	bgt.w	800c424 <_dtoa_r+0x8dc>
 800c2fa:	9b02      	ldr	r3, [sp, #8]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	f040 8087 	bne.w	800c410 <_dtoa_r+0x8c8>
 800c302:	9b03      	ldr	r3, [sp, #12]
 800c304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c308:	2b00      	cmp	r3, #0
 800c30a:	f040 8089 	bne.w	800c420 <_dtoa_r+0x8d8>
 800c30e:	9b03      	ldr	r3, [sp, #12]
 800c310:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c314:	0d1b      	lsrs	r3, r3, #20
 800c316:	051b      	lsls	r3, r3, #20
 800c318:	b12b      	cbz	r3, 800c326 <_dtoa_r+0x7de>
 800c31a:	9b08      	ldr	r3, [sp, #32]
 800c31c:	3301      	adds	r3, #1
 800c31e:	9308      	str	r3, [sp, #32]
 800c320:	f108 0801 	add.w	r8, r8, #1
 800c324:	2301      	movs	r3, #1
 800c326:	930a      	str	r3, [sp, #40]	@ 0x28
 800c328:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	f000 81b0 	beq.w	800c690 <_dtoa_r+0xb48>
 800c330:	6923      	ldr	r3, [r4, #16]
 800c332:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c336:	6918      	ldr	r0, [r3, #16]
 800c338:	f000 fb72 	bl	800ca20 <__hi0bits>
 800c33c:	f1c0 0020 	rsb	r0, r0, #32
 800c340:	9b08      	ldr	r3, [sp, #32]
 800c342:	4418      	add	r0, r3
 800c344:	f010 001f 	ands.w	r0, r0, #31
 800c348:	d077      	beq.n	800c43a <_dtoa_r+0x8f2>
 800c34a:	f1c0 0320 	rsb	r3, r0, #32
 800c34e:	2b04      	cmp	r3, #4
 800c350:	dd6b      	ble.n	800c42a <_dtoa_r+0x8e2>
 800c352:	9b08      	ldr	r3, [sp, #32]
 800c354:	f1c0 001c 	rsb	r0, r0, #28
 800c358:	4403      	add	r3, r0
 800c35a:	4480      	add	r8, r0
 800c35c:	4406      	add	r6, r0
 800c35e:	9308      	str	r3, [sp, #32]
 800c360:	f1b8 0f00 	cmp.w	r8, #0
 800c364:	dd05      	ble.n	800c372 <_dtoa_r+0x82a>
 800c366:	4649      	mov	r1, r9
 800c368:	4642      	mov	r2, r8
 800c36a:	4658      	mov	r0, fp
 800c36c:	f000 fcbe 	bl	800ccec <__lshift>
 800c370:	4681      	mov	r9, r0
 800c372:	9b08      	ldr	r3, [sp, #32]
 800c374:	2b00      	cmp	r3, #0
 800c376:	dd05      	ble.n	800c384 <_dtoa_r+0x83c>
 800c378:	4621      	mov	r1, r4
 800c37a:	461a      	mov	r2, r3
 800c37c:	4658      	mov	r0, fp
 800c37e:	f000 fcb5 	bl	800ccec <__lshift>
 800c382:	4604      	mov	r4, r0
 800c384:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c386:	2b00      	cmp	r3, #0
 800c388:	d059      	beq.n	800c43e <_dtoa_r+0x8f6>
 800c38a:	4621      	mov	r1, r4
 800c38c:	4648      	mov	r0, r9
 800c38e:	f000 fd19 	bl	800cdc4 <__mcmp>
 800c392:	2800      	cmp	r0, #0
 800c394:	da53      	bge.n	800c43e <_dtoa_r+0x8f6>
 800c396:	1e7b      	subs	r3, r7, #1
 800c398:	9304      	str	r3, [sp, #16]
 800c39a:	4649      	mov	r1, r9
 800c39c:	2300      	movs	r3, #0
 800c39e:	220a      	movs	r2, #10
 800c3a0:	4658      	mov	r0, fp
 800c3a2:	f000 faf7 	bl	800c994 <__multadd>
 800c3a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3a8:	4681      	mov	r9, r0
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	f000 8172 	beq.w	800c694 <_dtoa_r+0xb4c>
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	4629      	mov	r1, r5
 800c3b4:	220a      	movs	r2, #10
 800c3b6:	4658      	mov	r0, fp
 800c3b8:	f000 faec 	bl	800c994 <__multadd>
 800c3bc:	9b00      	ldr	r3, [sp, #0]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	4605      	mov	r5, r0
 800c3c2:	dc67      	bgt.n	800c494 <_dtoa_r+0x94c>
 800c3c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3c6:	2b02      	cmp	r3, #2
 800c3c8:	dc41      	bgt.n	800c44e <_dtoa_r+0x906>
 800c3ca:	e063      	b.n	800c494 <_dtoa_r+0x94c>
 800c3cc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c3ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c3d2:	e746      	b.n	800c262 <_dtoa_r+0x71a>
 800c3d4:	9b07      	ldr	r3, [sp, #28]
 800c3d6:	1e5c      	subs	r4, r3, #1
 800c3d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3da:	42a3      	cmp	r3, r4
 800c3dc:	bfbf      	itttt	lt
 800c3de:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c3e0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c3e2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c3e4:	1ae3      	sublt	r3, r4, r3
 800c3e6:	bfb4      	ite	lt
 800c3e8:	18d2      	addlt	r2, r2, r3
 800c3ea:	1b1c      	subge	r4, r3, r4
 800c3ec:	9b07      	ldr	r3, [sp, #28]
 800c3ee:	bfbc      	itt	lt
 800c3f0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c3f2:	2400      	movlt	r4, #0
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	bfb5      	itete	lt
 800c3f8:	eba8 0603 	sublt.w	r6, r8, r3
 800c3fc:	9b07      	ldrge	r3, [sp, #28]
 800c3fe:	2300      	movlt	r3, #0
 800c400:	4646      	movge	r6, r8
 800c402:	e730      	b.n	800c266 <_dtoa_r+0x71e>
 800c404:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c406:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c408:	4646      	mov	r6, r8
 800c40a:	e735      	b.n	800c278 <_dtoa_r+0x730>
 800c40c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c40e:	e75c      	b.n	800c2ca <_dtoa_r+0x782>
 800c410:	2300      	movs	r3, #0
 800c412:	e788      	b.n	800c326 <_dtoa_r+0x7de>
 800c414:	3fe00000 	.word	0x3fe00000
 800c418:	40240000 	.word	0x40240000
 800c41c:	40140000 	.word	0x40140000
 800c420:	9b02      	ldr	r3, [sp, #8]
 800c422:	e780      	b.n	800c326 <_dtoa_r+0x7de>
 800c424:	2300      	movs	r3, #0
 800c426:	930a      	str	r3, [sp, #40]	@ 0x28
 800c428:	e782      	b.n	800c330 <_dtoa_r+0x7e8>
 800c42a:	d099      	beq.n	800c360 <_dtoa_r+0x818>
 800c42c:	9a08      	ldr	r2, [sp, #32]
 800c42e:	331c      	adds	r3, #28
 800c430:	441a      	add	r2, r3
 800c432:	4498      	add	r8, r3
 800c434:	441e      	add	r6, r3
 800c436:	9208      	str	r2, [sp, #32]
 800c438:	e792      	b.n	800c360 <_dtoa_r+0x818>
 800c43a:	4603      	mov	r3, r0
 800c43c:	e7f6      	b.n	800c42c <_dtoa_r+0x8e4>
 800c43e:	9b07      	ldr	r3, [sp, #28]
 800c440:	9704      	str	r7, [sp, #16]
 800c442:	2b00      	cmp	r3, #0
 800c444:	dc20      	bgt.n	800c488 <_dtoa_r+0x940>
 800c446:	9300      	str	r3, [sp, #0]
 800c448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c44a:	2b02      	cmp	r3, #2
 800c44c:	dd1e      	ble.n	800c48c <_dtoa_r+0x944>
 800c44e:	9b00      	ldr	r3, [sp, #0]
 800c450:	2b00      	cmp	r3, #0
 800c452:	f47f aec0 	bne.w	800c1d6 <_dtoa_r+0x68e>
 800c456:	4621      	mov	r1, r4
 800c458:	2205      	movs	r2, #5
 800c45a:	4658      	mov	r0, fp
 800c45c:	f000 fa9a 	bl	800c994 <__multadd>
 800c460:	4601      	mov	r1, r0
 800c462:	4604      	mov	r4, r0
 800c464:	4648      	mov	r0, r9
 800c466:	f000 fcad 	bl	800cdc4 <__mcmp>
 800c46a:	2800      	cmp	r0, #0
 800c46c:	f77f aeb3 	ble.w	800c1d6 <_dtoa_r+0x68e>
 800c470:	4656      	mov	r6, sl
 800c472:	2331      	movs	r3, #49	@ 0x31
 800c474:	f806 3b01 	strb.w	r3, [r6], #1
 800c478:	9b04      	ldr	r3, [sp, #16]
 800c47a:	3301      	adds	r3, #1
 800c47c:	9304      	str	r3, [sp, #16]
 800c47e:	e6ae      	b.n	800c1de <_dtoa_r+0x696>
 800c480:	9c07      	ldr	r4, [sp, #28]
 800c482:	9704      	str	r7, [sp, #16]
 800c484:	4625      	mov	r5, r4
 800c486:	e7f3      	b.n	800c470 <_dtoa_r+0x928>
 800c488:	9b07      	ldr	r3, [sp, #28]
 800c48a:	9300      	str	r3, [sp, #0]
 800c48c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c48e:	2b00      	cmp	r3, #0
 800c490:	f000 8104 	beq.w	800c69c <_dtoa_r+0xb54>
 800c494:	2e00      	cmp	r6, #0
 800c496:	dd05      	ble.n	800c4a4 <_dtoa_r+0x95c>
 800c498:	4629      	mov	r1, r5
 800c49a:	4632      	mov	r2, r6
 800c49c:	4658      	mov	r0, fp
 800c49e:	f000 fc25 	bl	800ccec <__lshift>
 800c4a2:	4605      	mov	r5, r0
 800c4a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d05a      	beq.n	800c560 <_dtoa_r+0xa18>
 800c4aa:	6869      	ldr	r1, [r5, #4]
 800c4ac:	4658      	mov	r0, fp
 800c4ae:	f000 fa0f 	bl	800c8d0 <_Balloc>
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	b928      	cbnz	r0, 800c4c2 <_dtoa_r+0x97a>
 800c4b6:	4b84      	ldr	r3, [pc, #528]	@ (800c6c8 <_dtoa_r+0xb80>)
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c4be:	f7ff bb5a 	b.w	800bb76 <_dtoa_r+0x2e>
 800c4c2:	692a      	ldr	r2, [r5, #16]
 800c4c4:	3202      	adds	r2, #2
 800c4c6:	0092      	lsls	r2, r2, #2
 800c4c8:	f105 010c 	add.w	r1, r5, #12
 800c4cc:	300c      	adds	r0, #12
 800c4ce:	f7ff faa2 	bl	800ba16 <memcpy>
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	4631      	mov	r1, r6
 800c4d6:	4658      	mov	r0, fp
 800c4d8:	f000 fc08 	bl	800ccec <__lshift>
 800c4dc:	f10a 0301 	add.w	r3, sl, #1
 800c4e0:	9307      	str	r3, [sp, #28]
 800c4e2:	9b00      	ldr	r3, [sp, #0]
 800c4e4:	4453      	add	r3, sl
 800c4e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c4e8:	9b02      	ldr	r3, [sp, #8]
 800c4ea:	f003 0301 	and.w	r3, r3, #1
 800c4ee:	462f      	mov	r7, r5
 800c4f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c4f2:	4605      	mov	r5, r0
 800c4f4:	9b07      	ldr	r3, [sp, #28]
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	3b01      	subs	r3, #1
 800c4fa:	4648      	mov	r0, r9
 800c4fc:	9300      	str	r3, [sp, #0]
 800c4fe:	f7ff fa98 	bl	800ba32 <quorem>
 800c502:	4639      	mov	r1, r7
 800c504:	9002      	str	r0, [sp, #8]
 800c506:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c50a:	4648      	mov	r0, r9
 800c50c:	f000 fc5a 	bl	800cdc4 <__mcmp>
 800c510:	462a      	mov	r2, r5
 800c512:	9008      	str	r0, [sp, #32]
 800c514:	4621      	mov	r1, r4
 800c516:	4658      	mov	r0, fp
 800c518:	f000 fc70 	bl	800cdfc <__mdiff>
 800c51c:	68c2      	ldr	r2, [r0, #12]
 800c51e:	4606      	mov	r6, r0
 800c520:	bb02      	cbnz	r2, 800c564 <_dtoa_r+0xa1c>
 800c522:	4601      	mov	r1, r0
 800c524:	4648      	mov	r0, r9
 800c526:	f000 fc4d 	bl	800cdc4 <__mcmp>
 800c52a:	4602      	mov	r2, r0
 800c52c:	4631      	mov	r1, r6
 800c52e:	4658      	mov	r0, fp
 800c530:	920e      	str	r2, [sp, #56]	@ 0x38
 800c532:	f000 fa0d 	bl	800c950 <_Bfree>
 800c536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c538:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c53a:	9e07      	ldr	r6, [sp, #28]
 800c53c:	ea43 0102 	orr.w	r1, r3, r2
 800c540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c542:	4319      	orrs	r1, r3
 800c544:	d110      	bne.n	800c568 <_dtoa_r+0xa20>
 800c546:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c54a:	d029      	beq.n	800c5a0 <_dtoa_r+0xa58>
 800c54c:	9b08      	ldr	r3, [sp, #32]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	dd02      	ble.n	800c558 <_dtoa_r+0xa10>
 800c552:	9b02      	ldr	r3, [sp, #8]
 800c554:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c558:	9b00      	ldr	r3, [sp, #0]
 800c55a:	f883 8000 	strb.w	r8, [r3]
 800c55e:	e63f      	b.n	800c1e0 <_dtoa_r+0x698>
 800c560:	4628      	mov	r0, r5
 800c562:	e7bb      	b.n	800c4dc <_dtoa_r+0x994>
 800c564:	2201      	movs	r2, #1
 800c566:	e7e1      	b.n	800c52c <_dtoa_r+0x9e4>
 800c568:	9b08      	ldr	r3, [sp, #32]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	db04      	blt.n	800c578 <_dtoa_r+0xa30>
 800c56e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c570:	430b      	orrs	r3, r1
 800c572:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c574:	430b      	orrs	r3, r1
 800c576:	d120      	bne.n	800c5ba <_dtoa_r+0xa72>
 800c578:	2a00      	cmp	r2, #0
 800c57a:	dded      	ble.n	800c558 <_dtoa_r+0xa10>
 800c57c:	4649      	mov	r1, r9
 800c57e:	2201      	movs	r2, #1
 800c580:	4658      	mov	r0, fp
 800c582:	f000 fbb3 	bl	800ccec <__lshift>
 800c586:	4621      	mov	r1, r4
 800c588:	4681      	mov	r9, r0
 800c58a:	f000 fc1b 	bl	800cdc4 <__mcmp>
 800c58e:	2800      	cmp	r0, #0
 800c590:	dc03      	bgt.n	800c59a <_dtoa_r+0xa52>
 800c592:	d1e1      	bne.n	800c558 <_dtoa_r+0xa10>
 800c594:	f018 0f01 	tst.w	r8, #1
 800c598:	d0de      	beq.n	800c558 <_dtoa_r+0xa10>
 800c59a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c59e:	d1d8      	bne.n	800c552 <_dtoa_r+0xa0a>
 800c5a0:	9a00      	ldr	r2, [sp, #0]
 800c5a2:	2339      	movs	r3, #57	@ 0x39
 800c5a4:	7013      	strb	r3, [r2, #0]
 800c5a6:	4633      	mov	r3, r6
 800c5a8:	461e      	mov	r6, r3
 800c5aa:	3b01      	subs	r3, #1
 800c5ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c5b0:	2a39      	cmp	r2, #57	@ 0x39
 800c5b2:	d052      	beq.n	800c65a <_dtoa_r+0xb12>
 800c5b4:	3201      	adds	r2, #1
 800c5b6:	701a      	strb	r2, [r3, #0]
 800c5b8:	e612      	b.n	800c1e0 <_dtoa_r+0x698>
 800c5ba:	2a00      	cmp	r2, #0
 800c5bc:	dd07      	ble.n	800c5ce <_dtoa_r+0xa86>
 800c5be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c5c2:	d0ed      	beq.n	800c5a0 <_dtoa_r+0xa58>
 800c5c4:	9a00      	ldr	r2, [sp, #0]
 800c5c6:	f108 0301 	add.w	r3, r8, #1
 800c5ca:	7013      	strb	r3, [r2, #0]
 800c5cc:	e608      	b.n	800c1e0 <_dtoa_r+0x698>
 800c5ce:	9b07      	ldr	r3, [sp, #28]
 800c5d0:	9a07      	ldr	r2, [sp, #28]
 800c5d2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c5d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d028      	beq.n	800c62e <_dtoa_r+0xae6>
 800c5dc:	4649      	mov	r1, r9
 800c5de:	2300      	movs	r3, #0
 800c5e0:	220a      	movs	r2, #10
 800c5e2:	4658      	mov	r0, fp
 800c5e4:	f000 f9d6 	bl	800c994 <__multadd>
 800c5e8:	42af      	cmp	r7, r5
 800c5ea:	4681      	mov	r9, r0
 800c5ec:	f04f 0300 	mov.w	r3, #0
 800c5f0:	f04f 020a 	mov.w	r2, #10
 800c5f4:	4639      	mov	r1, r7
 800c5f6:	4658      	mov	r0, fp
 800c5f8:	d107      	bne.n	800c60a <_dtoa_r+0xac2>
 800c5fa:	f000 f9cb 	bl	800c994 <__multadd>
 800c5fe:	4607      	mov	r7, r0
 800c600:	4605      	mov	r5, r0
 800c602:	9b07      	ldr	r3, [sp, #28]
 800c604:	3301      	adds	r3, #1
 800c606:	9307      	str	r3, [sp, #28]
 800c608:	e774      	b.n	800c4f4 <_dtoa_r+0x9ac>
 800c60a:	f000 f9c3 	bl	800c994 <__multadd>
 800c60e:	4629      	mov	r1, r5
 800c610:	4607      	mov	r7, r0
 800c612:	2300      	movs	r3, #0
 800c614:	220a      	movs	r2, #10
 800c616:	4658      	mov	r0, fp
 800c618:	f000 f9bc 	bl	800c994 <__multadd>
 800c61c:	4605      	mov	r5, r0
 800c61e:	e7f0      	b.n	800c602 <_dtoa_r+0xaba>
 800c620:	9b00      	ldr	r3, [sp, #0]
 800c622:	2b00      	cmp	r3, #0
 800c624:	bfcc      	ite	gt
 800c626:	461e      	movgt	r6, r3
 800c628:	2601      	movle	r6, #1
 800c62a:	4456      	add	r6, sl
 800c62c:	2700      	movs	r7, #0
 800c62e:	4649      	mov	r1, r9
 800c630:	2201      	movs	r2, #1
 800c632:	4658      	mov	r0, fp
 800c634:	f000 fb5a 	bl	800ccec <__lshift>
 800c638:	4621      	mov	r1, r4
 800c63a:	4681      	mov	r9, r0
 800c63c:	f000 fbc2 	bl	800cdc4 <__mcmp>
 800c640:	2800      	cmp	r0, #0
 800c642:	dcb0      	bgt.n	800c5a6 <_dtoa_r+0xa5e>
 800c644:	d102      	bne.n	800c64c <_dtoa_r+0xb04>
 800c646:	f018 0f01 	tst.w	r8, #1
 800c64a:	d1ac      	bne.n	800c5a6 <_dtoa_r+0xa5e>
 800c64c:	4633      	mov	r3, r6
 800c64e:	461e      	mov	r6, r3
 800c650:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c654:	2a30      	cmp	r2, #48	@ 0x30
 800c656:	d0fa      	beq.n	800c64e <_dtoa_r+0xb06>
 800c658:	e5c2      	b.n	800c1e0 <_dtoa_r+0x698>
 800c65a:	459a      	cmp	sl, r3
 800c65c:	d1a4      	bne.n	800c5a8 <_dtoa_r+0xa60>
 800c65e:	9b04      	ldr	r3, [sp, #16]
 800c660:	3301      	adds	r3, #1
 800c662:	9304      	str	r3, [sp, #16]
 800c664:	2331      	movs	r3, #49	@ 0x31
 800c666:	f88a 3000 	strb.w	r3, [sl]
 800c66a:	e5b9      	b.n	800c1e0 <_dtoa_r+0x698>
 800c66c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c66e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c6cc <_dtoa_r+0xb84>
 800c672:	b11b      	cbz	r3, 800c67c <_dtoa_r+0xb34>
 800c674:	f10a 0308 	add.w	r3, sl, #8
 800c678:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c67a:	6013      	str	r3, [r2, #0]
 800c67c:	4650      	mov	r0, sl
 800c67e:	b019      	add	sp, #100	@ 0x64
 800c680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c686:	2b01      	cmp	r3, #1
 800c688:	f77f ae37 	ble.w	800c2fa <_dtoa_r+0x7b2>
 800c68c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c68e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c690:	2001      	movs	r0, #1
 800c692:	e655      	b.n	800c340 <_dtoa_r+0x7f8>
 800c694:	9b00      	ldr	r3, [sp, #0]
 800c696:	2b00      	cmp	r3, #0
 800c698:	f77f aed6 	ble.w	800c448 <_dtoa_r+0x900>
 800c69c:	4656      	mov	r6, sl
 800c69e:	4621      	mov	r1, r4
 800c6a0:	4648      	mov	r0, r9
 800c6a2:	f7ff f9c6 	bl	800ba32 <quorem>
 800c6a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c6aa:	f806 8b01 	strb.w	r8, [r6], #1
 800c6ae:	9b00      	ldr	r3, [sp, #0]
 800c6b0:	eba6 020a 	sub.w	r2, r6, sl
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	ddb3      	ble.n	800c620 <_dtoa_r+0xad8>
 800c6b8:	4649      	mov	r1, r9
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	220a      	movs	r2, #10
 800c6be:	4658      	mov	r0, fp
 800c6c0:	f000 f968 	bl	800c994 <__multadd>
 800c6c4:	4681      	mov	r9, r0
 800c6c6:	e7ea      	b.n	800c69e <_dtoa_r+0xb56>
 800c6c8:	0800e044 	.word	0x0800e044
 800c6cc:	0800dfc8 	.word	0x0800dfc8

0800c6d0 <_free_r>:
 800c6d0:	b538      	push	{r3, r4, r5, lr}
 800c6d2:	4605      	mov	r5, r0
 800c6d4:	2900      	cmp	r1, #0
 800c6d6:	d041      	beq.n	800c75c <_free_r+0x8c>
 800c6d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6dc:	1f0c      	subs	r4, r1, #4
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	bfb8      	it	lt
 800c6e2:	18e4      	addlt	r4, r4, r3
 800c6e4:	f000 f8e8 	bl	800c8b8 <__malloc_lock>
 800c6e8:	4a1d      	ldr	r2, [pc, #116]	@ (800c760 <_free_r+0x90>)
 800c6ea:	6813      	ldr	r3, [r2, #0]
 800c6ec:	b933      	cbnz	r3, 800c6fc <_free_r+0x2c>
 800c6ee:	6063      	str	r3, [r4, #4]
 800c6f0:	6014      	str	r4, [r2, #0]
 800c6f2:	4628      	mov	r0, r5
 800c6f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6f8:	f000 b8e4 	b.w	800c8c4 <__malloc_unlock>
 800c6fc:	42a3      	cmp	r3, r4
 800c6fe:	d908      	bls.n	800c712 <_free_r+0x42>
 800c700:	6820      	ldr	r0, [r4, #0]
 800c702:	1821      	adds	r1, r4, r0
 800c704:	428b      	cmp	r3, r1
 800c706:	bf01      	itttt	eq
 800c708:	6819      	ldreq	r1, [r3, #0]
 800c70a:	685b      	ldreq	r3, [r3, #4]
 800c70c:	1809      	addeq	r1, r1, r0
 800c70e:	6021      	streq	r1, [r4, #0]
 800c710:	e7ed      	b.n	800c6ee <_free_r+0x1e>
 800c712:	461a      	mov	r2, r3
 800c714:	685b      	ldr	r3, [r3, #4]
 800c716:	b10b      	cbz	r3, 800c71c <_free_r+0x4c>
 800c718:	42a3      	cmp	r3, r4
 800c71a:	d9fa      	bls.n	800c712 <_free_r+0x42>
 800c71c:	6811      	ldr	r1, [r2, #0]
 800c71e:	1850      	adds	r0, r2, r1
 800c720:	42a0      	cmp	r0, r4
 800c722:	d10b      	bne.n	800c73c <_free_r+0x6c>
 800c724:	6820      	ldr	r0, [r4, #0]
 800c726:	4401      	add	r1, r0
 800c728:	1850      	adds	r0, r2, r1
 800c72a:	4283      	cmp	r3, r0
 800c72c:	6011      	str	r1, [r2, #0]
 800c72e:	d1e0      	bne.n	800c6f2 <_free_r+0x22>
 800c730:	6818      	ldr	r0, [r3, #0]
 800c732:	685b      	ldr	r3, [r3, #4]
 800c734:	6053      	str	r3, [r2, #4]
 800c736:	4408      	add	r0, r1
 800c738:	6010      	str	r0, [r2, #0]
 800c73a:	e7da      	b.n	800c6f2 <_free_r+0x22>
 800c73c:	d902      	bls.n	800c744 <_free_r+0x74>
 800c73e:	230c      	movs	r3, #12
 800c740:	602b      	str	r3, [r5, #0]
 800c742:	e7d6      	b.n	800c6f2 <_free_r+0x22>
 800c744:	6820      	ldr	r0, [r4, #0]
 800c746:	1821      	adds	r1, r4, r0
 800c748:	428b      	cmp	r3, r1
 800c74a:	bf04      	itt	eq
 800c74c:	6819      	ldreq	r1, [r3, #0]
 800c74e:	685b      	ldreq	r3, [r3, #4]
 800c750:	6063      	str	r3, [r4, #4]
 800c752:	bf04      	itt	eq
 800c754:	1809      	addeq	r1, r1, r0
 800c756:	6021      	streq	r1, [r4, #0]
 800c758:	6054      	str	r4, [r2, #4]
 800c75a:	e7ca      	b.n	800c6f2 <_free_r+0x22>
 800c75c:	bd38      	pop	{r3, r4, r5, pc}
 800c75e:	bf00      	nop
 800c760:	20007280 	.word	0x20007280

0800c764 <malloc>:
 800c764:	4b02      	ldr	r3, [pc, #8]	@ (800c770 <malloc+0xc>)
 800c766:	4601      	mov	r1, r0
 800c768:	6818      	ldr	r0, [r3, #0]
 800c76a:	f000 b825 	b.w	800c7b8 <_malloc_r>
 800c76e:	bf00      	nop
 800c770:	2000001c 	.word	0x2000001c

0800c774 <sbrk_aligned>:
 800c774:	b570      	push	{r4, r5, r6, lr}
 800c776:	4e0f      	ldr	r6, [pc, #60]	@ (800c7b4 <sbrk_aligned+0x40>)
 800c778:	460c      	mov	r4, r1
 800c77a:	6831      	ldr	r1, [r6, #0]
 800c77c:	4605      	mov	r5, r0
 800c77e:	b911      	cbnz	r1, 800c786 <sbrk_aligned+0x12>
 800c780:	f000 fe46 	bl	800d410 <_sbrk_r>
 800c784:	6030      	str	r0, [r6, #0]
 800c786:	4621      	mov	r1, r4
 800c788:	4628      	mov	r0, r5
 800c78a:	f000 fe41 	bl	800d410 <_sbrk_r>
 800c78e:	1c43      	adds	r3, r0, #1
 800c790:	d103      	bne.n	800c79a <sbrk_aligned+0x26>
 800c792:	f04f 34ff 	mov.w	r4, #4294967295
 800c796:	4620      	mov	r0, r4
 800c798:	bd70      	pop	{r4, r5, r6, pc}
 800c79a:	1cc4      	adds	r4, r0, #3
 800c79c:	f024 0403 	bic.w	r4, r4, #3
 800c7a0:	42a0      	cmp	r0, r4
 800c7a2:	d0f8      	beq.n	800c796 <sbrk_aligned+0x22>
 800c7a4:	1a21      	subs	r1, r4, r0
 800c7a6:	4628      	mov	r0, r5
 800c7a8:	f000 fe32 	bl	800d410 <_sbrk_r>
 800c7ac:	3001      	adds	r0, #1
 800c7ae:	d1f2      	bne.n	800c796 <sbrk_aligned+0x22>
 800c7b0:	e7ef      	b.n	800c792 <sbrk_aligned+0x1e>
 800c7b2:	bf00      	nop
 800c7b4:	2000727c 	.word	0x2000727c

0800c7b8 <_malloc_r>:
 800c7b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7bc:	1ccd      	adds	r5, r1, #3
 800c7be:	f025 0503 	bic.w	r5, r5, #3
 800c7c2:	3508      	adds	r5, #8
 800c7c4:	2d0c      	cmp	r5, #12
 800c7c6:	bf38      	it	cc
 800c7c8:	250c      	movcc	r5, #12
 800c7ca:	2d00      	cmp	r5, #0
 800c7cc:	4606      	mov	r6, r0
 800c7ce:	db01      	blt.n	800c7d4 <_malloc_r+0x1c>
 800c7d0:	42a9      	cmp	r1, r5
 800c7d2:	d904      	bls.n	800c7de <_malloc_r+0x26>
 800c7d4:	230c      	movs	r3, #12
 800c7d6:	6033      	str	r3, [r6, #0]
 800c7d8:	2000      	movs	r0, #0
 800c7da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c8b4 <_malloc_r+0xfc>
 800c7e2:	f000 f869 	bl	800c8b8 <__malloc_lock>
 800c7e6:	f8d8 3000 	ldr.w	r3, [r8]
 800c7ea:	461c      	mov	r4, r3
 800c7ec:	bb44      	cbnz	r4, 800c840 <_malloc_r+0x88>
 800c7ee:	4629      	mov	r1, r5
 800c7f0:	4630      	mov	r0, r6
 800c7f2:	f7ff ffbf 	bl	800c774 <sbrk_aligned>
 800c7f6:	1c43      	adds	r3, r0, #1
 800c7f8:	4604      	mov	r4, r0
 800c7fa:	d158      	bne.n	800c8ae <_malloc_r+0xf6>
 800c7fc:	f8d8 4000 	ldr.w	r4, [r8]
 800c800:	4627      	mov	r7, r4
 800c802:	2f00      	cmp	r7, #0
 800c804:	d143      	bne.n	800c88e <_malloc_r+0xd6>
 800c806:	2c00      	cmp	r4, #0
 800c808:	d04b      	beq.n	800c8a2 <_malloc_r+0xea>
 800c80a:	6823      	ldr	r3, [r4, #0]
 800c80c:	4639      	mov	r1, r7
 800c80e:	4630      	mov	r0, r6
 800c810:	eb04 0903 	add.w	r9, r4, r3
 800c814:	f000 fdfc 	bl	800d410 <_sbrk_r>
 800c818:	4581      	cmp	r9, r0
 800c81a:	d142      	bne.n	800c8a2 <_malloc_r+0xea>
 800c81c:	6821      	ldr	r1, [r4, #0]
 800c81e:	1a6d      	subs	r5, r5, r1
 800c820:	4629      	mov	r1, r5
 800c822:	4630      	mov	r0, r6
 800c824:	f7ff ffa6 	bl	800c774 <sbrk_aligned>
 800c828:	3001      	adds	r0, #1
 800c82a:	d03a      	beq.n	800c8a2 <_malloc_r+0xea>
 800c82c:	6823      	ldr	r3, [r4, #0]
 800c82e:	442b      	add	r3, r5
 800c830:	6023      	str	r3, [r4, #0]
 800c832:	f8d8 3000 	ldr.w	r3, [r8]
 800c836:	685a      	ldr	r2, [r3, #4]
 800c838:	bb62      	cbnz	r2, 800c894 <_malloc_r+0xdc>
 800c83a:	f8c8 7000 	str.w	r7, [r8]
 800c83e:	e00f      	b.n	800c860 <_malloc_r+0xa8>
 800c840:	6822      	ldr	r2, [r4, #0]
 800c842:	1b52      	subs	r2, r2, r5
 800c844:	d420      	bmi.n	800c888 <_malloc_r+0xd0>
 800c846:	2a0b      	cmp	r2, #11
 800c848:	d917      	bls.n	800c87a <_malloc_r+0xc2>
 800c84a:	1961      	adds	r1, r4, r5
 800c84c:	42a3      	cmp	r3, r4
 800c84e:	6025      	str	r5, [r4, #0]
 800c850:	bf18      	it	ne
 800c852:	6059      	strne	r1, [r3, #4]
 800c854:	6863      	ldr	r3, [r4, #4]
 800c856:	bf08      	it	eq
 800c858:	f8c8 1000 	streq.w	r1, [r8]
 800c85c:	5162      	str	r2, [r4, r5]
 800c85e:	604b      	str	r3, [r1, #4]
 800c860:	4630      	mov	r0, r6
 800c862:	f000 f82f 	bl	800c8c4 <__malloc_unlock>
 800c866:	f104 000b 	add.w	r0, r4, #11
 800c86a:	1d23      	adds	r3, r4, #4
 800c86c:	f020 0007 	bic.w	r0, r0, #7
 800c870:	1ac2      	subs	r2, r0, r3
 800c872:	bf1c      	itt	ne
 800c874:	1a1b      	subne	r3, r3, r0
 800c876:	50a3      	strne	r3, [r4, r2]
 800c878:	e7af      	b.n	800c7da <_malloc_r+0x22>
 800c87a:	6862      	ldr	r2, [r4, #4]
 800c87c:	42a3      	cmp	r3, r4
 800c87e:	bf0c      	ite	eq
 800c880:	f8c8 2000 	streq.w	r2, [r8]
 800c884:	605a      	strne	r2, [r3, #4]
 800c886:	e7eb      	b.n	800c860 <_malloc_r+0xa8>
 800c888:	4623      	mov	r3, r4
 800c88a:	6864      	ldr	r4, [r4, #4]
 800c88c:	e7ae      	b.n	800c7ec <_malloc_r+0x34>
 800c88e:	463c      	mov	r4, r7
 800c890:	687f      	ldr	r7, [r7, #4]
 800c892:	e7b6      	b.n	800c802 <_malloc_r+0x4a>
 800c894:	461a      	mov	r2, r3
 800c896:	685b      	ldr	r3, [r3, #4]
 800c898:	42a3      	cmp	r3, r4
 800c89a:	d1fb      	bne.n	800c894 <_malloc_r+0xdc>
 800c89c:	2300      	movs	r3, #0
 800c89e:	6053      	str	r3, [r2, #4]
 800c8a0:	e7de      	b.n	800c860 <_malloc_r+0xa8>
 800c8a2:	230c      	movs	r3, #12
 800c8a4:	6033      	str	r3, [r6, #0]
 800c8a6:	4630      	mov	r0, r6
 800c8a8:	f000 f80c 	bl	800c8c4 <__malloc_unlock>
 800c8ac:	e794      	b.n	800c7d8 <_malloc_r+0x20>
 800c8ae:	6005      	str	r5, [r0, #0]
 800c8b0:	e7d6      	b.n	800c860 <_malloc_r+0xa8>
 800c8b2:	bf00      	nop
 800c8b4:	20007280 	.word	0x20007280

0800c8b8 <__malloc_lock>:
 800c8b8:	4801      	ldr	r0, [pc, #4]	@ (800c8c0 <__malloc_lock+0x8>)
 800c8ba:	f7ff b8aa 	b.w	800ba12 <__retarget_lock_acquire_recursive>
 800c8be:	bf00      	nop
 800c8c0:	20007278 	.word	0x20007278

0800c8c4 <__malloc_unlock>:
 800c8c4:	4801      	ldr	r0, [pc, #4]	@ (800c8cc <__malloc_unlock+0x8>)
 800c8c6:	f7ff b8a5 	b.w	800ba14 <__retarget_lock_release_recursive>
 800c8ca:	bf00      	nop
 800c8cc:	20007278 	.word	0x20007278

0800c8d0 <_Balloc>:
 800c8d0:	b570      	push	{r4, r5, r6, lr}
 800c8d2:	69c6      	ldr	r6, [r0, #28]
 800c8d4:	4604      	mov	r4, r0
 800c8d6:	460d      	mov	r5, r1
 800c8d8:	b976      	cbnz	r6, 800c8f8 <_Balloc+0x28>
 800c8da:	2010      	movs	r0, #16
 800c8dc:	f7ff ff42 	bl	800c764 <malloc>
 800c8e0:	4602      	mov	r2, r0
 800c8e2:	61e0      	str	r0, [r4, #28]
 800c8e4:	b920      	cbnz	r0, 800c8f0 <_Balloc+0x20>
 800c8e6:	4b18      	ldr	r3, [pc, #96]	@ (800c948 <_Balloc+0x78>)
 800c8e8:	4818      	ldr	r0, [pc, #96]	@ (800c94c <_Balloc+0x7c>)
 800c8ea:	216b      	movs	r1, #107	@ 0x6b
 800c8ec:	f000 fda0 	bl	800d430 <__assert_func>
 800c8f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c8f4:	6006      	str	r6, [r0, #0]
 800c8f6:	60c6      	str	r6, [r0, #12]
 800c8f8:	69e6      	ldr	r6, [r4, #28]
 800c8fa:	68f3      	ldr	r3, [r6, #12]
 800c8fc:	b183      	cbz	r3, 800c920 <_Balloc+0x50>
 800c8fe:	69e3      	ldr	r3, [r4, #28]
 800c900:	68db      	ldr	r3, [r3, #12]
 800c902:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c906:	b9b8      	cbnz	r0, 800c938 <_Balloc+0x68>
 800c908:	2101      	movs	r1, #1
 800c90a:	fa01 f605 	lsl.w	r6, r1, r5
 800c90e:	1d72      	adds	r2, r6, #5
 800c910:	0092      	lsls	r2, r2, #2
 800c912:	4620      	mov	r0, r4
 800c914:	f000 fdaa 	bl	800d46c <_calloc_r>
 800c918:	b160      	cbz	r0, 800c934 <_Balloc+0x64>
 800c91a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c91e:	e00e      	b.n	800c93e <_Balloc+0x6e>
 800c920:	2221      	movs	r2, #33	@ 0x21
 800c922:	2104      	movs	r1, #4
 800c924:	4620      	mov	r0, r4
 800c926:	f000 fda1 	bl	800d46c <_calloc_r>
 800c92a:	69e3      	ldr	r3, [r4, #28]
 800c92c:	60f0      	str	r0, [r6, #12]
 800c92e:	68db      	ldr	r3, [r3, #12]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d1e4      	bne.n	800c8fe <_Balloc+0x2e>
 800c934:	2000      	movs	r0, #0
 800c936:	bd70      	pop	{r4, r5, r6, pc}
 800c938:	6802      	ldr	r2, [r0, #0]
 800c93a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c93e:	2300      	movs	r3, #0
 800c940:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c944:	e7f7      	b.n	800c936 <_Balloc+0x66>
 800c946:	bf00      	nop
 800c948:	0800dfd5 	.word	0x0800dfd5
 800c94c:	0800e055 	.word	0x0800e055

0800c950 <_Bfree>:
 800c950:	b570      	push	{r4, r5, r6, lr}
 800c952:	69c6      	ldr	r6, [r0, #28]
 800c954:	4605      	mov	r5, r0
 800c956:	460c      	mov	r4, r1
 800c958:	b976      	cbnz	r6, 800c978 <_Bfree+0x28>
 800c95a:	2010      	movs	r0, #16
 800c95c:	f7ff ff02 	bl	800c764 <malloc>
 800c960:	4602      	mov	r2, r0
 800c962:	61e8      	str	r0, [r5, #28]
 800c964:	b920      	cbnz	r0, 800c970 <_Bfree+0x20>
 800c966:	4b09      	ldr	r3, [pc, #36]	@ (800c98c <_Bfree+0x3c>)
 800c968:	4809      	ldr	r0, [pc, #36]	@ (800c990 <_Bfree+0x40>)
 800c96a:	218f      	movs	r1, #143	@ 0x8f
 800c96c:	f000 fd60 	bl	800d430 <__assert_func>
 800c970:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c974:	6006      	str	r6, [r0, #0]
 800c976:	60c6      	str	r6, [r0, #12]
 800c978:	b13c      	cbz	r4, 800c98a <_Bfree+0x3a>
 800c97a:	69eb      	ldr	r3, [r5, #28]
 800c97c:	6862      	ldr	r2, [r4, #4]
 800c97e:	68db      	ldr	r3, [r3, #12]
 800c980:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c984:	6021      	str	r1, [r4, #0]
 800c986:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c98a:	bd70      	pop	{r4, r5, r6, pc}
 800c98c:	0800dfd5 	.word	0x0800dfd5
 800c990:	0800e055 	.word	0x0800e055

0800c994 <__multadd>:
 800c994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c998:	690d      	ldr	r5, [r1, #16]
 800c99a:	4607      	mov	r7, r0
 800c99c:	460c      	mov	r4, r1
 800c99e:	461e      	mov	r6, r3
 800c9a0:	f101 0c14 	add.w	ip, r1, #20
 800c9a4:	2000      	movs	r0, #0
 800c9a6:	f8dc 3000 	ldr.w	r3, [ip]
 800c9aa:	b299      	uxth	r1, r3
 800c9ac:	fb02 6101 	mla	r1, r2, r1, r6
 800c9b0:	0c1e      	lsrs	r6, r3, #16
 800c9b2:	0c0b      	lsrs	r3, r1, #16
 800c9b4:	fb02 3306 	mla	r3, r2, r6, r3
 800c9b8:	b289      	uxth	r1, r1
 800c9ba:	3001      	adds	r0, #1
 800c9bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c9c0:	4285      	cmp	r5, r0
 800c9c2:	f84c 1b04 	str.w	r1, [ip], #4
 800c9c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c9ca:	dcec      	bgt.n	800c9a6 <__multadd+0x12>
 800c9cc:	b30e      	cbz	r6, 800ca12 <__multadd+0x7e>
 800c9ce:	68a3      	ldr	r3, [r4, #8]
 800c9d0:	42ab      	cmp	r3, r5
 800c9d2:	dc19      	bgt.n	800ca08 <__multadd+0x74>
 800c9d4:	6861      	ldr	r1, [r4, #4]
 800c9d6:	4638      	mov	r0, r7
 800c9d8:	3101      	adds	r1, #1
 800c9da:	f7ff ff79 	bl	800c8d0 <_Balloc>
 800c9de:	4680      	mov	r8, r0
 800c9e0:	b928      	cbnz	r0, 800c9ee <__multadd+0x5a>
 800c9e2:	4602      	mov	r2, r0
 800c9e4:	4b0c      	ldr	r3, [pc, #48]	@ (800ca18 <__multadd+0x84>)
 800c9e6:	480d      	ldr	r0, [pc, #52]	@ (800ca1c <__multadd+0x88>)
 800c9e8:	21ba      	movs	r1, #186	@ 0xba
 800c9ea:	f000 fd21 	bl	800d430 <__assert_func>
 800c9ee:	6922      	ldr	r2, [r4, #16]
 800c9f0:	3202      	adds	r2, #2
 800c9f2:	f104 010c 	add.w	r1, r4, #12
 800c9f6:	0092      	lsls	r2, r2, #2
 800c9f8:	300c      	adds	r0, #12
 800c9fa:	f7ff f80c 	bl	800ba16 <memcpy>
 800c9fe:	4621      	mov	r1, r4
 800ca00:	4638      	mov	r0, r7
 800ca02:	f7ff ffa5 	bl	800c950 <_Bfree>
 800ca06:	4644      	mov	r4, r8
 800ca08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ca0c:	3501      	adds	r5, #1
 800ca0e:	615e      	str	r6, [r3, #20]
 800ca10:	6125      	str	r5, [r4, #16]
 800ca12:	4620      	mov	r0, r4
 800ca14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca18:	0800e044 	.word	0x0800e044
 800ca1c:	0800e055 	.word	0x0800e055

0800ca20 <__hi0bits>:
 800ca20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ca24:	4603      	mov	r3, r0
 800ca26:	bf36      	itet	cc
 800ca28:	0403      	lslcc	r3, r0, #16
 800ca2a:	2000      	movcs	r0, #0
 800ca2c:	2010      	movcc	r0, #16
 800ca2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca32:	bf3c      	itt	cc
 800ca34:	021b      	lslcc	r3, r3, #8
 800ca36:	3008      	addcc	r0, #8
 800ca38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca3c:	bf3c      	itt	cc
 800ca3e:	011b      	lslcc	r3, r3, #4
 800ca40:	3004      	addcc	r0, #4
 800ca42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca46:	bf3c      	itt	cc
 800ca48:	009b      	lslcc	r3, r3, #2
 800ca4a:	3002      	addcc	r0, #2
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	db05      	blt.n	800ca5c <__hi0bits+0x3c>
 800ca50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ca54:	f100 0001 	add.w	r0, r0, #1
 800ca58:	bf08      	it	eq
 800ca5a:	2020      	moveq	r0, #32
 800ca5c:	4770      	bx	lr

0800ca5e <__lo0bits>:
 800ca5e:	6803      	ldr	r3, [r0, #0]
 800ca60:	4602      	mov	r2, r0
 800ca62:	f013 0007 	ands.w	r0, r3, #7
 800ca66:	d00b      	beq.n	800ca80 <__lo0bits+0x22>
 800ca68:	07d9      	lsls	r1, r3, #31
 800ca6a:	d421      	bmi.n	800cab0 <__lo0bits+0x52>
 800ca6c:	0798      	lsls	r0, r3, #30
 800ca6e:	bf49      	itett	mi
 800ca70:	085b      	lsrmi	r3, r3, #1
 800ca72:	089b      	lsrpl	r3, r3, #2
 800ca74:	2001      	movmi	r0, #1
 800ca76:	6013      	strmi	r3, [r2, #0]
 800ca78:	bf5c      	itt	pl
 800ca7a:	6013      	strpl	r3, [r2, #0]
 800ca7c:	2002      	movpl	r0, #2
 800ca7e:	4770      	bx	lr
 800ca80:	b299      	uxth	r1, r3
 800ca82:	b909      	cbnz	r1, 800ca88 <__lo0bits+0x2a>
 800ca84:	0c1b      	lsrs	r3, r3, #16
 800ca86:	2010      	movs	r0, #16
 800ca88:	b2d9      	uxtb	r1, r3
 800ca8a:	b909      	cbnz	r1, 800ca90 <__lo0bits+0x32>
 800ca8c:	3008      	adds	r0, #8
 800ca8e:	0a1b      	lsrs	r3, r3, #8
 800ca90:	0719      	lsls	r1, r3, #28
 800ca92:	bf04      	itt	eq
 800ca94:	091b      	lsreq	r3, r3, #4
 800ca96:	3004      	addeq	r0, #4
 800ca98:	0799      	lsls	r1, r3, #30
 800ca9a:	bf04      	itt	eq
 800ca9c:	089b      	lsreq	r3, r3, #2
 800ca9e:	3002      	addeq	r0, #2
 800caa0:	07d9      	lsls	r1, r3, #31
 800caa2:	d403      	bmi.n	800caac <__lo0bits+0x4e>
 800caa4:	085b      	lsrs	r3, r3, #1
 800caa6:	f100 0001 	add.w	r0, r0, #1
 800caaa:	d003      	beq.n	800cab4 <__lo0bits+0x56>
 800caac:	6013      	str	r3, [r2, #0]
 800caae:	4770      	bx	lr
 800cab0:	2000      	movs	r0, #0
 800cab2:	4770      	bx	lr
 800cab4:	2020      	movs	r0, #32
 800cab6:	4770      	bx	lr

0800cab8 <__i2b>:
 800cab8:	b510      	push	{r4, lr}
 800caba:	460c      	mov	r4, r1
 800cabc:	2101      	movs	r1, #1
 800cabe:	f7ff ff07 	bl	800c8d0 <_Balloc>
 800cac2:	4602      	mov	r2, r0
 800cac4:	b928      	cbnz	r0, 800cad2 <__i2b+0x1a>
 800cac6:	4b05      	ldr	r3, [pc, #20]	@ (800cadc <__i2b+0x24>)
 800cac8:	4805      	ldr	r0, [pc, #20]	@ (800cae0 <__i2b+0x28>)
 800caca:	f240 1145 	movw	r1, #325	@ 0x145
 800cace:	f000 fcaf 	bl	800d430 <__assert_func>
 800cad2:	2301      	movs	r3, #1
 800cad4:	6144      	str	r4, [r0, #20]
 800cad6:	6103      	str	r3, [r0, #16]
 800cad8:	bd10      	pop	{r4, pc}
 800cada:	bf00      	nop
 800cadc:	0800e044 	.word	0x0800e044
 800cae0:	0800e055 	.word	0x0800e055

0800cae4 <__multiply>:
 800cae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cae8:	4614      	mov	r4, r2
 800caea:	690a      	ldr	r2, [r1, #16]
 800caec:	6923      	ldr	r3, [r4, #16]
 800caee:	429a      	cmp	r2, r3
 800caf0:	bfa8      	it	ge
 800caf2:	4623      	movge	r3, r4
 800caf4:	460f      	mov	r7, r1
 800caf6:	bfa4      	itt	ge
 800caf8:	460c      	movge	r4, r1
 800cafa:	461f      	movge	r7, r3
 800cafc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cb00:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cb04:	68a3      	ldr	r3, [r4, #8]
 800cb06:	6861      	ldr	r1, [r4, #4]
 800cb08:	eb0a 0609 	add.w	r6, sl, r9
 800cb0c:	42b3      	cmp	r3, r6
 800cb0e:	b085      	sub	sp, #20
 800cb10:	bfb8      	it	lt
 800cb12:	3101      	addlt	r1, #1
 800cb14:	f7ff fedc 	bl	800c8d0 <_Balloc>
 800cb18:	b930      	cbnz	r0, 800cb28 <__multiply+0x44>
 800cb1a:	4602      	mov	r2, r0
 800cb1c:	4b44      	ldr	r3, [pc, #272]	@ (800cc30 <__multiply+0x14c>)
 800cb1e:	4845      	ldr	r0, [pc, #276]	@ (800cc34 <__multiply+0x150>)
 800cb20:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cb24:	f000 fc84 	bl	800d430 <__assert_func>
 800cb28:	f100 0514 	add.w	r5, r0, #20
 800cb2c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cb30:	462b      	mov	r3, r5
 800cb32:	2200      	movs	r2, #0
 800cb34:	4543      	cmp	r3, r8
 800cb36:	d321      	bcc.n	800cb7c <__multiply+0x98>
 800cb38:	f107 0114 	add.w	r1, r7, #20
 800cb3c:	f104 0214 	add.w	r2, r4, #20
 800cb40:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800cb44:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cb48:	9302      	str	r3, [sp, #8]
 800cb4a:	1b13      	subs	r3, r2, r4
 800cb4c:	3b15      	subs	r3, #21
 800cb4e:	f023 0303 	bic.w	r3, r3, #3
 800cb52:	3304      	adds	r3, #4
 800cb54:	f104 0715 	add.w	r7, r4, #21
 800cb58:	42ba      	cmp	r2, r7
 800cb5a:	bf38      	it	cc
 800cb5c:	2304      	movcc	r3, #4
 800cb5e:	9301      	str	r3, [sp, #4]
 800cb60:	9b02      	ldr	r3, [sp, #8]
 800cb62:	9103      	str	r1, [sp, #12]
 800cb64:	428b      	cmp	r3, r1
 800cb66:	d80c      	bhi.n	800cb82 <__multiply+0x9e>
 800cb68:	2e00      	cmp	r6, #0
 800cb6a:	dd03      	ble.n	800cb74 <__multiply+0x90>
 800cb6c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d05b      	beq.n	800cc2c <__multiply+0x148>
 800cb74:	6106      	str	r6, [r0, #16]
 800cb76:	b005      	add	sp, #20
 800cb78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb7c:	f843 2b04 	str.w	r2, [r3], #4
 800cb80:	e7d8      	b.n	800cb34 <__multiply+0x50>
 800cb82:	f8b1 a000 	ldrh.w	sl, [r1]
 800cb86:	f1ba 0f00 	cmp.w	sl, #0
 800cb8a:	d024      	beq.n	800cbd6 <__multiply+0xf2>
 800cb8c:	f104 0e14 	add.w	lr, r4, #20
 800cb90:	46a9      	mov	r9, r5
 800cb92:	f04f 0c00 	mov.w	ip, #0
 800cb96:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cb9a:	f8d9 3000 	ldr.w	r3, [r9]
 800cb9e:	fa1f fb87 	uxth.w	fp, r7
 800cba2:	b29b      	uxth	r3, r3
 800cba4:	fb0a 330b 	mla	r3, sl, fp, r3
 800cba8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cbac:	f8d9 7000 	ldr.w	r7, [r9]
 800cbb0:	4463      	add	r3, ip
 800cbb2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cbb6:	fb0a c70b 	mla	r7, sl, fp, ip
 800cbba:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cbbe:	b29b      	uxth	r3, r3
 800cbc0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cbc4:	4572      	cmp	r2, lr
 800cbc6:	f849 3b04 	str.w	r3, [r9], #4
 800cbca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cbce:	d8e2      	bhi.n	800cb96 <__multiply+0xb2>
 800cbd0:	9b01      	ldr	r3, [sp, #4]
 800cbd2:	f845 c003 	str.w	ip, [r5, r3]
 800cbd6:	9b03      	ldr	r3, [sp, #12]
 800cbd8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cbdc:	3104      	adds	r1, #4
 800cbde:	f1b9 0f00 	cmp.w	r9, #0
 800cbe2:	d021      	beq.n	800cc28 <__multiply+0x144>
 800cbe4:	682b      	ldr	r3, [r5, #0]
 800cbe6:	f104 0c14 	add.w	ip, r4, #20
 800cbea:	46ae      	mov	lr, r5
 800cbec:	f04f 0a00 	mov.w	sl, #0
 800cbf0:	f8bc b000 	ldrh.w	fp, [ip]
 800cbf4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cbf8:	fb09 770b 	mla	r7, r9, fp, r7
 800cbfc:	4457      	add	r7, sl
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cc04:	f84e 3b04 	str.w	r3, [lr], #4
 800cc08:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cc0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc10:	f8be 3000 	ldrh.w	r3, [lr]
 800cc14:	fb09 330a 	mla	r3, r9, sl, r3
 800cc18:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cc1c:	4562      	cmp	r2, ip
 800cc1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc22:	d8e5      	bhi.n	800cbf0 <__multiply+0x10c>
 800cc24:	9f01      	ldr	r7, [sp, #4]
 800cc26:	51eb      	str	r3, [r5, r7]
 800cc28:	3504      	adds	r5, #4
 800cc2a:	e799      	b.n	800cb60 <__multiply+0x7c>
 800cc2c:	3e01      	subs	r6, #1
 800cc2e:	e79b      	b.n	800cb68 <__multiply+0x84>
 800cc30:	0800e044 	.word	0x0800e044
 800cc34:	0800e055 	.word	0x0800e055

0800cc38 <__pow5mult>:
 800cc38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc3c:	4615      	mov	r5, r2
 800cc3e:	f012 0203 	ands.w	r2, r2, #3
 800cc42:	4607      	mov	r7, r0
 800cc44:	460e      	mov	r6, r1
 800cc46:	d007      	beq.n	800cc58 <__pow5mult+0x20>
 800cc48:	4c25      	ldr	r4, [pc, #148]	@ (800cce0 <__pow5mult+0xa8>)
 800cc4a:	3a01      	subs	r2, #1
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc52:	f7ff fe9f 	bl	800c994 <__multadd>
 800cc56:	4606      	mov	r6, r0
 800cc58:	10ad      	asrs	r5, r5, #2
 800cc5a:	d03d      	beq.n	800ccd8 <__pow5mult+0xa0>
 800cc5c:	69fc      	ldr	r4, [r7, #28]
 800cc5e:	b97c      	cbnz	r4, 800cc80 <__pow5mult+0x48>
 800cc60:	2010      	movs	r0, #16
 800cc62:	f7ff fd7f 	bl	800c764 <malloc>
 800cc66:	4602      	mov	r2, r0
 800cc68:	61f8      	str	r0, [r7, #28]
 800cc6a:	b928      	cbnz	r0, 800cc78 <__pow5mult+0x40>
 800cc6c:	4b1d      	ldr	r3, [pc, #116]	@ (800cce4 <__pow5mult+0xac>)
 800cc6e:	481e      	ldr	r0, [pc, #120]	@ (800cce8 <__pow5mult+0xb0>)
 800cc70:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cc74:	f000 fbdc 	bl	800d430 <__assert_func>
 800cc78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cc7c:	6004      	str	r4, [r0, #0]
 800cc7e:	60c4      	str	r4, [r0, #12]
 800cc80:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cc84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cc88:	b94c      	cbnz	r4, 800cc9e <__pow5mult+0x66>
 800cc8a:	f240 2171 	movw	r1, #625	@ 0x271
 800cc8e:	4638      	mov	r0, r7
 800cc90:	f7ff ff12 	bl	800cab8 <__i2b>
 800cc94:	2300      	movs	r3, #0
 800cc96:	f8c8 0008 	str.w	r0, [r8, #8]
 800cc9a:	4604      	mov	r4, r0
 800cc9c:	6003      	str	r3, [r0, #0]
 800cc9e:	f04f 0900 	mov.w	r9, #0
 800cca2:	07eb      	lsls	r3, r5, #31
 800cca4:	d50a      	bpl.n	800ccbc <__pow5mult+0x84>
 800cca6:	4631      	mov	r1, r6
 800cca8:	4622      	mov	r2, r4
 800ccaa:	4638      	mov	r0, r7
 800ccac:	f7ff ff1a 	bl	800cae4 <__multiply>
 800ccb0:	4631      	mov	r1, r6
 800ccb2:	4680      	mov	r8, r0
 800ccb4:	4638      	mov	r0, r7
 800ccb6:	f7ff fe4b 	bl	800c950 <_Bfree>
 800ccba:	4646      	mov	r6, r8
 800ccbc:	106d      	asrs	r5, r5, #1
 800ccbe:	d00b      	beq.n	800ccd8 <__pow5mult+0xa0>
 800ccc0:	6820      	ldr	r0, [r4, #0]
 800ccc2:	b938      	cbnz	r0, 800ccd4 <__pow5mult+0x9c>
 800ccc4:	4622      	mov	r2, r4
 800ccc6:	4621      	mov	r1, r4
 800ccc8:	4638      	mov	r0, r7
 800ccca:	f7ff ff0b 	bl	800cae4 <__multiply>
 800ccce:	6020      	str	r0, [r4, #0]
 800ccd0:	f8c0 9000 	str.w	r9, [r0]
 800ccd4:	4604      	mov	r4, r0
 800ccd6:	e7e4      	b.n	800cca2 <__pow5mult+0x6a>
 800ccd8:	4630      	mov	r0, r6
 800ccda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccde:	bf00      	nop
 800cce0:	0800e0b0 	.word	0x0800e0b0
 800cce4:	0800dfd5 	.word	0x0800dfd5
 800cce8:	0800e055 	.word	0x0800e055

0800ccec <__lshift>:
 800ccec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccf0:	460c      	mov	r4, r1
 800ccf2:	6849      	ldr	r1, [r1, #4]
 800ccf4:	6923      	ldr	r3, [r4, #16]
 800ccf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ccfa:	68a3      	ldr	r3, [r4, #8]
 800ccfc:	4607      	mov	r7, r0
 800ccfe:	4691      	mov	r9, r2
 800cd00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cd04:	f108 0601 	add.w	r6, r8, #1
 800cd08:	42b3      	cmp	r3, r6
 800cd0a:	db0b      	blt.n	800cd24 <__lshift+0x38>
 800cd0c:	4638      	mov	r0, r7
 800cd0e:	f7ff fddf 	bl	800c8d0 <_Balloc>
 800cd12:	4605      	mov	r5, r0
 800cd14:	b948      	cbnz	r0, 800cd2a <__lshift+0x3e>
 800cd16:	4602      	mov	r2, r0
 800cd18:	4b28      	ldr	r3, [pc, #160]	@ (800cdbc <__lshift+0xd0>)
 800cd1a:	4829      	ldr	r0, [pc, #164]	@ (800cdc0 <__lshift+0xd4>)
 800cd1c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cd20:	f000 fb86 	bl	800d430 <__assert_func>
 800cd24:	3101      	adds	r1, #1
 800cd26:	005b      	lsls	r3, r3, #1
 800cd28:	e7ee      	b.n	800cd08 <__lshift+0x1c>
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	f100 0114 	add.w	r1, r0, #20
 800cd30:	f100 0210 	add.w	r2, r0, #16
 800cd34:	4618      	mov	r0, r3
 800cd36:	4553      	cmp	r3, sl
 800cd38:	db33      	blt.n	800cda2 <__lshift+0xb6>
 800cd3a:	6920      	ldr	r0, [r4, #16]
 800cd3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cd40:	f104 0314 	add.w	r3, r4, #20
 800cd44:	f019 091f 	ands.w	r9, r9, #31
 800cd48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cd4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cd50:	d02b      	beq.n	800cdaa <__lshift+0xbe>
 800cd52:	f1c9 0e20 	rsb	lr, r9, #32
 800cd56:	468a      	mov	sl, r1
 800cd58:	2200      	movs	r2, #0
 800cd5a:	6818      	ldr	r0, [r3, #0]
 800cd5c:	fa00 f009 	lsl.w	r0, r0, r9
 800cd60:	4310      	orrs	r0, r2
 800cd62:	f84a 0b04 	str.w	r0, [sl], #4
 800cd66:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd6a:	459c      	cmp	ip, r3
 800cd6c:	fa22 f20e 	lsr.w	r2, r2, lr
 800cd70:	d8f3      	bhi.n	800cd5a <__lshift+0x6e>
 800cd72:	ebac 0304 	sub.w	r3, ip, r4
 800cd76:	3b15      	subs	r3, #21
 800cd78:	f023 0303 	bic.w	r3, r3, #3
 800cd7c:	3304      	adds	r3, #4
 800cd7e:	f104 0015 	add.w	r0, r4, #21
 800cd82:	4584      	cmp	ip, r0
 800cd84:	bf38      	it	cc
 800cd86:	2304      	movcc	r3, #4
 800cd88:	50ca      	str	r2, [r1, r3]
 800cd8a:	b10a      	cbz	r2, 800cd90 <__lshift+0xa4>
 800cd8c:	f108 0602 	add.w	r6, r8, #2
 800cd90:	3e01      	subs	r6, #1
 800cd92:	4638      	mov	r0, r7
 800cd94:	612e      	str	r6, [r5, #16]
 800cd96:	4621      	mov	r1, r4
 800cd98:	f7ff fdda 	bl	800c950 <_Bfree>
 800cd9c:	4628      	mov	r0, r5
 800cd9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cda2:	f842 0f04 	str.w	r0, [r2, #4]!
 800cda6:	3301      	adds	r3, #1
 800cda8:	e7c5      	b.n	800cd36 <__lshift+0x4a>
 800cdaa:	3904      	subs	r1, #4
 800cdac:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdb0:	f841 2f04 	str.w	r2, [r1, #4]!
 800cdb4:	459c      	cmp	ip, r3
 800cdb6:	d8f9      	bhi.n	800cdac <__lshift+0xc0>
 800cdb8:	e7ea      	b.n	800cd90 <__lshift+0xa4>
 800cdba:	bf00      	nop
 800cdbc:	0800e044 	.word	0x0800e044
 800cdc0:	0800e055 	.word	0x0800e055

0800cdc4 <__mcmp>:
 800cdc4:	690a      	ldr	r2, [r1, #16]
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	6900      	ldr	r0, [r0, #16]
 800cdca:	1a80      	subs	r0, r0, r2
 800cdcc:	b530      	push	{r4, r5, lr}
 800cdce:	d10e      	bne.n	800cdee <__mcmp+0x2a>
 800cdd0:	3314      	adds	r3, #20
 800cdd2:	3114      	adds	r1, #20
 800cdd4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cdd8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cddc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cde0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cde4:	4295      	cmp	r5, r2
 800cde6:	d003      	beq.n	800cdf0 <__mcmp+0x2c>
 800cde8:	d205      	bcs.n	800cdf6 <__mcmp+0x32>
 800cdea:	f04f 30ff 	mov.w	r0, #4294967295
 800cdee:	bd30      	pop	{r4, r5, pc}
 800cdf0:	42a3      	cmp	r3, r4
 800cdf2:	d3f3      	bcc.n	800cddc <__mcmp+0x18>
 800cdf4:	e7fb      	b.n	800cdee <__mcmp+0x2a>
 800cdf6:	2001      	movs	r0, #1
 800cdf8:	e7f9      	b.n	800cdee <__mcmp+0x2a>
	...

0800cdfc <__mdiff>:
 800cdfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce00:	4689      	mov	r9, r1
 800ce02:	4606      	mov	r6, r0
 800ce04:	4611      	mov	r1, r2
 800ce06:	4648      	mov	r0, r9
 800ce08:	4614      	mov	r4, r2
 800ce0a:	f7ff ffdb 	bl	800cdc4 <__mcmp>
 800ce0e:	1e05      	subs	r5, r0, #0
 800ce10:	d112      	bne.n	800ce38 <__mdiff+0x3c>
 800ce12:	4629      	mov	r1, r5
 800ce14:	4630      	mov	r0, r6
 800ce16:	f7ff fd5b 	bl	800c8d0 <_Balloc>
 800ce1a:	4602      	mov	r2, r0
 800ce1c:	b928      	cbnz	r0, 800ce2a <__mdiff+0x2e>
 800ce1e:	4b3f      	ldr	r3, [pc, #252]	@ (800cf1c <__mdiff+0x120>)
 800ce20:	f240 2137 	movw	r1, #567	@ 0x237
 800ce24:	483e      	ldr	r0, [pc, #248]	@ (800cf20 <__mdiff+0x124>)
 800ce26:	f000 fb03 	bl	800d430 <__assert_func>
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ce30:	4610      	mov	r0, r2
 800ce32:	b003      	add	sp, #12
 800ce34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce38:	bfbc      	itt	lt
 800ce3a:	464b      	movlt	r3, r9
 800ce3c:	46a1      	movlt	r9, r4
 800ce3e:	4630      	mov	r0, r6
 800ce40:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ce44:	bfba      	itte	lt
 800ce46:	461c      	movlt	r4, r3
 800ce48:	2501      	movlt	r5, #1
 800ce4a:	2500      	movge	r5, #0
 800ce4c:	f7ff fd40 	bl	800c8d0 <_Balloc>
 800ce50:	4602      	mov	r2, r0
 800ce52:	b918      	cbnz	r0, 800ce5c <__mdiff+0x60>
 800ce54:	4b31      	ldr	r3, [pc, #196]	@ (800cf1c <__mdiff+0x120>)
 800ce56:	f240 2145 	movw	r1, #581	@ 0x245
 800ce5a:	e7e3      	b.n	800ce24 <__mdiff+0x28>
 800ce5c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ce60:	6926      	ldr	r6, [r4, #16]
 800ce62:	60c5      	str	r5, [r0, #12]
 800ce64:	f109 0310 	add.w	r3, r9, #16
 800ce68:	f109 0514 	add.w	r5, r9, #20
 800ce6c:	f104 0e14 	add.w	lr, r4, #20
 800ce70:	f100 0b14 	add.w	fp, r0, #20
 800ce74:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ce78:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ce7c:	9301      	str	r3, [sp, #4]
 800ce7e:	46d9      	mov	r9, fp
 800ce80:	f04f 0c00 	mov.w	ip, #0
 800ce84:	9b01      	ldr	r3, [sp, #4]
 800ce86:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ce8a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ce8e:	9301      	str	r3, [sp, #4]
 800ce90:	fa1f f38a 	uxth.w	r3, sl
 800ce94:	4619      	mov	r1, r3
 800ce96:	b283      	uxth	r3, r0
 800ce98:	1acb      	subs	r3, r1, r3
 800ce9a:	0c00      	lsrs	r0, r0, #16
 800ce9c:	4463      	add	r3, ip
 800ce9e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cea2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cea6:	b29b      	uxth	r3, r3
 800cea8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ceac:	4576      	cmp	r6, lr
 800ceae:	f849 3b04 	str.w	r3, [r9], #4
 800ceb2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ceb6:	d8e5      	bhi.n	800ce84 <__mdiff+0x88>
 800ceb8:	1b33      	subs	r3, r6, r4
 800ceba:	3b15      	subs	r3, #21
 800cebc:	f023 0303 	bic.w	r3, r3, #3
 800cec0:	3415      	adds	r4, #21
 800cec2:	3304      	adds	r3, #4
 800cec4:	42a6      	cmp	r6, r4
 800cec6:	bf38      	it	cc
 800cec8:	2304      	movcc	r3, #4
 800ceca:	441d      	add	r5, r3
 800cecc:	445b      	add	r3, fp
 800cece:	461e      	mov	r6, r3
 800ced0:	462c      	mov	r4, r5
 800ced2:	4544      	cmp	r4, r8
 800ced4:	d30e      	bcc.n	800cef4 <__mdiff+0xf8>
 800ced6:	f108 0103 	add.w	r1, r8, #3
 800ceda:	1b49      	subs	r1, r1, r5
 800cedc:	f021 0103 	bic.w	r1, r1, #3
 800cee0:	3d03      	subs	r5, #3
 800cee2:	45a8      	cmp	r8, r5
 800cee4:	bf38      	it	cc
 800cee6:	2100      	movcc	r1, #0
 800cee8:	440b      	add	r3, r1
 800ceea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ceee:	b191      	cbz	r1, 800cf16 <__mdiff+0x11a>
 800cef0:	6117      	str	r7, [r2, #16]
 800cef2:	e79d      	b.n	800ce30 <__mdiff+0x34>
 800cef4:	f854 1b04 	ldr.w	r1, [r4], #4
 800cef8:	46e6      	mov	lr, ip
 800cefa:	0c08      	lsrs	r0, r1, #16
 800cefc:	fa1c fc81 	uxtah	ip, ip, r1
 800cf00:	4471      	add	r1, lr
 800cf02:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cf06:	b289      	uxth	r1, r1
 800cf08:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cf0c:	f846 1b04 	str.w	r1, [r6], #4
 800cf10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cf14:	e7dd      	b.n	800ced2 <__mdiff+0xd6>
 800cf16:	3f01      	subs	r7, #1
 800cf18:	e7e7      	b.n	800ceea <__mdiff+0xee>
 800cf1a:	bf00      	nop
 800cf1c:	0800e044 	.word	0x0800e044
 800cf20:	0800e055 	.word	0x0800e055

0800cf24 <__d2b>:
 800cf24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cf28:	460f      	mov	r7, r1
 800cf2a:	2101      	movs	r1, #1
 800cf2c:	ec59 8b10 	vmov	r8, r9, d0
 800cf30:	4616      	mov	r6, r2
 800cf32:	f7ff fccd 	bl	800c8d0 <_Balloc>
 800cf36:	4604      	mov	r4, r0
 800cf38:	b930      	cbnz	r0, 800cf48 <__d2b+0x24>
 800cf3a:	4602      	mov	r2, r0
 800cf3c:	4b23      	ldr	r3, [pc, #140]	@ (800cfcc <__d2b+0xa8>)
 800cf3e:	4824      	ldr	r0, [pc, #144]	@ (800cfd0 <__d2b+0xac>)
 800cf40:	f240 310f 	movw	r1, #783	@ 0x30f
 800cf44:	f000 fa74 	bl	800d430 <__assert_func>
 800cf48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cf4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf50:	b10d      	cbz	r5, 800cf56 <__d2b+0x32>
 800cf52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cf56:	9301      	str	r3, [sp, #4]
 800cf58:	f1b8 0300 	subs.w	r3, r8, #0
 800cf5c:	d023      	beq.n	800cfa6 <__d2b+0x82>
 800cf5e:	4668      	mov	r0, sp
 800cf60:	9300      	str	r3, [sp, #0]
 800cf62:	f7ff fd7c 	bl	800ca5e <__lo0bits>
 800cf66:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cf6a:	b1d0      	cbz	r0, 800cfa2 <__d2b+0x7e>
 800cf6c:	f1c0 0320 	rsb	r3, r0, #32
 800cf70:	fa02 f303 	lsl.w	r3, r2, r3
 800cf74:	430b      	orrs	r3, r1
 800cf76:	40c2      	lsrs	r2, r0
 800cf78:	6163      	str	r3, [r4, #20]
 800cf7a:	9201      	str	r2, [sp, #4]
 800cf7c:	9b01      	ldr	r3, [sp, #4]
 800cf7e:	61a3      	str	r3, [r4, #24]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	bf0c      	ite	eq
 800cf84:	2201      	moveq	r2, #1
 800cf86:	2202      	movne	r2, #2
 800cf88:	6122      	str	r2, [r4, #16]
 800cf8a:	b1a5      	cbz	r5, 800cfb6 <__d2b+0x92>
 800cf8c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cf90:	4405      	add	r5, r0
 800cf92:	603d      	str	r5, [r7, #0]
 800cf94:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cf98:	6030      	str	r0, [r6, #0]
 800cf9a:	4620      	mov	r0, r4
 800cf9c:	b003      	add	sp, #12
 800cf9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cfa2:	6161      	str	r1, [r4, #20]
 800cfa4:	e7ea      	b.n	800cf7c <__d2b+0x58>
 800cfa6:	a801      	add	r0, sp, #4
 800cfa8:	f7ff fd59 	bl	800ca5e <__lo0bits>
 800cfac:	9b01      	ldr	r3, [sp, #4]
 800cfae:	6163      	str	r3, [r4, #20]
 800cfb0:	3020      	adds	r0, #32
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	e7e8      	b.n	800cf88 <__d2b+0x64>
 800cfb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cfba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cfbe:	6038      	str	r0, [r7, #0]
 800cfc0:	6918      	ldr	r0, [r3, #16]
 800cfc2:	f7ff fd2d 	bl	800ca20 <__hi0bits>
 800cfc6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cfca:	e7e5      	b.n	800cf98 <__d2b+0x74>
 800cfcc:	0800e044 	.word	0x0800e044
 800cfd0:	0800e055 	.word	0x0800e055

0800cfd4 <__ssputs_r>:
 800cfd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfd8:	688e      	ldr	r6, [r1, #8]
 800cfda:	461f      	mov	r7, r3
 800cfdc:	42be      	cmp	r6, r7
 800cfde:	680b      	ldr	r3, [r1, #0]
 800cfe0:	4682      	mov	sl, r0
 800cfe2:	460c      	mov	r4, r1
 800cfe4:	4690      	mov	r8, r2
 800cfe6:	d82d      	bhi.n	800d044 <__ssputs_r+0x70>
 800cfe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cfec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cff0:	d026      	beq.n	800d040 <__ssputs_r+0x6c>
 800cff2:	6965      	ldr	r5, [r4, #20]
 800cff4:	6909      	ldr	r1, [r1, #16]
 800cff6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cffa:	eba3 0901 	sub.w	r9, r3, r1
 800cffe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d002:	1c7b      	adds	r3, r7, #1
 800d004:	444b      	add	r3, r9
 800d006:	106d      	asrs	r5, r5, #1
 800d008:	429d      	cmp	r5, r3
 800d00a:	bf38      	it	cc
 800d00c:	461d      	movcc	r5, r3
 800d00e:	0553      	lsls	r3, r2, #21
 800d010:	d527      	bpl.n	800d062 <__ssputs_r+0x8e>
 800d012:	4629      	mov	r1, r5
 800d014:	f7ff fbd0 	bl	800c7b8 <_malloc_r>
 800d018:	4606      	mov	r6, r0
 800d01a:	b360      	cbz	r0, 800d076 <__ssputs_r+0xa2>
 800d01c:	6921      	ldr	r1, [r4, #16]
 800d01e:	464a      	mov	r2, r9
 800d020:	f7fe fcf9 	bl	800ba16 <memcpy>
 800d024:	89a3      	ldrh	r3, [r4, #12]
 800d026:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d02a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d02e:	81a3      	strh	r3, [r4, #12]
 800d030:	6126      	str	r6, [r4, #16]
 800d032:	6165      	str	r5, [r4, #20]
 800d034:	444e      	add	r6, r9
 800d036:	eba5 0509 	sub.w	r5, r5, r9
 800d03a:	6026      	str	r6, [r4, #0]
 800d03c:	60a5      	str	r5, [r4, #8]
 800d03e:	463e      	mov	r6, r7
 800d040:	42be      	cmp	r6, r7
 800d042:	d900      	bls.n	800d046 <__ssputs_r+0x72>
 800d044:	463e      	mov	r6, r7
 800d046:	6820      	ldr	r0, [r4, #0]
 800d048:	4632      	mov	r2, r6
 800d04a:	4641      	mov	r1, r8
 800d04c:	f000 f9c6 	bl	800d3dc <memmove>
 800d050:	68a3      	ldr	r3, [r4, #8]
 800d052:	1b9b      	subs	r3, r3, r6
 800d054:	60a3      	str	r3, [r4, #8]
 800d056:	6823      	ldr	r3, [r4, #0]
 800d058:	4433      	add	r3, r6
 800d05a:	6023      	str	r3, [r4, #0]
 800d05c:	2000      	movs	r0, #0
 800d05e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d062:	462a      	mov	r2, r5
 800d064:	f000 fa28 	bl	800d4b8 <_realloc_r>
 800d068:	4606      	mov	r6, r0
 800d06a:	2800      	cmp	r0, #0
 800d06c:	d1e0      	bne.n	800d030 <__ssputs_r+0x5c>
 800d06e:	6921      	ldr	r1, [r4, #16]
 800d070:	4650      	mov	r0, sl
 800d072:	f7ff fb2d 	bl	800c6d0 <_free_r>
 800d076:	230c      	movs	r3, #12
 800d078:	f8ca 3000 	str.w	r3, [sl]
 800d07c:	89a3      	ldrh	r3, [r4, #12]
 800d07e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d082:	81a3      	strh	r3, [r4, #12]
 800d084:	f04f 30ff 	mov.w	r0, #4294967295
 800d088:	e7e9      	b.n	800d05e <__ssputs_r+0x8a>
	...

0800d08c <_svfiprintf_r>:
 800d08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d090:	4698      	mov	r8, r3
 800d092:	898b      	ldrh	r3, [r1, #12]
 800d094:	061b      	lsls	r3, r3, #24
 800d096:	b09d      	sub	sp, #116	@ 0x74
 800d098:	4607      	mov	r7, r0
 800d09a:	460d      	mov	r5, r1
 800d09c:	4614      	mov	r4, r2
 800d09e:	d510      	bpl.n	800d0c2 <_svfiprintf_r+0x36>
 800d0a0:	690b      	ldr	r3, [r1, #16]
 800d0a2:	b973      	cbnz	r3, 800d0c2 <_svfiprintf_r+0x36>
 800d0a4:	2140      	movs	r1, #64	@ 0x40
 800d0a6:	f7ff fb87 	bl	800c7b8 <_malloc_r>
 800d0aa:	6028      	str	r0, [r5, #0]
 800d0ac:	6128      	str	r0, [r5, #16]
 800d0ae:	b930      	cbnz	r0, 800d0be <_svfiprintf_r+0x32>
 800d0b0:	230c      	movs	r3, #12
 800d0b2:	603b      	str	r3, [r7, #0]
 800d0b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d0b8:	b01d      	add	sp, #116	@ 0x74
 800d0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0be:	2340      	movs	r3, #64	@ 0x40
 800d0c0:	616b      	str	r3, [r5, #20]
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0c6:	2320      	movs	r3, #32
 800d0c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d0cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0d0:	2330      	movs	r3, #48	@ 0x30
 800d0d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d270 <_svfiprintf_r+0x1e4>
 800d0d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d0da:	f04f 0901 	mov.w	r9, #1
 800d0de:	4623      	mov	r3, r4
 800d0e0:	469a      	mov	sl, r3
 800d0e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0e6:	b10a      	cbz	r2, 800d0ec <_svfiprintf_r+0x60>
 800d0e8:	2a25      	cmp	r2, #37	@ 0x25
 800d0ea:	d1f9      	bne.n	800d0e0 <_svfiprintf_r+0x54>
 800d0ec:	ebba 0b04 	subs.w	fp, sl, r4
 800d0f0:	d00b      	beq.n	800d10a <_svfiprintf_r+0x7e>
 800d0f2:	465b      	mov	r3, fp
 800d0f4:	4622      	mov	r2, r4
 800d0f6:	4629      	mov	r1, r5
 800d0f8:	4638      	mov	r0, r7
 800d0fa:	f7ff ff6b 	bl	800cfd4 <__ssputs_r>
 800d0fe:	3001      	adds	r0, #1
 800d100:	f000 80a7 	beq.w	800d252 <_svfiprintf_r+0x1c6>
 800d104:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d106:	445a      	add	r2, fp
 800d108:	9209      	str	r2, [sp, #36]	@ 0x24
 800d10a:	f89a 3000 	ldrb.w	r3, [sl]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	f000 809f 	beq.w	800d252 <_svfiprintf_r+0x1c6>
 800d114:	2300      	movs	r3, #0
 800d116:	f04f 32ff 	mov.w	r2, #4294967295
 800d11a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d11e:	f10a 0a01 	add.w	sl, sl, #1
 800d122:	9304      	str	r3, [sp, #16]
 800d124:	9307      	str	r3, [sp, #28]
 800d126:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d12a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d12c:	4654      	mov	r4, sl
 800d12e:	2205      	movs	r2, #5
 800d130:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d134:	484e      	ldr	r0, [pc, #312]	@ (800d270 <_svfiprintf_r+0x1e4>)
 800d136:	f7f3 f84b 	bl	80001d0 <memchr>
 800d13a:	9a04      	ldr	r2, [sp, #16]
 800d13c:	b9d8      	cbnz	r0, 800d176 <_svfiprintf_r+0xea>
 800d13e:	06d0      	lsls	r0, r2, #27
 800d140:	bf44      	itt	mi
 800d142:	2320      	movmi	r3, #32
 800d144:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d148:	0711      	lsls	r1, r2, #28
 800d14a:	bf44      	itt	mi
 800d14c:	232b      	movmi	r3, #43	@ 0x2b
 800d14e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d152:	f89a 3000 	ldrb.w	r3, [sl]
 800d156:	2b2a      	cmp	r3, #42	@ 0x2a
 800d158:	d015      	beq.n	800d186 <_svfiprintf_r+0xfa>
 800d15a:	9a07      	ldr	r2, [sp, #28]
 800d15c:	4654      	mov	r4, sl
 800d15e:	2000      	movs	r0, #0
 800d160:	f04f 0c0a 	mov.w	ip, #10
 800d164:	4621      	mov	r1, r4
 800d166:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d16a:	3b30      	subs	r3, #48	@ 0x30
 800d16c:	2b09      	cmp	r3, #9
 800d16e:	d94b      	bls.n	800d208 <_svfiprintf_r+0x17c>
 800d170:	b1b0      	cbz	r0, 800d1a0 <_svfiprintf_r+0x114>
 800d172:	9207      	str	r2, [sp, #28]
 800d174:	e014      	b.n	800d1a0 <_svfiprintf_r+0x114>
 800d176:	eba0 0308 	sub.w	r3, r0, r8
 800d17a:	fa09 f303 	lsl.w	r3, r9, r3
 800d17e:	4313      	orrs	r3, r2
 800d180:	9304      	str	r3, [sp, #16]
 800d182:	46a2      	mov	sl, r4
 800d184:	e7d2      	b.n	800d12c <_svfiprintf_r+0xa0>
 800d186:	9b03      	ldr	r3, [sp, #12]
 800d188:	1d19      	adds	r1, r3, #4
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	9103      	str	r1, [sp, #12]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	bfbb      	ittet	lt
 800d192:	425b      	neglt	r3, r3
 800d194:	f042 0202 	orrlt.w	r2, r2, #2
 800d198:	9307      	strge	r3, [sp, #28]
 800d19a:	9307      	strlt	r3, [sp, #28]
 800d19c:	bfb8      	it	lt
 800d19e:	9204      	strlt	r2, [sp, #16]
 800d1a0:	7823      	ldrb	r3, [r4, #0]
 800d1a2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d1a4:	d10a      	bne.n	800d1bc <_svfiprintf_r+0x130>
 800d1a6:	7863      	ldrb	r3, [r4, #1]
 800d1a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1aa:	d132      	bne.n	800d212 <_svfiprintf_r+0x186>
 800d1ac:	9b03      	ldr	r3, [sp, #12]
 800d1ae:	1d1a      	adds	r2, r3, #4
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	9203      	str	r2, [sp, #12]
 800d1b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d1b8:	3402      	adds	r4, #2
 800d1ba:	9305      	str	r3, [sp, #20]
 800d1bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d280 <_svfiprintf_r+0x1f4>
 800d1c0:	7821      	ldrb	r1, [r4, #0]
 800d1c2:	2203      	movs	r2, #3
 800d1c4:	4650      	mov	r0, sl
 800d1c6:	f7f3 f803 	bl	80001d0 <memchr>
 800d1ca:	b138      	cbz	r0, 800d1dc <_svfiprintf_r+0x150>
 800d1cc:	9b04      	ldr	r3, [sp, #16]
 800d1ce:	eba0 000a 	sub.w	r0, r0, sl
 800d1d2:	2240      	movs	r2, #64	@ 0x40
 800d1d4:	4082      	lsls	r2, r0
 800d1d6:	4313      	orrs	r3, r2
 800d1d8:	3401      	adds	r4, #1
 800d1da:	9304      	str	r3, [sp, #16]
 800d1dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1e0:	4824      	ldr	r0, [pc, #144]	@ (800d274 <_svfiprintf_r+0x1e8>)
 800d1e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d1e6:	2206      	movs	r2, #6
 800d1e8:	f7f2 fff2 	bl	80001d0 <memchr>
 800d1ec:	2800      	cmp	r0, #0
 800d1ee:	d036      	beq.n	800d25e <_svfiprintf_r+0x1d2>
 800d1f0:	4b21      	ldr	r3, [pc, #132]	@ (800d278 <_svfiprintf_r+0x1ec>)
 800d1f2:	bb1b      	cbnz	r3, 800d23c <_svfiprintf_r+0x1b0>
 800d1f4:	9b03      	ldr	r3, [sp, #12]
 800d1f6:	3307      	adds	r3, #7
 800d1f8:	f023 0307 	bic.w	r3, r3, #7
 800d1fc:	3308      	adds	r3, #8
 800d1fe:	9303      	str	r3, [sp, #12]
 800d200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d202:	4433      	add	r3, r6
 800d204:	9309      	str	r3, [sp, #36]	@ 0x24
 800d206:	e76a      	b.n	800d0de <_svfiprintf_r+0x52>
 800d208:	fb0c 3202 	mla	r2, ip, r2, r3
 800d20c:	460c      	mov	r4, r1
 800d20e:	2001      	movs	r0, #1
 800d210:	e7a8      	b.n	800d164 <_svfiprintf_r+0xd8>
 800d212:	2300      	movs	r3, #0
 800d214:	3401      	adds	r4, #1
 800d216:	9305      	str	r3, [sp, #20]
 800d218:	4619      	mov	r1, r3
 800d21a:	f04f 0c0a 	mov.w	ip, #10
 800d21e:	4620      	mov	r0, r4
 800d220:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d224:	3a30      	subs	r2, #48	@ 0x30
 800d226:	2a09      	cmp	r2, #9
 800d228:	d903      	bls.n	800d232 <_svfiprintf_r+0x1a6>
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d0c6      	beq.n	800d1bc <_svfiprintf_r+0x130>
 800d22e:	9105      	str	r1, [sp, #20]
 800d230:	e7c4      	b.n	800d1bc <_svfiprintf_r+0x130>
 800d232:	fb0c 2101 	mla	r1, ip, r1, r2
 800d236:	4604      	mov	r4, r0
 800d238:	2301      	movs	r3, #1
 800d23a:	e7f0      	b.n	800d21e <_svfiprintf_r+0x192>
 800d23c:	ab03      	add	r3, sp, #12
 800d23e:	9300      	str	r3, [sp, #0]
 800d240:	462a      	mov	r2, r5
 800d242:	4b0e      	ldr	r3, [pc, #56]	@ (800d27c <_svfiprintf_r+0x1f0>)
 800d244:	a904      	add	r1, sp, #16
 800d246:	4638      	mov	r0, r7
 800d248:	f7fd fe8e 	bl	800af68 <_printf_float>
 800d24c:	1c42      	adds	r2, r0, #1
 800d24e:	4606      	mov	r6, r0
 800d250:	d1d6      	bne.n	800d200 <_svfiprintf_r+0x174>
 800d252:	89ab      	ldrh	r3, [r5, #12]
 800d254:	065b      	lsls	r3, r3, #25
 800d256:	f53f af2d 	bmi.w	800d0b4 <_svfiprintf_r+0x28>
 800d25a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d25c:	e72c      	b.n	800d0b8 <_svfiprintf_r+0x2c>
 800d25e:	ab03      	add	r3, sp, #12
 800d260:	9300      	str	r3, [sp, #0]
 800d262:	462a      	mov	r2, r5
 800d264:	4b05      	ldr	r3, [pc, #20]	@ (800d27c <_svfiprintf_r+0x1f0>)
 800d266:	a904      	add	r1, sp, #16
 800d268:	4638      	mov	r0, r7
 800d26a:	f7fe f915 	bl	800b498 <_printf_i>
 800d26e:	e7ed      	b.n	800d24c <_svfiprintf_r+0x1c0>
 800d270:	0800e1b0 	.word	0x0800e1b0
 800d274:	0800e1ba 	.word	0x0800e1ba
 800d278:	0800af69 	.word	0x0800af69
 800d27c:	0800cfd5 	.word	0x0800cfd5
 800d280:	0800e1b6 	.word	0x0800e1b6

0800d284 <__sflush_r>:
 800d284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d28c:	0716      	lsls	r6, r2, #28
 800d28e:	4605      	mov	r5, r0
 800d290:	460c      	mov	r4, r1
 800d292:	d454      	bmi.n	800d33e <__sflush_r+0xba>
 800d294:	684b      	ldr	r3, [r1, #4]
 800d296:	2b00      	cmp	r3, #0
 800d298:	dc02      	bgt.n	800d2a0 <__sflush_r+0x1c>
 800d29a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	dd48      	ble.n	800d332 <__sflush_r+0xae>
 800d2a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d2a2:	2e00      	cmp	r6, #0
 800d2a4:	d045      	beq.n	800d332 <__sflush_r+0xae>
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d2ac:	682f      	ldr	r7, [r5, #0]
 800d2ae:	6a21      	ldr	r1, [r4, #32]
 800d2b0:	602b      	str	r3, [r5, #0]
 800d2b2:	d030      	beq.n	800d316 <__sflush_r+0x92>
 800d2b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d2b6:	89a3      	ldrh	r3, [r4, #12]
 800d2b8:	0759      	lsls	r1, r3, #29
 800d2ba:	d505      	bpl.n	800d2c8 <__sflush_r+0x44>
 800d2bc:	6863      	ldr	r3, [r4, #4]
 800d2be:	1ad2      	subs	r2, r2, r3
 800d2c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d2c2:	b10b      	cbz	r3, 800d2c8 <__sflush_r+0x44>
 800d2c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d2c6:	1ad2      	subs	r2, r2, r3
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d2cc:	6a21      	ldr	r1, [r4, #32]
 800d2ce:	4628      	mov	r0, r5
 800d2d0:	47b0      	blx	r6
 800d2d2:	1c43      	adds	r3, r0, #1
 800d2d4:	89a3      	ldrh	r3, [r4, #12]
 800d2d6:	d106      	bne.n	800d2e6 <__sflush_r+0x62>
 800d2d8:	6829      	ldr	r1, [r5, #0]
 800d2da:	291d      	cmp	r1, #29
 800d2dc:	d82b      	bhi.n	800d336 <__sflush_r+0xb2>
 800d2de:	4a2a      	ldr	r2, [pc, #168]	@ (800d388 <__sflush_r+0x104>)
 800d2e0:	410a      	asrs	r2, r1
 800d2e2:	07d6      	lsls	r6, r2, #31
 800d2e4:	d427      	bmi.n	800d336 <__sflush_r+0xb2>
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	6062      	str	r2, [r4, #4]
 800d2ea:	04d9      	lsls	r1, r3, #19
 800d2ec:	6922      	ldr	r2, [r4, #16]
 800d2ee:	6022      	str	r2, [r4, #0]
 800d2f0:	d504      	bpl.n	800d2fc <__sflush_r+0x78>
 800d2f2:	1c42      	adds	r2, r0, #1
 800d2f4:	d101      	bne.n	800d2fa <__sflush_r+0x76>
 800d2f6:	682b      	ldr	r3, [r5, #0]
 800d2f8:	b903      	cbnz	r3, 800d2fc <__sflush_r+0x78>
 800d2fa:	6560      	str	r0, [r4, #84]	@ 0x54
 800d2fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d2fe:	602f      	str	r7, [r5, #0]
 800d300:	b1b9      	cbz	r1, 800d332 <__sflush_r+0xae>
 800d302:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d306:	4299      	cmp	r1, r3
 800d308:	d002      	beq.n	800d310 <__sflush_r+0x8c>
 800d30a:	4628      	mov	r0, r5
 800d30c:	f7ff f9e0 	bl	800c6d0 <_free_r>
 800d310:	2300      	movs	r3, #0
 800d312:	6363      	str	r3, [r4, #52]	@ 0x34
 800d314:	e00d      	b.n	800d332 <__sflush_r+0xae>
 800d316:	2301      	movs	r3, #1
 800d318:	4628      	mov	r0, r5
 800d31a:	47b0      	blx	r6
 800d31c:	4602      	mov	r2, r0
 800d31e:	1c50      	adds	r0, r2, #1
 800d320:	d1c9      	bne.n	800d2b6 <__sflush_r+0x32>
 800d322:	682b      	ldr	r3, [r5, #0]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d0c6      	beq.n	800d2b6 <__sflush_r+0x32>
 800d328:	2b1d      	cmp	r3, #29
 800d32a:	d001      	beq.n	800d330 <__sflush_r+0xac>
 800d32c:	2b16      	cmp	r3, #22
 800d32e:	d11e      	bne.n	800d36e <__sflush_r+0xea>
 800d330:	602f      	str	r7, [r5, #0]
 800d332:	2000      	movs	r0, #0
 800d334:	e022      	b.n	800d37c <__sflush_r+0xf8>
 800d336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d33a:	b21b      	sxth	r3, r3
 800d33c:	e01b      	b.n	800d376 <__sflush_r+0xf2>
 800d33e:	690f      	ldr	r7, [r1, #16]
 800d340:	2f00      	cmp	r7, #0
 800d342:	d0f6      	beq.n	800d332 <__sflush_r+0xae>
 800d344:	0793      	lsls	r3, r2, #30
 800d346:	680e      	ldr	r6, [r1, #0]
 800d348:	bf08      	it	eq
 800d34a:	694b      	ldreq	r3, [r1, #20]
 800d34c:	600f      	str	r7, [r1, #0]
 800d34e:	bf18      	it	ne
 800d350:	2300      	movne	r3, #0
 800d352:	eba6 0807 	sub.w	r8, r6, r7
 800d356:	608b      	str	r3, [r1, #8]
 800d358:	f1b8 0f00 	cmp.w	r8, #0
 800d35c:	dde9      	ble.n	800d332 <__sflush_r+0xae>
 800d35e:	6a21      	ldr	r1, [r4, #32]
 800d360:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d362:	4643      	mov	r3, r8
 800d364:	463a      	mov	r2, r7
 800d366:	4628      	mov	r0, r5
 800d368:	47b0      	blx	r6
 800d36a:	2800      	cmp	r0, #0
 800d36c:	dc08      	bgt.n	800d380 <__sflush_r+0xfc>
 800d36e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d376:	81a3      	strh	r3, [r4, #12]
 800d378:	f04f 30ff 	mov.w	r0, #4294967295
 800d37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d380:	4407      	add	r7, r0
 800d382:	eba8 0800 	sub.w	r8, r8, r0
 800d386:	e7e7      	b.n	800d358 <__sflush_r+0xd4>
 800d388:	dfbffffe 	.word	0xdfbffffe

0800d38c <_fflush_r>:
 800d38c:	b538      	push	{r3, r4, r5, lr}
 800d38e:	690b      	ldr	r3, [r1, #16]
 800d390:	4605      	mov	r5, r0
 800d392:	460c      	mov	r4, r1
 800d394:	b913      	cbnz	r3, 800d39c <_fflush_r+0x10>
 800d396:	2500      	movs	r5, #0
 800d398:	4628      	mov	r0, r5
 800d39a:	bd38      	pop	{r3, r4, r5, pc}
 800d39c:	b118      	cbz	r0, 800d3a6 <_fflush_r+0x1a>
 800d39e:	6a03      	ldr	r3, [r0, #32]
 800d3a0:	b90b      	cbnz	r3, 800d3a6 <_fflush_r+0x1a>
 800d3a2:	f7fe fa25 	bl	800b7f0 <__sinit>
 800d3a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d0f3      	beq.n	800d396 <_fflush_r+0xa>
 800d3ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d3b0:	07d0      	lsls	r0, r2, #31
 800d3b2:	d404      	bmi.n	800d3be <_fflush_r+0x32>
 800d3b4:	0599      	lsls	r1, r3, #22
 800d3b6:	d402      	bmi.n	800d3be <_fflush_r+0x32>
 800d3b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d3ba:	f7fe fb2a 	bl	800ba12 <__retarget_lock_acquire_recursive>
 800d3be:	4628      	mov	r0, r5
 800d3c0:	4621      	mov	r1, r4
 800d3c2:	f7ff ff5f 	bl	800d284 <__sflush_r>
 800d3c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d3c8:	07da      	lsls	r2, r3, #31
 800d3ca:	4605      	mov	r5, r0
 800d3cc:	d4e4      	bmi.n	800d398 <_fflush_r+0xc>
 800d3ce:	89a3      	ldrh	r3, [r4, #12]
 800d3d0:	059b      	lsls	r3, r3, #22
 800d3d2:	d4e1      	bmi.n	800d398 <_fflush_r+0xc>
 800d3d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d3d6:	f7fe fb1d 	bl	800ba14 <__retarget_lock_release_recursive>
 800d3da:	e7dd      	b.n	800d398 <_fflush_r+0xc>

0800d3dc <memmove>:
 800d3dc:	4288      	cmp	r0, r1
 800d3de:	b510      	push	{r4, lr}
 800d3e0:	eb01 0402 	add.w	r4, r1, r2
 800d3e4:	d902      	bls.n	800d3ec <memmove+0x10>
 800d3e6:	4284      	cmp	r4, r0
 800d3e8:	4623      	mov	r3, r4
 800d3ea:	d807      	bhi.n	800d3fc <memmove+0x20>
 800d3ec:	1e43      	subs	r3, r0, #1
 800d3ee:	42a1      	cmp	r1, r4
 800d3f0:	d008      	beq.n	800d404 <memmove+0x28>
 800d3f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d3f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3fa:	e7f8      	b.n	800d3ee <memmove+0x12>
 800d3fc:	4402      	add	r2, r0
 800d3fe:	4601      	mov	r1, r0
 800d400:	428a      	cmp	r2, r1
 800d402:	d100      	bne.n	800d406 <memmove+0x2a>
 800d404:	bd10      	pop	{r4, pc}
 800d406:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d40a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d40e:	e7f7      	b.n	800d400 <memmove+0x24>

0800d410 <_sbrk_r>:
 800d410:	b538      	push	{r3, r4, r5, lr}
 800d412:	4d06      	ldr	r5, [pc, #24]	@ (800d42c <_sbrk_r+0x1c>)
 800d414:	2300      	movs	r3, #0
 800d416:	4604      	mov	r4, r0
 800d418:	4608      	mov	r0, r1
 800d41a:	602b      	str	r3, [r5, #0]
 800d41c:	f000 fd24 	bl	800de68 <_sbrk>
 800d420:	1c43      	adds	r3, r0, #1
 800d422:	d102      	bne.n	800d42a <_sbrk_r+0x1a>
 800d424:	682b      	ldr	r3, [r5, #0]
 800d426:	b103      	cbz	r3, 800d42a <_sbrk_r+0x1a>
 800d428:	6023      	str	r3, [r4, #0]
 800d42a:	bd38      	pop	{r3, r4, r5, pc}
 800d42c:	20007274 	.word	0x20007274

0800d430 <__assert_func>:
 800d430:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d432:	4614      	mov	r4, r2
 800d434:	461a      	mov	r2, r3
 800d436:	4b09      	ldr	r3, [pc, #36]	@ (800d45c <__assert_func+0x2c>)
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	4605      	mov	r5, r0
 800d43c:	68d8      	ldr	r0, [r3, #12]
 800d43e:	b954      	cbnz	r4, 800d456 <__assert_func+0x26>
 800d440:	4b07      	ldr	r3, [pc, #28]	@ (800d460 <__assert_func+0x30>)
 800d442:	461c      	mov	r4, r3
 800d444:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d448:	9100      	str	r1, [sp, #0]
 800d44a:	462b      	mov	r3, r5
 800d44c:	4905      	ldr	r1, [pc, #20]	@ (800d464 <__assert_func+0x34>)
 800d44e:	f000 f86f 	bl	800d530 <fiprintf>
 800d452:	f000 f87f 	bl	800d554 <abort>
 800d456:	4b04      	ldr	r3, [pc, #16]	@ (800d468 <__assert_func+0x38>)
 800d458:	e7f4      	b.n	800d444 <__assert_func+0x14>
 800d45a:	bf00      	nop
 800d45c:	2000001c 	.word	0x2000001c
 800d460:	0800e206 	.word	0x0800e206
 800d464:	0800e1d8 	.word	0x0800e1d8
 800d468:	0800e1cb 	.word	0x0800e1cb

0800d46c <_calloc_r>:
 800d46c:	b570      	push	{r4, r5, r6, lr}
 800d46e:	fba1 5402 	umull	r5, r4, r1, r2
 800d472:	b93c      	cbnz	r4, 800d484 <_calloc_r+0x18>
 800d474:	4629      	mov	r1, r5
 800d476:	f7ff f99f 	bl	800c7b8 <_malloc_r>
 800d47a:	4606      	mov	r6, r0
 800d47c:	b928      	cbnz	r0, 800d48a <_calloc_r+0x1e>
 800d47e:	2600      	movs	r6, #0
 800d480:	4630      	mov	r0, r6
 800d482:	bd70      	pop	{r4, r5, r6, pc}
 800d484:	220c      	movs	r2, #12
 800d486:	6002      	str	r2, [r0, #0]
 800d488:	e7f9      	b.n	800d47e <_calloc_r+0x12>
 800d48a:	462a      	mov	r2, r5
 800d48c:	4621      	mov	r1, r4
 800d48e:	f7fe fa48 	bl	800b922 <memset>
 800d492:	e7f5      	b.n	800d480 <_calloc_r+0x14>

0800d494 <__ascii_mbtowc>:
 800d494:	b082      	sub	sp, #8
 800d496:	b901      	cbnz	r1, 800d49a <__ascii_mbtowc+0x6>
 800d498:	a901      	add	r1, sp, #4
 800d49a:	b142      	cbz	r2, 800d4ae <__ascii_mbtowc+0x1a>
 800d49c:	b14b      	cbz	r3, 800d4b2 <__ascii_mbtowc+0x1e>
 800d49e:	7813      	ldrb	r3, [r2, #0]
 800d4a0:	600b      	str	r3, [r1, #0]
 800d4a2:	7812      	ldrb	r2, [r2, #0]
 800d4a4:	1e10      	subs	r0, r2, #0
 800d4a6:	bf18      	it	ne
 800d4a8:	2001      	movne	r0, #1
 800d4aa:	b002      	add	sp, #8
 800d4ac:	4770      	bx	lr
 800d4ae:	4610      	mov	r0, r2
 800d4b0:	e7fb      	b.n	800d4aa <__ascii_mbtowc+0x16>
 800d4b2:	f06f 0001 	mvn.w	r0, #1
 800d4b6:	e7f8      	b.n	800d4aa <__ascii_mbtowc+0x16>

0800d4b8 <_realloc_r>:
 800d4b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4bc:	4680      	mov	r8, r0
 800d4be:	4615      	mov	r5, r2
 800d4c0:	460c      	mov	r4, r1
 800d4c2:	b921      	cbnz	r1, 800d4ce <_realloc_r+0x16>
 800d4c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d4c8:	4611      	mov	r1, r2
 800d4ca:	f7ff b975 	b.w	800c7b8 <_malloc_r>
 800d4ce:	b92a      	cbnz	r2, 800d4dc <_realloc_r+0x24>
 800d4d0:	f7ff f8fe 	bl	800c6d0 <_free_r>
 800d4d4:	2400      	movs	r4, #0
 800d4d6:	4620      	mov	r0, r4
 800d4d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4dc:	f000 f841 	bl	800d562 <_malloc_usable_size_r>
 800d4e0:	4285      	cmp	r5, r0
 800d4e2:	4606      	mov	r6, r0
 800d4e4:	d802      	bhi.n	800d4ec <_realloc_r+0x34>
 800d4e6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d4ea:	d8f4      	bhi.n	800d4d6 <_realloc_r+0x1e>
 800d4ec:	4629      	mov	r1, r5
 800d4ee:	4640      	mov	r0, r8
 800d4f0:	f7ff f962 	bl	800c7b8 <_malloc_r>
 800d4f4:	4607      	mov	r7, r0
 800d4f6:	2800      	cmp	r0, #0
 800d4f8:	d0ec      	beq.n	800d4d4 <_realloc_r+0x1c>
 800d4fa:	42b5      	cmp	r5, r6
 800d4fc:	462a      	mov	r2, r5
 800d4fe:	4621      	mov	r1, r4
 800d500:	bf28      	it	cs
 800d502:	4632      	movcs	r2, r6
 800d504:	f7fe fa87 	bl	800ba16 <memcpy>
 800d508:	4621      	mov	r1, r4
 800d50a:	4640      	mov	r0, r8
 800d50c:	f7ff f8e0 	bl	800c6d0 <_free_r>
 800d510:	463c      	mov	r4, r7
 800d512:	e7e0      	b.n	800d4d6 <_realloc_r+0x1e>

0800d514 <__ascii_wctomb>:
 800d514:	4603      	mov	r3, r0
 800d516:	4608      	mov	r0, r1
 800d518:	b141      	cbz	r1, 800d52c <__ascii_wctomb+0x18>
 800d51a:	2aff      	cmp	r2, #255	@ 0xff
 800d51c:	d904      	bls.n	800d528 <__ascii_wctomb+0x14>
 800d51e:	228a      	movs	r2, #138	@ 0x8a
 800d520:	601a      	str	r2, [r3, #0]
 800d522:	f04f 30ff 	mov.w	r0, #4294967295
 800d526:	4770      	bx	lr
 800d528:	700a      	strb	r2, [r1, #0]
 800d52a:	2001      	movs	r0, #1
 800d52c:	4770      	bx	lr
	...

0800d530 <fiprintf>:
 800d530:	b40e      	push	{r1, r2, r3}
 800d532:	b503      	push	{r0, r1, lr}
 800d534:	4601      	mov	r1, r0
 800d536:	ab03      	add	r3, sp, #12
 800d538:	4805      	ldr	r0, [pc, #20]	@ (800d550 <fiprintf+0x20>)
 800d53a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d53e:	6800      	ldr	r0, [r0, #0]
 800d540:	9301      	str	r3, [sp, #4]
 800d542:	f000 f83f 	bl	800d5c4 <_vfiprintf_r>
 800d546:	b002      	add	sp, #8
 800d548:	f85d eb04 	ldr.w	lr, [sp], #4
 800d54c:	b003      	add	sp, #12
 800d54e:	4770      	bx	lr
 800d550:	2000001c 	.word	0x2000001c

0800d554 <abort>:
 800d554:	b508      	push	{r3, lr}
 800d556:	2006      	movs	r0, #6
 800d558:	f000 fa08 	bl	800d96c <raise>
 800d55c:	2001      	movs	r0, #1
 800d55e:	f000 fc99 	bl	800de94 <_exit>

0800d562 <_malloc_usable_size_r>:
 800d562:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d566:	1f18      	subs	r0, r3, #4
 800d568:	2b00      	cmp	r3, #0
 800d56a:	bfbc      	itt	lt
 800d56c:	580b      	ldrlt	r3, [r1, r0]
 800d56e:	18c0      	addlt	r0, r0, r3
 800d570:	4770      	bx	lr

0800d572 <__sfputc_r>:
 800d572:	6893      	ldr	r3, [r2, #8]
 800d574:	3b01      	subs	r3, #1
 800d576:	2b00      	cmp	r3, #0
 800d578:	b410      	push	{r4}
 800d57a:	6093      	str	r3, [r2, #8]
 800d57c:	da08      	bge.n	800d590 <__sfputc_r+0x1e>
 800d57e:	6994      	ldr	r4, [r2, #24]
 800d580:	42a3      	cmp	r3, r4
 800d582:	db01      	blt.n	800d588 <__sfputc_r+0x16>
 800d584:	290a      	cmp	r1, #10
 800d586:	d103      	bne.n	800d590 <__sfputc_r+0x1e>
 800d588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d58c:	f000 b932 	b.w	800d7f4 <__swbuf_r>
 800d590:	6813      	ldr	r3, [r2, #0]
 800d592:	1c58      	adds	r0, r3, #1
 800d594:	6010      	str	r0, [r2, #0]
 800d596:	7019      	strb	r1, [r3, #0]
 800d598:	4608      	mov	r0, r1
 800d59a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d59e:	4770      	bx	lr

0800d5a0 <__sfputs_r>:
 800d5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5a2:	4606      	mov	r6, r0
 800d5a4:	460f      	mov	r7, r1
 800d5a6:	4614      	mov	r4, r2
 800d5a8:	18d5      	adds	r5, r2, r3
 800d5aa:	42ac      	cmp	r4, r5
 800d5ac:	d101      	bne.n	800d5b2 <__sfputs_r+0x12>
 800d5ae:	2000      	movs	r0, #0
 800d5b0:	e007      	b.n	800d5c2 <__sfputs_r+0x22>
 800d5b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5b6:	463a      	mov	r2, r7
 800d5b8:	4630      	mov	r0, r6
 800d5ba:	f7ff ffda 	bl	800d572 <__sfputc_r>
 800d5be:	1c43      	adds	r3, r0, #1
 800d5c0:	d1f3      	bne.n	800d5aa <__sfputs_r+0xa>
 800d5c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d5c4 <_vfiprintf_r>:
 800d5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c8:	460d      	mov	r5, r1
 800d5ca:	b09d      	sub	sp, #116	@ 0x74
 800d5cc:	4614      	mov	r4, r2
 800d5ce:	4698      	mov	r8, r3
 800d5d0:	4606      	mov	r6, r0
 800d5d2:	b118      	cbz	r0, 800d5dc <_vfiprintf_r+0x18>
 800d5d4:	6a03      	ldr	r3, [r0, #32]
 800d5d6:	b90b      	cbnz	r3, 800d5dc <_vfiprintf_r+0x18>
 800d5d8:	f7fe f90a 	bl	800b7f0 <__sinit>
 800d5dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5de:	07d9      	lsls	r1, r3, #31
 800d5e0:	d405      	bmi.n	800d5ee <_vfiprintf_r+0x2a>
 800d5e2:	89ab      	ldrh	r3, [r5, #12]
 800d5e4:	059a      	lsls	r2, r3, #22
 800d5e6:	d402      	bmi.n	800d5ee <_vfiprintf_r+0x2a>
 800d5e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5ea:	f7fe fa12 	bl	800ba12 <__retarget_lock_acquire_recursive>
 800d5ee:	89ab      	ldrh	r3, [r5, #12]
 800d5f0:	071b      	lsls	r3, r3, #28
 800d5f2:	d501      	bpl.n	800d5f8 <_vfiprintf_r+0x34>
 800d5f4:	692b      	ldr	r3, [r5, #16]
 800d5f6:	b99b      	cbnz	r3, 800d620 <_vfiprintf_r+0x5c>
 800d5f8:	4629      	mov	r1, r5
 800d5fa:	4630      	mov	r0, r6
 800d5fc:	f000 f938 	bl	800d870 <__swsetup_r>
 800d600:	b170      	cbz	r0, 800d620 <_vfiprintf_r+0x5c>
 800d602:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d604:	07dc      	lsls	r4, r3, #31
 800d606:	d504      	bpl.n	800d612 <_vfiprintf_r+0x4e>
 800d608:	f04f 30ff 	mov.w	r0, #4294967295
 800d60c:	b01d      	add	sp, #116	@ 0x74
 800d60e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d612:	89ab      	ldrh	r3, [r5, #12]
 800d614:	0598      	lsls	r0, r3, #22
 800d616:	d4f7      	bmi.n	800d608 <_vfiprintf_r+0x44>
 800d618:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d61a:	f7fe f9fb 	bl	800ba14 <__retarget_lock_release_recursive>
 800d61e:	e7f3      	b.n	800d608 <_vfiprintf_r+0x44>
 800d620:	2300      	movs	r3, #0
 800d622:	9309      	str	r3, [sp, #36]	@ 0x24
 800d624:	2320      	movs	r3, #32
 800d626:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d62a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d62e:	2330      	movs	r3, #48	@ 0x30
 800d630:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d7e0 <_vfiprintf_r+0x21c>
 800d634:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d638:	f04f 0901 	mov.w	r9, #1
 800d63c:	4623      	mov	r3, r4
 800d63e:	469a      	mov	sl, r3
 800d640:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d644:	b10a      	cbz	r2, 800d64a <_vfiprintf_r+0x86>
 800d646:	2a25      	cmp	r2, #37	@ 0x25
 800d648:	d1f9      	bne.n	800d63e <_vfiprintf_r+0x7a>
 800d64a:	ebba 0b04 	subs.w	fp, sl, r4
 800d64e:	d00b      	beq.n	800d668 <_vfiprintf_r+0xa4>
 800d650:	465b      	mov	r3, fp
 800d652:	4622      	mov	r2, r4
 800d654:	4629      	mov	r1, r5
 800d656:	4630      	mov	r0, r6
 800d658:	f7ff ffa2 	bl	800d5a0 <__sfputs_r>
 800d65c:	3001      	adds	r0, #1
 800d65e:	f000 80a7 	beq.w	800d7b0 <_vfiprintf_r+0x1ec>
 800d662:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d664:	445a      	add	r2, fp
 800d666:	9209      	str	r2, [sp, #36]	@ 0x24
 800d668:	f89a 3000 	ldrb.w	r3, [sl]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	f000 809f 	beq.w	800d7b0 <_vfiprintf_r+0x1ec>
 800d672:	2300      	movs	r3, #0
 800d674:	f04f 32ff 	mov.w	r2, #4294967295
 800d678:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d67c:	f10a 0a01 	add.w	sl, sl, #1
 800d680:	9304      	str	r3, [sp, #16]
 800d682:	9307      	str	r3, [sp, #28]
 800d684:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d688:	931a      	str	r3, [sp, #104]	@ 0x68
 800d68a:	4654      	mov	r4, sl
 800d68c:	2205      	movs	r2, #5
 800d68e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d692:	4853      	ldr	r0, [pc, #332]	@ (800d7e0 <_vfiprintf_r+0x21c>)
 800d694:	f7f2 fd9c 	bl	80001d0 <memchr>
 800d698:	9a04      	ldr	r2, [sp, #16]
 800d69a:	b9d8      	cbnz	r0, 800d6d4 <_vfiprintf_r+0x110>
 800d69c:	06d1      	lsls	r1, r2, #27
 800d69e:	bf44      	itt	mi
 800d6a0:	2320      	movmi	r3, #32
 800d6a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6a6:	0713      	lsls	r3, r2, #28
 800d6a8:	bf44      	itt	mi
 800d6aa:	232b      	movmi	r3, #43	@ 0x2b
 800d6ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6b0:	f89a 3000 	ldrb.w	r3, [sl]
 800d6b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6b6:	d015      	beq.n	800d6e4 <_vfiprintf_r+0x120>
 800d6b8:	9a07      	ldr	r2, [sp, #28]
 800d6ba:	4654      	mov	r4, sl
 800d6bc:	2000      	movs	r0, #0
 800d6be:	f04f 0c0a 	mov.w	ip, #10
 800d6c2:	4621      	mov	r1, r4
 800d6c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6c8:	3b30      	subs	r3, #48	@ 0x30
 800d6ca:	2b09      	cmp	r3, #9
 800d6cc:	d94b      	bls.n	800d766 <_vfiprintf_r+0x1a2>
 800d6ce:	b1b0      	cbz	r0, 800d6fe <_vfiprintf_r+0x13a>
 800d6d0:	9207      	str	r2, [sp, #28]
 800d6d2:	e014      	b.n	800d6fe <_vfiprintf_r+0x13a>
 800d6d4:	eba0 0308 	sub.w	r3, r0, r8
 800d6d8:	fa09 f303 	lsl.w	r3, r9, r3
 800d6dc:	4313      	orrs	r3, r2
 800d6de:	9304      	str	r3, [sp, #16]
 800d6e0:	46a2      	mov	sl, r4
 800d6e2:	e7d2      	b.n	800d68a <_vfiprintf_r+0xc6>
 800d6e4:	9b03      	ldr	r3, [sp, #12]
 800d6e6:	1d19      	adds	r1, r3, #4
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	9103      	str	r1, [sp, #12]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	bfbb      	ittet	lt
 800d6f0:	425b      	neglt	r3, r3
 800d6f2:	f042 0202 	orrlt.w	r2, r2, #2
 800d6f6:	9307      	strge	r3, [sp, #28]
 800d6f8:	9307      	strlt	r3, [sp, #28]
 800d6fa:	bfb8      	it	lt
 800d6fc:	9204      	strlt	r2, [sp, #16]
 800d6fe:	7823      	ldrb	r3, [r4, #0]
 800d700:	2b2e      	cmp	r3, #46	@ 0x2e
 800d702:	d10a      	bne.n	800d71a <_vfiprintf_r+0x156>
 800d704:	7863      	ldrb	r3, [r4, #1]
 800d706:	2b2a      	cmp	r3, #42	@ 0x2a
 800d708:	d132      	bne.n	800d770 <_vfiprintf_r+0x1ac>
 800d70a:	9b03      	ldr	r3, [sp, #12]
 800d70c:	1d1a      	adds	r2, r3, #4
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	9203      	str	r2, [sp, #12]
 800d712:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d716:	3402      	adds	r4, #2
 800d718:	9305      	str	r3, [sp, #20]
 800d71a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d7f0 <_vfiprintf_r+0x22c>
 800d71e:	7821      	ldrb	r1, [r4, #0]
 800d720:	2203      	movs	r2, #3
 800d722:	4650      	mov	r0, sl
 800d724:	f7f2 fd54 	bl	80001d0 <memchr>
 800d728:	b138      	cbz	r0, 800d73a <_vfiprintf_r+0x176>
 800d72a:	9b04      	ldr	r3, [sp, #16]
 800d72c:	eba0 000a 	sub.w	r0, r0, sl
 800d730:	2240      	movs	r2, #64	@ 0x40
 800d732:	4082      	lsls	r2, r0
 800d734:	4313      	orrs	r3, r2
 800d736:	3401      	adds	r4, #1
 800d738:	9304      	str	r3, [sp, #16]
 800d73a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d73e:	4829      	ldr	r0, [pc, #164]	@ (800d7e4 <_vfiprintf_r+0x220>)
 800d740:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d744:	2206      	movs	r2, #6
 800d746:	f7f2 fd43 	bl	80001d0 <memchr>
 800d74a:	2800      	cmp	r0, #0
 800d74c:	d03f      	beq.n	800d7ce <_vfiprintf_r+0x20a>
 800d74e:	4b26      	ldr	r3, [pc, #152]	@ (800d7e8 <_vfiprintf_r+0x224>)
 800d750:	bb1b      	cbnz	r3, 800d79a <_vfiprintf_r+0x1d6>
 800d752:	9b03      	ldr	r3, [sp, #12]
 800d754:	3307      	adds	r3, #7
 800d756:	f023 0307 	bic.w	r3, r3, #7
 800d75a:	3308      	adds	r3, #8
 800d75c:	9303      	str	r3, [sp, #12]
 800d75e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d760:	443b      	add	r3, r7
 800d762:	9309      	str	r3, [sp, #36]	@ 0x24
 800d764:	e76a      	b.n	800d63c <_vfiprintf_r+0x78>
 800d766:	fb0c 3202 	mla	r2, ip, r2, r3
 800d76a:	460c      	mov	r4, r1
 800d76c:	2001      	movs	r0, #1
 800d76e:	e7a8      	b.n	800d6c2 <_vfiprintf_r+0xfe>
 800d770:	2300      	movs	r3, #0
 800d772:	3401      	adds	r4, #1
 800d774:	9305      	str	r3, [sp, #20]
 800d776:	4619      	mov	r1, r3
 800d778:	f04f 0c0a 	mov.w	ip, #10
 800d77c:	4620      	mov	r0, r4
 800d77e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d782:	3a30      	subs	r2, #48	@ 0x30
 800d784:	2a09      	cmp	r2, #9
 800d786:	d903      	bls.n	800d790 <_vfiprintf_r+0x1cc>
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d0c6      	beq.n	800d71a <_vfiprintf_r+0x156>
 800d78c:	9105      	str	r1, [sp, #20]
 800d78e:	e7c4      	b.n	800d71a <_vfiprintf_r+0x156>
 800d790:	fb0c 2101 	mla	r1, ip, r1, r2
 800d794:	4604      	mov	r4, r0
 800d796:	2301      	movs	r3, #1
 800d798:	e7f0      	b.n	800d77c <_vfiprintf_r+0x1b8>
 800d79a:	ab03      	add	r3, sp, #12
 800d79c:	9300      	str	r3, [sp, #0]
 800d79e:	462a      	mov	r2, r5
 800d7a0:	4b12      	ldr	r3, [pc, #72]	@ (800d7ec <_vfiprintf_r+0x228>)
 800d7a2:	a904      	add	r1, sp, #16
 800d7a4:	4630      	mov	r0, r6
 800d7a6:	f7fd fbdf 	bl	800af68 <_printf_float>
 800d7aa:	4607      	mov	r7, r0
 800d7ac:	1c78      	adds	r0, r7, #1
 800d7ae:	d1d6      	bne.n	800d75e <_vfiprintf_r+0x19a>
 800d7b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7b2:	07d9      	lsls	r1, r3, #31
 800d7b4:	d405      	bmi.n	800d7c2 <_vfiprintf_r+0x1fe>
 800d7b6:	89ab      	ldrh	r3, [r5, #12]
 800d7b8:	059a      	lsls	r2, r3, #22
 800d7ba:	d402      	bmi.n	800d7c2 <_vfiprintf_r+0x1fe>
 800d7bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7be:	f7fe f929 	bl	800ba14 <__retarget_lock_release_recursive>
 800d7c2:	89ab      	ldrh	r3, [r5, #12]
 800d7c4:	065b      	lsls	r3, r3, #25
 800d7c6:	f53f af1f 	bmi.w	800d608 <_vfiprintf_r+0x44>
 800d7ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7cc:	e71e      	b.n	800d60c <_vfiprintf_r+0x48>
 800d7ce:	ab03      	add	r3, sp, #12
 800d7d0:	9300      	str	r3, [sp, #0]
 800d7d2:	462a      	mov	r2, r5
 800d7d4:	4b05      	ldr	r3, [pc, #20]	@ (800d7ec <_vfiprintf_r+0x228>)
 800d7d6:	a904      	add	r1, sp, #16
 800d7d8:	4630      	mov	r0, r6
 800d7da:	f7fd fe5d 	bl	800b498 <_printf_i>
 800d7de:	e7e4      	b.n	800d7aa <_vfiprintf_r+0x1e6>
 800d7e0:	0800e1b0 	.word	0x0800e1b0
 800d7e4:	0800e1ba 	.word	0x0800e1ba
 800d7e8:	0800af69 	.word	0x0800af69
 800d7ec:	0800d5a1 	.word	0x0800d5a1
 800d7f0:	0800e1b6 	.word	0x0800e1b6

0800d7f4 <__swbuf_r>:
 800d7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7f6:	460e      	mov	r6, r1
 800d7f8:	4614      	mov	r4, r2
 800d7fa:	4605      	mov	r5, r0
 800d7fc:	b118      	cbz	r0, 800d806 <__swbuf_r+0x12>
 800d7fe:	6a03      	ldr	r3, [r0, #32]
 800d800:	b90b      	cbnz	r3, 800d806 <__swbuf_r+0x12>
 800d802:	f7fd fff5 	bl	800b7f0 <__sinit>
 800d806:	69a3      	ldr	r3, [r4, #24]
 800d808:	60a3      	str	r3, [r4, #8]
 800d80a:	89a3      	ldrh	r3, [r4, #12]
 800d80c:	071a      	lsls	r2, r3, #28
 800d80e:	d501      	bpl.n	800d814 <__swbuf_r+0x20>
 800d810:	6923      	ldr	r3, [r4, #16]
 800d812:	b943      	cbnz	r3, 800d826 <__swbuf_r+0x32>
 800d814:	4621      	mov	r1, r4
 800d816:	4628      	mov	r0, r5
 800d818:	f000 f82a 	bl	800d870 <__swsetup_r>
 800d81c:	b118      	cbz	r0, 800d826 <__swbuf_r+0x32>
 800d81e:	f04f 37ff 	mov.w	r7, #4294967295
 800d822:	4638      	mov	r0, r7
 800d824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d826:	6823      	ldr	r3, [r4, #0]
 800d828:	6922      	ldr	r2, [r4, #16]
 800d82a:	1a98      	subs	r0, r3, r2
 800d82c:	6963      	ldr	r3, [r4, #20]
 800d82e:	b2f6      	uxtb	r6, r6
 800d830:	4283      	cmp	r3, r0
 800d832:	4637      	mov	r7, r6
 800d834:	dc05      	bgt.n	800d842 <__swbuf_r+0x4e>
 800d836:	4621      	mov	r1, r4
 800d838:	4628      	mov	r0, r5
 800d83a:	f7ff fda7 	bl	800d38c <_fflush_r>
 800d83e:	2800      	cmp	r0, #0
 800d840:	d1ed      	bne.n	800d81e <__swbuf_r+0x2a>
 800d842:	68a3      	ldr	r3, [r4, #8]
 800d844:	3b01      	subs	r3, #1
 800d846:	60a3      	str	r3, [r4, #8]
 800d848:	6823      	ldr	r3, [r4, #0]
 800d84a:	1c5a      	adds	r2, r3, #1
 800d84c:	6022      	str	r2, [r4, #0]
 800d84e:	701e      	strb	r6, [r3, #0]
 800d850:	6962      	ldr	r2, [r4, #20]
 800d852:	1c43      	adds	r3, r0, #1
 800d854:	429a      	cmp	r2, r3
 800d856:	d004      	beq.n	800d862 <__swbuf_r+0x6e>
 800d858:	89a3      	ldrh	r3, [r4, #12]
 800d85a:	07db      	lsls	r3, r3, #31
 800d85c:	d5e1      	bpl.n	800d822 <__swbuf_r+0x2e>
 800d85e:	2e0a      	cmp	r6, #10
 800d860:	d1df      	bne.n	800d822 <__swbuf_r+0x2e>
 800d862:	4621      	mov	r1, r4
 800d864:	4628      	mov	r0, r5
 800d866:	f7ff fd91 	bl	800d38c <_fflush_r>
 800d86a:	2800      	cmp	r0, #0
 800d86c:	d0d9      	beq.n	800d822 <__swbuf_r+0x2e>
 800d86e:	e7d6      	b.n	800d81e <__swbuf_r+0x2a>

0800d870 <__swsetup_r>:
 800d870:	b538      	push	{r3, r4, r5, lr}
 800d872:	4b29      	ldr	r3, [pc, #164]	@ (800d918 <__swsetup_r+0xa8>)
 800d874:	4605      	mov	r5, r0
 800d876:	6818      	ldr	r0, [r3, #0]
 800d878:	460c      	mov	r4, r1
 800d87a:	b118      	cbz	r0, 800d884 <__swsetup_r+0x14>
 800d87c:	6a03      	ldr	r3, [r0, #32]
 800d87e:	b90b      	cbnz	r3, 800d884 <__swsetup_r+0x14>
 800d880:	f7fd ffb6 	bl	800b7f0 <__sinit>
 800d884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d888:	0719      	lsls	r1, r3, #28
 800d88a:	d422      	bmi.n	800d8d2 <__swsetup_r+0x62>
 800d88c:	06da      	lsls	r2, r3, #27
 800d88e:	d407      	bmi.n	800d8a0 <__swsetup_r+0x30>
 800d890:	2209      	movs	r2, #9
 800d892:	602a      	str	r2, [r5, #0]
 800d894:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d898:	81a3      	strh	r3, [r4, #12]
 800d89a:	f04f 30ff 	mov.w	r0, #4294967295
 800d89e:	e033      	b.n	800d908 <__swsetup_r+0x98>
 800d8a0:	0758      	lsls	r0, r3, #29
 800d8a2:	d512      	bpl.n	800d8ca <__swsetup_r+0x5a>
 800d8a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8a6:	b141      	cbz	r1, 800d8ba <__swsetup_r+0x4a>
 800d8a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8ac:	4299      	cmp	r1, r3
 800d8ae:	d002      	beq.n	800d8b6 <__swsetup_r+0x46>
 800d8b0:	4628      	mov	r0, r5
 800d8b2:	f7fe ff0d 	bl	800c6d0 <_free_r>
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800d8ba:	89a3      	ldrh	r3, [r4, #12]
 800d8bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d8c0:	81a3      	strh	r3, [r4, #12]
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	6063      	str	r3, [r4, #4]
 800d8c6:	6923      	ldr	r3, [r4, #16]
 800d8c8:	6023      	str	r3, [r4, #0]
 800d8ca:	89a3      	ldrh	r3, [r4, #12]
 800d8cc:	f043 0308 	orr.w	r3, r3, #8
 800d8d0:	81a3      	strh	r3, [r4, #12]
 800d8d2:	6923      	ldr	r3, [r4, #16]
 800d8d4:	b94b      	cbnz	r3, 800d8ea <__swsetup_r+0x7a>
 800d8d6:	89a3      	ldrh	r3, [r4, #12]
 800d8d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d8dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d8e0:	d003      	beq.n	800d8ea <__swsetup_r+0x7a>
 800d8e2:	4621      	mov	r1, r4
 800d8e4:	4628      	mov	r0, r5
 800d8e6:	f000 f883 	bl	800d9f0 <__smakebuf_r>
 800d8ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ee:	f013 0201 	ands.w	r2, r3, #1
 800d8f2:	d00a      	beq.n	800d90a <__swsetup_r+0x9a>
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	60a2      	str	r2, [r4, #8]
 800d8f8:	6962      	ldr	r2, [r4, #20]
 800d8fa:	4252      	negs	r2, r2
 800d8fc:	61a2      	str	r2, [r4, #24]
 800d8fe:	6922      	ldr	r2, [r4, #16]
 800d900:	b942      	cbnz	r2, 800d914 <__swsetup_r+0xa4>
 800d902:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d906:	d1c5      	bne.n	800d894 <__swsetup_r+0x24>
 800d908:	bd38      	pop	{r3, r4, r5, pc}
 800d90a:	0799      	lsls	r1, r3, #30
 800d90c:	bf58      	it	pl
 800d90e:	6962      	ldrpl	r2, [r4, #20]
 800d910:	60a2      	str	r2, [r4, #8]
 800d912:	e7f4      	b.n	800d8fe <__swsetup_r+0x8e>
 800d914:	2000      	movs	r0, #0
 800d916:	e7f7      	b.n	800d908 <__swsetup_r+0x98>
 800d918:	2000001c 	.word	0x2000001c

0800d91c <_raise_r>:
 800d91c:	291f      	cmp	r1, #31
 800d91e:	b538      	push	{r3, r4, r5, lr}
 800d920:	4605      	mov	r5, r0
 800d922:	460c      	mov	r4, r1
 800d924:	d904      	bls.n	800d930 <_raise_r+0x14>
 800d926:	2316      	movs	r3, #22
 800d928:	6003      	str	r3, [r0, #0]
 800d92a:	f04f 30ff 	mov.w	r0, #4294967295
 800d92e:	bd38      	pop	{r3, r4, r5, pc}
 800d930:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d932:	b112      	cbz	r2, 800d93a <_raise_r+0x1e>
 800d934:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d938:	b94b      	cbnz	r3, 800d94e <_raise_r+0x32>
 800d93a:	4628      	mov	r0, r5
 800d93c:	f000 f830 	bl	800d9a0 <_getpid_r>
 800d940:	4622      	mov	r2, r4
 800d942:	4601      	mov	r1, r0
 800d944:	4628      	mov	r0, r5
 800d946:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d94a:	f000 b817 	b.w	800d97c <_kill_r>
 800d94e:	2b01      	cmp	r3, #1
 800d950:	d00a      	beq.n	800d968 <_raise_r+0x4c>
 800d952:	1c59      	adds	r1, r3, #1
 800d954:	d103      	bne.n	800d95e <_raise_r+0x42>
 800d956:	2316      	movs	r3, #22
 800d958:	6003      	str	r3, [r0, #0]
 800d95a:	2001      	movs	r0, #1
 800d95c:	e7e7      	b.n	800d92e <_raise_r+0x12>
 800d95e:	2100      	movs	r1, #0
 800d960:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d964:	4620      	mov	r0, r4
 800d966:	4798      	blx	r3
 800d968:	2000      	movs	r0, #0
 800d96a:	e7e0      	b.n	800d92e <_raise_r+0x12>

0800d96c <raise>:
 800d96c:	4b02      	ldr	r3, [pc, #8]	@ (800d978 <raise+0xc>)
 800d96e:	4601      	mov	r1, r0
 800d970:	6818      	ldr	r0, [r3, #0]
 800d972:	f7ff bfd3 	b.w	800d91c <_raise_r>
 800d976:	bf00      	nop
 800d978:	2000001c 	.word	0x2000001c

0800d97c <_kill_r>:
 800d97c:	b538      	push	{r3, r4, r5, lr}
 800d97e:	4d07      	ldr	r5, [pc, #28]	@ (800d99c <_kill_r+0x20>)
 800d980:	2300      	movs	r3, #0
 800d982:	4604      	mov	r4, r0
 800d984:	4608      	mov	r0, r1
 800d986:	4611      	mov	r1, r2
 800d988:	602b      	str	r3, [r5, #0]
 800d98a:	f000 fa55 	bl	800de38 <_kill>
 800d98e:	1c43      	adds	r3, r0, #1
 800d990:	d102      	bne.n	800d998 <_kill_r+0x1c>
 800d992:	682b      	ldr	r3, [r5, #0]
 800d994:	b103      	cbz	r3, 800d998 <_kill_r+0x1c>
 800d996:	6023      	str	r3, [r4, #0]
 800d998:	bd38      	pop	{r3, r4, r5, pc}
 800d99a:	bf00      	nop
 800d99c:	20007274 	.word	0x20007274

0800d9a0 <_getpid_r>:
 800d9a0:	f000 ba3a 	b.w	800de18 <_getpid>

0800d9a4 <__swhatbuf_r>:
 800d9a4:	b570      	push	{r4, r5, r6, lr}
 800d9a6:	460c      	mov	r4, r1
 800d9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9ac:	2900      	cmp	r1, #0
 800d9ae:	b096      	sub	sp, #88	@ 0x58
 800d9b0:	4615      	mov	r5, r2
 800d9b2:	461e      	mov	r6, r3
 800d9b4:	da0d      	bge.n	800d9d2 <__swhatbuf_r+0x2e>
 800d9b6:	89a3      	ldrh	r3, [r4, #12]
 800d9b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d9bc:	f04f 0100 	mov.w	r1, #0
 800d9c0:	bf14      	ite	ne
 800d9c2:	2340      	movne	r3, #64	@ 0x40
 800d9c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d9c8:	2000      	movs	r0, #0
 800d9ca:	6031      	str	r1, [r6, #0]
 800d9cc:	602b      	str	r3, [r5, #0]
 800d9ce:	b016      	add	sp, #88	@ 0x58
 800d9d0:	bd70      	pop	{r4, r5, r6, pc}
 800d9d2:	466a      	mov	r2, sp
 800d9d4:	f000 f848 	bl	800da68 <_fstat_r>
 800d9d8:	2800      	cmp	r0, #0
 800d9da:	dbec      	blt.n	800d9b6 <__swhatbuf_r+0x12>
 800d9dc:	9901      	ldr	r1, [sp, #4]
 800d9de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d9e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d9e6:	4259      	negs	r1, r3
 800d9e8:	4159      	adcs	r1, r3
 800d9ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d9ee:	e7eb      	b.n	800d9c8 <__swhatbuf_r+0x24>

0800d9f0 <__smakebuf_r>:
 800d9f0:	898b      	ldrh	r3, [r1, #12]
 800d9f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9f4:	079d      	lsls	r5, r3, #30
 800d9f6:	4606      	mov	r6, r0
 800d9f8:	460c      	mov	r4, r1
 800d9fa:	d507      	bpl.n	800da0c <__smakebuf_r+0x1c>
 800d9fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da00:	6023      	str	r3, [r4, #0]
 800da02:	6123      	str	r3, [r4, #16]
 800da04:	2301      	movs	r3, #1
 800da06:	6163      	str	r3, [r4, #20]
 800da08:	b003      	add	sp, #12
 800da0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da0c:	ab01      	add	r3, sp, #4
 800da0e:	466a      	mov	r2, sp
 800da10:	f7ff ffc8 	bl	800d9a4 <__swhatbuf_r>
 800da14:	9f00      	ldr	r7, [sp, #0]
 800da16:	4605      	mov	r5, r0
 800da18:	4639      	mov	r1, r7
 800da1a:	4630      	mov	r0, r6
 800da1c:	f7fe fecc 	bl	800c7b8 <_malloc_r>
 800da20:	b948      	cbnz	r0, 800da36 <__smakebuf_r+0x46>
 800da22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da26:	059a      	lsls	r2, r3, #22
 800da28:	d4ee      	bmi.n	800da08 <__smakebuf_r+0x18>
 800da2a:	f023 0303 	bic.w	r3, r3, #3
 800da2e:	f043 0302 	orr.w	r3, r3, #2
 800da32:	81a3      	strh	r3, [r4, #12]
 800da34:	e7e2      	b.n	800d9fc <__smakebuf_r+0xc>
 800da36:	89a3      	ldrh	r3, [r4, #12]
 800da38:	6020      	str	r0, [r4, #0]
 800da3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da3e:	81a3      	strh	r3, [r4, #12]
 800da40:	9b01      	ldr	r3, [sp, #4]
 800da42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800da46:	b15b      	cbz	r3, 800da60 <__smakebuf_r+0x70>
 800da48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da4c:	4630      	mov	r0, r6
 800da4e:	f000 f81d 	bl	800da8c <_isatty_r>
 800da52:	b128      	cbz	r0, 800da60 <__smakebuf_r+0x70>
 800da54:	89a3      	ldrh	r3, [r4, #12]
 800da56:	f023 0303 	bic.w	r3, r3, #3
 800da5a:	f043 0301 	orr.w	r3, r3, #1
 800da5e:	81a3      	strh	r3, [r4, #12]
 800da60:	89a3      	ldrh	r3, [r4, #12]
 800da62:	431d      	orrs	r5, r3
 800da64:	81a5      	strh	r5, [r4, #12]
 800da66:	e7cf      	b.n	800da08 <__smakebuf_r+0x18>

0800da68 <_fstat_r>:
 800da68:	b538      	push	{r3, r4, r5, lr}
 800da6a:	4d07      	ldr	r5, [pc, #28]	@ (800da88 <_fstat_r+0x20>)
 800da6c:	2300      	movs	r3, #0
 800da6e:	4604      	mov	r4, r0
 800da70:	4608      	mov	r0, r1
 800da72:	4611      	mov	r1, r2
 800da74:	602b      	str	r3, [r5, #0]
 800da76:	f000 f9c7 	bl	800de08 <_fstat>
 800da7a:	1c43      	adds	r3, r0, #1
 800da7c:	d102      	bne.n	800da84 <_fstat_r+0x1c>
 800da7e:	682b      	ldr	r3, [r5, #0]
 800da80:	b103      	cbz	r3, 800da84 <_fstat_r+0x1c>
 800da82:	6023      	str	r3, [r4, #0]
 800da84:	bd38      	pop	{r3, r4, r5, pc}
 800da86:	bf00      	nop
 800da88:	20007274 	.word	0x20007274

0800da8c <_isatty_r>:
 800da8c:	b538      	push	{r3, r4, r5, lr}
 800da8e:	4d06      	ldr	r5, [pc, #24]	@ (800daa8 <_isatty_r+0x1c>)
 800da90:	2300      	movs	r3, #0
 800da92:	4604      	mov	r4, r0
 800da94:	4608      	mov	r0, r1
 800da96:	602b      	str	r3, [r5, #0]
 800da98:	f000 f9c6 	bl	800de28 <_isatty>
 800da9c:	1c43      	adds	r3, r0, #1
 800da9e:	d102      	bne.n	800daa6 <_isatty_r+0x1a>
 800daa0:	682b      	ldr	r3, [r5, #0]
 800daa2:	b103      	cbz	r3, 800daa6 <_isatty_r+0x1a>
 800daa4:	6023      	str	r3, [r4, #0]
 800daa6:	bd38      	pop	{r3, r4, r5, pc}
 800daa8:	20007274 	.word	0x20007274

0800daac <atan2f>:
 800daac:	f000 b822 	b.w	800daf4 <__ieee754_atan2f>

0800dab0 <sqrtf>:
 800dab0:	b508      	push	{r3, lr}
 800dab2:	ed2d 8b02 	vpush	{d8}
 800dab6:	eeb0 8a40 	vmov.f32	s16, s0
 800daba:	f000 f817 	bl	800daec <__ieee754_sqrtf>
 800dabe:	eeb4 8a48 	vcmp.f32	s16, s16
 800dac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dac6:	d60c      	bvs.n	800dae2 <sqrtf+0x32>
 800dac8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800dae8 <sqrtf+0x38>
 800dacc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800dad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dad4:	d505      	bpl.n	800dae2 <sqrtf+0x32>
 800dad6:	f000 f989 	bl	800ddec <__errno>
 800dada:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800dade:	2321      	movs	r3, #33	@ 0x21
 800dae0:	6003      	str	r3, [r0, #0]
 800dae2:	ecbd 8b02 	vpop	{d8}
 800dae6:	bd08      	pop	{r3, pc}
 800dae8:	00000000 	.word	0x00000000

0800daec <__ieee754_sqrtf>:
 800daec:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800daf0:	4770      	bx	lr
	...

0800daf4 <__ieee754_atan2f>:
 800daf4:	ee10 2a90 	vmov	r2, s1
 800daf8:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800dafc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800db00:	b510      	push	{r4, lr}
 800db02:	eef0 7a40 	vmov.f32	s15, s0
 800db06:	d806      	bhi.n	800db16 <__ieee754_atan2f+0x22>
 800db08:	ee10 0a10 	vmov	r0, s0
 800db0c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800db10:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800db14:	d904      	bls.n	800db20 <__ieee754_atan2f+0x2c>
 800db16:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800db1a:	eeb0 0a67 	vmov.f32	s0, s15
 800db1e:	bd10      	pop	{r4, pc}
 800db20:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800db24:	d103      	bne.n	800db2e <__ieee754_atan2f+0x3a>
 800db26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db2a:	f000 b883 	b.w	800dc34 <atanf>
 800db2e:	1794      	asrs	r4, r2, #30
 800db30:	f004 0402 	and.w	r4, r4, #2
 800db34:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800db38:	b943      	cbnz	r3, 800db4c <__ieee754_atan2f+0x58>
 800db3a:	2c02      	cmp	r4, #2
 800db3c:	d05e      	beq.n	800dbfc <__ieee754_atan2f+0x108>
 800db3e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800dc10 <__ieee754_atan2f+0x11c>
 800db42:	2c03      	cmp	r4, #3
 800db44:	bf08      	it	eq
 800db46:	eef0 7a47 	vmoveq.f32	s15, s14
 800db4a:	e7e6      	b.n	800db1a <__ieee754_atan2f+0x26>
 800db4c:	b941      	cbnz	r1, 800db60 <__ieee754_atan2f+0x6c>
 800db4e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800dc14 <__ieee754_atan2f+0x120>
 800db52:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800dc18 <__ieee754_atan2f+0x124>
 800db56:	2800      	cmp	r0, #0
 800db58:	bfb8      	it	lt
 800db5a:	eef0 7a47 	vmovlt.f32	s15, s14
 800db5e:	e7dc      	b.n	800db1a <__ieee754_atan2f+0x26>
 800db60:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800db64:	d110      	bne.n	800db88 <__ieee754_atan2f+0x94>
 800db66:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800db6a:	f104 34ff 	add.w	r4, r4, #4294967295
 800db6e:	d107      	bne.n	800db80 <__ieee754_atan2f+0x8c>
 800db70:	2c02      	cmp	r4, #2
 800db72:	d846      	bhi.n	800dc02 <__ieee754_atan2f+0x10e>
 800db74:	4b29      	ldr	r3, [pc, #164]	@ (800dc1c <__ieee754_atan2f+0x128>)
 800db76:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800db7a:	edd3 7a00 	vldr	s15, [r3]
 800db7e:	e7cc      	b.n	800db1a <__ieee754_atan2f+0x26>
 800db80:	2c02      	cmp	r4, #2
 800db82:	d841      	bhi.n	800dc08 <__ieee754_atan2f+0x114>
 800db84:	4b26      	ldr	r3, [pc, #152]	@ (800dc20 <__ieee754_atan2f+0x12c>)
 800db86:	e7f6      	b.n	800db76 <__ieee754_atan2f+0x82>
 800db88:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800db8c:	d0df      	beq.n	800db4e <__ieee754_atan2f+0x5a>
 800db8e:	1a5b      	subs	r3, r3, r1
 800db90:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800db94:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800db98:	da1a      	bge.n	800dbd0 <__ieee754_atan2f+0xdc>
 800db9a:	2a00      	cmp	r2, #0
 800db9c:	da01      	bge.n	800dba2 <__ieee754_atan2f+0xae>
 800db9e:	313c      	adds	r1, #60	@ 0x3c
 800dba0:	db19      	blt.n	800dbd6 <__ieee754_atan2f+0xe2>
 800dba2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800dba6:	f000 f919 	bl	800dddc <fabsf>
 800dbaa:	f000 f843 	bl	800dc34 <atanf>
 800dbae:	eef0 7a40 	vmov.f32	s15, s0
 800dbb2:	2c01      	cmp	r4, #1
 800dbb4:	d012      	beq.n	800dbdc <__ieee754_atan2f+0xe8>
 800dbb6:	2c02      	cmp	r4, #2
 800dbb8:	d017      	beq.n	800dbea <__ieee754_atan2f+0xf6>
 800dbba:	2c00      	cmp	r4, #0
 800dbbc:	d0ad      	beq.n	800db1a <__ieee754_atan2f+0x26>
 800dbbe:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800dc24 <__ieee754_atan2f+0x130>
 800dbc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dbc6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800dc28 <__ieee754_atan2f+0x134>
 800dbca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dbce:	e7a4      	b.n	800db1a <__ieee754_atan2f+0x26>
 800dbd0:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800dc14 <__ieee754_atan2f+0x120>
 800dbd4:	e7ed      	b.n	800dbb2 <__ieee754_atan2f+0xbe>
 800dbd6:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800dc2c <__ieee754_atan2f+0x138>
 800dbda:	e7ea      	b.n	800dbb2 <__ieee754_atan2f+0xbe>
 800dbdc:	ee17 3a90 	vmov	r3, s15
 800dbe0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800dbe4:	ee07 3a90 	vmov	s15, r3
 800dbe8:	e797      	b.n	800db1a <__ieee754_atan2f+0x26>
 800dbea:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800dc24 <__ieee754_atan2f+0x130>
 800dbee:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dbf2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800dc28 <__ieee754_atan2f+0x134>
 800dbf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dbfa:	e78e      	b.n	800db1a <__ieee754_atan2f+0x26>
 800dbfc:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800dc28 <__ieee754_atan2f+0x134>
 800dc00:	e78b      	b.n	800db1a <__ieee754_atan2f+0x26>
 800dc02:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800dc30 <__ieee754_atan2f+0x13c>
 800dc06:	e788      	b.n	800db1a <__ieee754_atan2f+0x26>
 800dc08:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800dc2c <__ieee754_atan2f+0x138>
 800dc0c:	e785      	b.n	800db1a <__ieee754_atan2f+0x26>
 800dc0e:	bf00      	nop
 800dc10:	c0490fdb 	.word	0xc0490fdb
 800dc14:	3fc90fdb 	.word	0x3fc90fdb
 800dc18:	bfc90fdb 	.word	0xbfc90fdb
 800dc1c:	0800e314 	.word	0x0800e314
 800dc20:	0800e308 	.word	0x0800e308
 800dc24:	33bbbd2e 	.word	0x33bbbd2e
 800dc28:	40490fdb 	.word	0x40490fdb
 800dc2c:	00000000 	.word	0x00000000
 800dc30:	3f490fdb 	.word	0x3f490fdb

0800dc34 <atanf>:
 800dc34:	b538      	push	{r3, r4, r5, lr}
 800dc36:	ee10 5a10 	vmov	r5, s0
 800dc3a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800dc3e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800dc42:	eef0 7a40 	vmov.f32	s15, s0
 800dc46:	d310      	bcc.n	800dc6a <atanf+0x36>
 800dc48:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800dc4c:	d904      	bls.n	800dc58 <atanf+0x24>
 800dc4e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800dc52:	eeb0 0a67 	vmov.f32	s0, s15
 800dc56:	bd38      	pop	{r3, r4, r5, pc}
 800dc58:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800dd90 <atanf+0x15c>
 800dc5c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800dd94 <atanf+0x160>
 800dc60:	2d00      	cmp	r5, #0
 800dc62:	bfc8      	it	gt
 800dc64:	eef0 7a47 	vmovgt.f32	s15, s14
 800dc68:	e7f3      	b.n	800dc52 <atanf+0x1e>
 800dc6a:	4b4b      	ldr	r3, [pc, #300]	@ (800dd98 <atanf+0x164>)
 800dc6c:	429c      	cmp	r4, r3
 800dc6e:	d810      	bhi.n	800dc92 <atanf+0x5e>
 800dc70:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800dc74:	d20a      	bcs.n	800dc8c <atanf+0x58>
 800dc76:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800dd9c <atanf+0x168>
 800dc7a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800dc7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dc82:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800dc86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc8a:	dce2      	bgt.n	800dc52 <atanf+0x1e>
 800dc8c:	f04f 33ff 	mov.w	r3, #4294967295
 800dc90:	e013      	b.n	800dcba <atanf+0x86>
 800dc92:	f000 f8a3 	bl	800dddc <fabsf>
 800dc96:	4b42      	ldr	r3, [pc, #264]	@ (800dda0 <atanf+0x16c>)
 800dc98:	429c      	cmp	r4, r3
 800dc9a:	d84f      	bhi.n	800dd3c <atanf+0x108>
 800dc9c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800dca0:	429c      	cmp	r4, r3
 800dca2:	d841      	bhi.n	800dd28 <atanf+0xf4>
 800dca4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800dca8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800dcac:	eea0 7a27 	vfma.f32	s14, s0, s15
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dcb6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dcba:	1c5a      	adds	r2, r3, #1
 800dcbc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800dcc0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800dda4 <atanf+0x170>
 800dcc4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800dda8 <atanf+0x174>
 800dcc8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800ddac <atanf+0x178>
 800dccc:	ee66 6a06 	vmul.f32	s13, s12, s12
 800dcd0:	eee6 5a87 	vfma.f32	s11, s13, s14
 800dcd4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800ddb0 <atanf+0x17c>
 800dcd8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800dcdc:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800ddb4 <atanf+0x180>
 800dce0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800dce4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800ddb8 <atanf+0x184>
 800dce8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800dcec:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ddbc <atanf+0x188>
 800dcf0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800dcf4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800ddc0 <atanf+0x18c>
 800dcf8:	eea6 5a87 	vfma.f32	s10, s13, s14
 800dcfc:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800ddc4 <atanf+0x190>
 800dd00:	eea5 7a26 	vfma.f32	s14, s10, s13
 800dd04:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800ddc8 <atanf+0x194>
 800dd08:	eea7 5a26 	vfma.f32	s10, s14, s13
 800dd0c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800ddcc <atanf+0x198>
 800dd10:	eea5 7a26 	vfma.f32	s14, s10, s13
 800dd14:	ee27 7a26 	vmul.f32	s14, s14, s13
 800dd18:	eea5 7a86 	vfma.f32	s14, s11, s12
 800dd1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800dd20:	d121      	bne.n	800dd66 <atanf+0x132>
 800dd22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dd26:	e794      	b.n	800dc52 <atanf+0x1e>
 800dd28:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800dd2c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800dd30:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dd34:	2301      	movs	r3, #1
 800dd36:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dd3a:	e7be      	b.n	800dcba <atanf+0x86>
 800dd3c:	4b24      	ldr	r3, [pc, #144]	@ (800ddd0 <atanf+0x19c>)
 800dd3e:	429c      	cmp	r4, r3
 800dd40:	d80b      	bhi.n	800dd5a <atanf+0x126>
 800dd42:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800dd46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dd4a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800dd4e:	2302      	movs	r3, #2
 800dd50:	ee70 6a67 	vsub.f32	s13, s0, s15
 800dd54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd58:	e7af      	b.n	800dcba <atanf+0x86>
 800dd5a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800dd5e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800dd62:	2303      	movs	r3, #3
 800dd64:	e7a9      	b.n	800dcba <atanf+0x86>
 800dd66:	4a1b      	ldr	r2, [pc, #108]	@ (800ddd4 <atanf+0x1a0>)
 800dd68:	491b      	ldr	r1, [pc, #108]	@ (800ddd8 <atanf+0x1a4>)
 800dd6a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800dd6e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800dd72:	edd3 6a00 	vldr	s13, [r3]
 800dd76:	ee37 7a66 	vsub.f32	s14, s14, s13
 800dd7a:	2d00      	cmp	r5, #0
 800dd7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dd80:	edd2 7a00 	vldr	s15, [r2]
 800dd84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dd88:	bfb8      	it	lt
 800dd8a:	eef1 7a67 	vneglt.f32	s15, s15
 800dd8e:	e760      	b.n	800dc52 <atanf+0x1e>
 800dd90:	bfc90fdb 	.word	0xbfc90fdb
 800dd94:	3fc90fdb 	.word	0x3fc90fdb
 800dd98:	3edfffff 	.word	0x3edfffff
 800dd9c:	7149f2ca 	.word	0x7149f2ca
 800dda0:	3f97ffff 	.word	0x3f97ffff
 800dda4:	3c8569d7 	.word	0x3c8569d7
 800dda8:	3d4bda59 	.word	0x3d4bda59
 800ddac:	bd6ef16b 	.word	0xbd6ef16b
 800ddb0:	3d886b35 	.word	0x3d886b35
 800ddb4:	3dba2e6e 	.word	0x3dba2e6e
 800ddb8:	3e124925 	.word	0x3e124925
 800ddbc:	3eaaaaab 	.word	0x3eaaaaab
 800ddc0:	bd15a221 	.word	0xbd15a221
 800ddc4:	bd9d8795 	.word	0xbd9d8795
 800ddc8:	bde38e38 	.word	0xbde38e38
 800ddcc:	be4ccccd 	.word	0xbe4ccccd
 800ddd0:	401bffff 	.word	0x401bffff
 800ddd4:	0800e330 	.word	0x0800e330
 800ddd8:	0800e320 	.word	0x0800e320

0800dddc <fabsf>:
 800dddc:	ee10 3a10 	vmov	r3, s0
 800dde0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dde4:	ee00 3a10 	vmov	s0, r3
 800dde8:	4770      	bx	lr
	...

0800ddec <__errno>:
 800ddec:	4b01      	ldr	r3, [pc, #4]	@ (800ddf4 <__errno+0x8>)
 800ddee:	6818      	ldr	r0, [r3, #0]
 800ddf0:	4770      	bx	lr
 800ddf2:	bf00      	nop
 800ddf4:	2000001c 	.word	0x2000001c

0800ddf8 <_close>:
 800ddf8:	4b02      	ldr	r3, [pc, #8]	@ (800de04 <_close+0xc>)
 800ddfa:	2258      	movs	r2, #88	@ 0x58
 800ddfc:	601a      	str	r2, [r3, #0]
 800ddfe:	f04f 30ff 	mov.w	r0, #4294967295
 800de02:	4770      	bx	lr
 800de04:	20007274 	.word	0x20007274

0800de08 <_fstat>:
 800de08:	4b02      	ldr	r3, [pc, #8]	@ (800de14 <_fstat+0xc>)
 800de0a:	2258      	movs	r2, #88	@ 0x58
 800de0c:	601a      	str	r2, [r3, #0]
 800de0e:	f04f 30ff 	mov.w	r0, #4294967295
 800de12:	4770      	bx	lr
 800de14:	20007274 	.word	0x20007274

0800de18 <_getpid>:
 800de18:	4b02      	ldr	r3, [pc, #8]	@ (800de24 <_getpid+0xc>)
 800de1a:	2258      	movs	r2, #88	@ 0x58
 800de1c:	601a      	str	r2, [r3, #0]
 800de1e:	f04f 30ff 	mov.w	r0, #4294967295
 800de22:	4770      	bx	lr
 800de24:	20007274 	.word	0x20007274

0800de28 <_isatty>:
 800de28:	4b02      	ldr	r3, [pc, #8]	@ (800de34 <_isatty+0xc>)
 800de2a:	2258      	movs	r2, #88	@ 0x58
 800de2c:	601a      	str	r2, [r3, #0]
 800de2e:	2000      	movs	r0, #0
 800de30:	4770      	bx	lr
 800de32:	bf00      	nop
 800de34:	20007274 	.word	0x20007274

0800de38 <_kill>:
 800de38:	4b02      	ldr	r3, [pc, #8]	@ (800de44 <_kill+0xc>)
 800de3a:	2258      	movs	r2, #88	@ 0x58
 800de3c:	601a      	str	r2, [r3, #0]
 800de3e:	f04f 30ff 	mov.w	r0, #4294967295
 800de42:	4770      	bx	lr
 800de44:	20007274 	.word	0x20007274

0800de48 <_lseek>:
 800de48:	4b02      	ldr	r3, [pc, #8]	@ (800de54 <_lseek+0xc>)
 800de4a:	2258      	movs	r2, #88	@ 0x58
 800de4c:	601a      	str	r2, [r3, #0]
 800de4e:	f04f 30ff 	mov.w	r0, #4294967295
 800de52:	4770      	bx	lr
 800de54:	20007274 	.word	0x20007274

0800de58 <_read>:
 800de58:	4b02      	ldr	r3, [pc, #8]	@ (800de64 <_read+0xc>)
 800de5a:	2258      	movs	r2, #88	@ 0x58
 800de5c:	601a      	str	r2, [r3, #0]
 800de5e:	f04f 30ff 	mov.w	r0, #4294967295
 800de62:	4770      	bx	lr
 800de64:	20007274 	.word	0x20007274

0800de68 <_sbrk>:
 800de68:	4a04      	ldr	r2, [pc, #16]	@ (800de7c <_sbrk+0x14>)
 800de6a:	6811      	ldr	r1, [r2, #0]
 800de6c:	4603      	mov	r3, r0
 800de6e:	b909      	cbnz	r1, 800de74 <_sbrk+0xc>
 800de70:	4903      	ldr	r1, [pc, #12]	@ (800de80 <_sbrk+0x18>)
 800de72:	6011      	str	r1, [r2, #0]
 800de74:	6810      	ldr	r0, [r2, #0]
 800de76:	4403      	add	r3, r0
 800de78:	6013      	str	r3, [r2, #0]
 800de7a:	4770      	bx	lr
 800de7c:	20007284 	.word	0x20007284
 800de80:	20007288 	.word	0x20007288

0800de84 <_write>:
 800de84:	4b02      	ldr	r3, [pc, #8]	@ (800de90 <_write+0xc>)
 800de86:	2258      	movs	r2, #88	@ 0x58
 800de88:	601a      	str	r2, [r3, #0]
 800de8a:	f04f 30ff 	mov.w	r0, #4294967295
 800de8e:	4770      	bx	lr
 800de90:	20007274 	.word	0x20007274

0800de94 <_exit>:
 800de94:	e7fe      	b.n	800de94 <_exit>
	...

0800de98 <_init>:
 800de98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de9a:	bf00      	nop
 800de9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de9e:	bc08      	pop	{r3}
 800dea0:	469e      	mov	lr, r3
 800dea2:	4770      	bx	lr

0800dea4 <_fini>:
 800dea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dea6:	bf00      	nop
 800dea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800deaa:	bc08      	pop	{r3}
 800deac:	469e      	mov	lr, r3
 800deae:	4770      	bx	lr
