abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 1772788153
[174797] is replaced by [176053] with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit result/wal8_1_0_1078_44.7.blif
time = 5987340 us
--------------- round 2 ---------------
seed = 3651081338
[175875] is replaced by [176013] with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit result/wal8_2_0_1075_44.1.blif
time = 11839863 us
--------------- round 3 ---------------
seed = 3692479923
[176023] is replaced by [175604] with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 489
output circuit result/wal8_3_0_1073_44.1.blif
time = 17671556 us
--------------- round 4 ---------------
seed = 3224870098
[175969] is replaced by [174846] with estimated error 0
error = 0
area = 1071
delay = 44.1
#gates = 488
output circuit result/wal8_4_0_1071_44.1.blif
time = 23478714 us
--------------- round 5 ---------------
seed = 2627955994
[174151] is replaced by n312 with inverter with estimated error 0
error = 0
area = 1069
delay = 44.1
#gates = 488
output circuit result/wal8_5_0_1069_44.1.blif
time = 29278715 us
--------------- round 6 ---------------
seed = 4034140793
[176137] is replaced by [175759] with estimated error 0
error = 0
area = 1067
delay = 44.1
#gates = 487
output circuit result/wal8_6_0_1067_44.1.blif
time = 35159514 us
--------------- round 7 ---------------
seed = 841129020
n108 is replaced by [174200] with inverter with estimated error 0
error = 0
area = 1065
delay = 44.1
#gates = 486
output circuit result/wal8_7_0_1065_44.1.blif
time = 40913756 us
--------------- round 8 ---------------
seed = 2370576532
n109 is replaced by [174183] with inverter with estimated error 0
error = 0
area = 1063
delay = 44.1
#gates = 485
output circuit result/wal8_8_0_1063_44.1.blif
time = 46662094 us
--------------- round 9 ---------------
seed = 3563295730
[174261] is replaced by [175768] with estimated error 0
error = 0
area = 1061
delay = 44.1
#gates = 484
output circuit result/wal8_9_0_1061_44.1.blif
time = 52406248 us
--------------- round 10 ---------------
seed = 588030145
[174314] is replaced by n382 with inverter with estimated error 0
error = 0
area = 1059
delay = 44.1
#gates = 484
output circuit result/wal8_10_0_1059_44.1.blif
time = 58113811 us
--------------- round 11 ---------------
seed = 2245545511
[175953] is replaced by [174864] with estimated error 0
error = 0
area = 1057
delay = 44.1
#gates = 483
output circuit result/wal8_11_0_1057_44.1.blif
time = 63803781 us
--------------- round 12 ---------------
seed = 776737960
[174867] is replaced by [175015] with estimated error 0
error = 0
area = 1055
delay = 44.1
#gates = 482
output circuit result/wal8_12_0_1055_44.1.blif
time = 69493173 us
--------------- round 13 ---------------
seed = 3568986938
[174713] is replaced by [174337] with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit result/wal8_13_0_1053_43.1.blif
time = 75137122 us
--------------- round 14 ---------------
seed = 1945690411
[174657] is replaced by [174226] with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit result/wal8_14_0_1052_43.1.blif
time = 80774763 us
--------------- round 15 ---------------
seed = 2248274472
[174710] is replaced by [174339] with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit result/wal8_15_0_1051_43.1.blif
time = 86405248 us
--------------- round 16 ---------------
seed = 2161138117
[174849] is replaced by [174333] with estimated error 9e-05
error = 9e-05
area = 1049
delay = 43.1
#gates = 478
output circuit result/wal8_16_9e-05_1049_43.1.blif
time = 92020819 us
--------------- round 17 ---------------
seed = 100206645
exceed error bound
