[2025-09-17 19:48:31] START suite=cs trace=streaming_phase0_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2620445 heartbeat IPC: 3.816 cumulative IPC: 3.816 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5236151 heartbeat IPC: 3.823 cumulative IPC: 3.82 (Simulation time: 00 hr 01 min 09 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5236151 cumulative IPC: 3.82 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5236151 cumulative IPC: 3.82 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 17148810 heartbeat IPC: 0.8394 cumulative IPC: 0.8394 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 31125216 heartbeat IPC: 0.7155 cumulative IPC: 0.7725 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 46887422 heartbeat IPC: 0.6344 cumulative IPC: 0.7203 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 61837480 heartbeat IPC: 0.6689 cumulative IPC: 0.7067 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 76896162 heartbeat IPC: 0.6641 cumulative IPC: 0.6977 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 91993623 heartbeat IPC: 0.6624 cumulative IPC: 0.6916 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 90000006 cycles: 107944737 heartbeat IPC: 0.6269 cumulative IPC: 0.6815 (Simulation time: 00 hr 08 min 55 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000006 cycles: 129177134 heartbeat IPC: 0.471 cumulative IPC: 0.6455 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 110000006 cycles: 142260344 heartbeat IPC: 0.7643 cumulative IPC: 0.6568 (Simulation time: 00 hr 10 min 33 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 154301988 cumulative IPC: 0.6481 (Simulation time: 00 hr 11 min 45 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 154301988 cumulative IPC: 0.6481 (Simulation time: 00 hr 11 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6481 instructions: 100000000 cycles: 154301988
CPU 0 Branch Prediction Accuracy: 99.51% MPKI: 0.06567 Average ROB Occupancy at Mispredict: 1.444e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00983
BRANCH_INDIRECT: 0.04495
BRANCH_CONDITIONAL: 0.01089
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 776988
LQ_STALL: 243427
SQ_STALL: 81406


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 268.299
REPLAY_LOAD: 124.325325
NON_REPLAY_LOAD: 41.497852

== Total ==
ADDR_TRANS: 187541
REPLAY_LOAD: 144839
NON_REPLAY_LOAD: 444608

== Counts ==
ADDR_TRANS: 699
REPLAY_LOAD: 1165
NON_REPLAY_LOAD: 10714

cpu0->cpu0_STLB TOTAL        ACCESS:    1139044 HIT:    1109938 MISS:      29106 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1139044 HIT:    1109938 MISS:      29106 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 390.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5134087 HIT:    4035547 MISS:    1098540 MSHR_MERGE:     272922
cpu0->cpu0_L2C LOAD         ACCESS:    3416730 HIT:    3150014 MISS:     266716 MSHR_MERGE:      35155
cpu0->cpu0_L2C RFO          ACCESS:     197897 HIT:      61655 MISS:     136242 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:    1132715 HIT:     493993 MISS:     638722 MSHR_MERGE:     237766
cpu0->cpu0_L2C WRITE        ACCESS:     327664 HIT:     326231 MISS:       1433 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      59081 HIT:       3654 MISS:      55427 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     926115 ISSUED:     926115 USEFUL:     267961 USELESS:      34057
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9519622 HIT:    6167928 MISS:    3351694 MSHR_MERGE:     603156
cpu0->cpu0_L1I LOAD         ACCESS:    9519622 HIT:    6167928 MISS:    3351694 MSHR_MERGE:     603156
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22720480 HIT:   20063877 MISS:    2656603 MSHR_MERGE:    1524695
cpu0->cpu0_L1D LOAD         ACCESS:   13801722 HIT:   12646127 MISS:    1155595 MSHR_MERGE:     487402
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2352899 HIT:    1879203 MISS:     473696 MSHR_MERGE:     266971
cpu0->cpu0_L1D WRITE        ACCESS:    6497934 HIT:    5530112 MISS:     967822 MSHR_MERGE:     769913
cpu0->cpu0_L1D TRANSLATION  ACCESS:      67925 HIT:       8435 MISS:      59490 MSHR_MERGE:        409
cpu0->cpu0_L1D PREFETCH REQUESTED:    2451155 ISSUED:    2352899 USEFUL:     129275 USELESS:      32956
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 56.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7696058 HIT:    7106720 MISS:     589338 MSHR_MERGE:     221114
cpu0->cpu0_ITLB LOAD         ACCESS:    7696058 HIT:    7106720 MISS:     589338 MSHR_MERGE:     221114
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.373 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19755869 HIT:   18742449 MISS:    1013420 MSHR_MERGE:     242600
cpu0->cpu0_DTLB LOAD         ACCESS:   19755869 HIT:   18742449 MISS:    1013420 MSHR_MERGE:     242600
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 19.01 cycles
cpu0->LLC TOTAL        ACCESS:    1031443 HIT:     361751 MISS:     669692 MSHR_MERGE:      11462
cpu0->LLC LOAD         ACCESS:     231561 HIT:      69380 MISS:     162181 MSHR_MERGE:        210
cpu0->LLC RFO          ACCESS:     136241 HIT:      50021 MISS:      86220 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     400954 HIT:      27991 MISS:     372963 MSHR_MERGE:      11252
cpu0->LLC WRITE        ACCESS:     207260 HIT:     206293 MISS:        967 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      55427 HIT:       8066 MISS:      47361 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      58839
  ROW_BUFFER_MISS:     598419
  AVG DBUS CONGESTED CYCLE: 6.875
Channel 0 WQ ROW_BUFFER_HIT:      25032
  ROW_BUFFER_MISS:     115064
  FULL:          0
Channel 0 REFRESHES ISSUED:      12858

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       634150       107105        16648        23281
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           26          164         1472        13257
  STLB miss resolved @ L2C                0           28          254          772         4722
  STLB miss resolved @ LLC                0           52          411         2775         6799
  STLB miss resolved @ MEM                0           36         1679         6552        36175

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              99287        19048       388833         3551         2516
---------------------------------------------------------------
  STLB miss resolved @ L1D               11            5           35          107          617
  STLB miss resolved @ L2C                5            7           39           48          163
  STLB miss resolved @ LLC               11            3           44          189          241
  STLB miss resolved @ MEM               35            4          164          469         2562
[2025-09-17 20:00:16] END   suite=cs trace=streaming_phase0_core1 (rc=0)
