[2025-09-16 22:16:28] START suite=cs trace=cloud9_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2296201 heartbeat IPC: 4.355 cumulative IPC: 4.355 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4422016 heartbeat IPC: 4.704 cumulative IPC: 4.523 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4422016 cumulative IPC: 4.523 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4422016 cumulative IPC: 4.523 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 16600609 heartbeat IPC: 0.8211 cumulative IPC: 0.8211 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 28861152 heartbeat IPC: 0.8156 cumulative IPC: 0.8184 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 40694935 heartbeat IPC: 0.845 cumulative IPC: 0.8271 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 52851766 heartbeat IPC: 0.8226 cumulative IPC: 0.8259 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 65166724 heartbeat IPC: 0.812 cumulative IPC: 0.8231 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 76978838 heartbeat IPC: 0.8466 cumulative IPC: 0.8269 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 89123457 heartbeat IPC: 0.8234 cumulative IPC: 0.8264 (Simulation time: 00 hr 09 min 26 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 101457509 heartbeat IPC: 0.8108 cumulative IPC: 0.8244 (Simulation time: 00 hr 10 min 44 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 113754055 heartbeat IPC: 0.8132 cumulative IPC: 0.8232 (Simulation time: 00 hr 11 min 51 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 121141853 cumulative IPC: 0.8255 (Simulation time: 00 hr 13 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 121141853 cumulative IPC: 0.8255 (Simulation time: 00 hr 13 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8255 instructions: 100000000 cycles: 121141853
CPU 0 Branch Prediction Accuracy: 99.79% MPKI: 0.01657 Average ROB Occupancy at Mispredict: 6.376e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01361
BRANCH_INDIRECT: 0.0024
BRANCH_CONDITIONAL: 0.00056
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 309347
LQ_STALL: 47
SQ_STALL: 163328


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 208.5091
REPLAY_LOAD: 137.8835
NON_REPLAY_LOAD: 9.776909

== Total ==
ADDR_TRANS: 11468
REPLAY_LOAD: 14202
NON_REPLAY_LOAD: 283677

== Counts ==
ADDR_TRANS: 55
REPLAY_LOAD: 103
NON_REPLAY_LOAD: 29015

cpu0->cpu0_STLB TOTAL        ACCESS:     286266 HIT:     284103 MISS:       2163 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     286266 HIT:     284103 MISS:       2163 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 344.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1221408 HIT:     680067 MISS:     541341 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     731369 HIT:     222615 MISS:     508754 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      33146 HIT:       5329 MISS:      27817 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     452579 HIT:     452062 MISS:        517 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4314 HIT:         61 MISS:       4253 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 81.86 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7349861 HIT:    7338054 MISS:      11807 MSHR_MERGE:       3889
cpu0->cpu0_L1I LOAD         ACCESS:    7349861 HIT:    7338054 MISS:      11807 MSHR_MERGE:       3889
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 84.92 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22141416 HIT:   20862662 MISS:    1278754 MSHR_MERGE:     517838
cpu0->cpu0_L1D LOAD         ACCESS:   14579064 HIT:   13500378 MISS:    1078686 MSHR_MERGE:     355230
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7557641 HIT:    7361918 MISS:     195723 MSHR_MERGE:     162577
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4711 HIT:        366 MISS:       4345 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 68.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6292680 HIT:    6285590 MISS:       7090 MSHR_MERGE:       3657
cpu0->cpu0_ITLB LOAD         ACCESS:    6292680 HIT:    6285590 MISS:       7090 MSHR_MERGE:       3657
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 26.41 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21934459 HIT:   21619025 MISS:     315434 MSHR_MERGE:      32601
cpu0->cpu0_DTLB LOAD         ACCESS:   21934459 HIT:   21619025 MISS:     315434 MSHR_MERGE:      32601
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.354 cycles
cpu0->LLC TOTAL        ACCESS:     849976 HIT:     549541 MISS:     300435 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     508754 HIT:     229020 MISS:     279734 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      27817 HIT:      11572 MISS:      16245 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     309152 HIT:     308811 MISS:        341 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4253 HIT:        138 MISS:       4115 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.15 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2603
  ROW_BUFFER_MISS:     297479
  AVG DBUS CONGESTED CYCLE: 7.402
Channel 0 WQ ROW_BUFFER_HIT:      14628
  ROW_BUFFER_MISS:     129208
  FULL:          0
Channel 0 REFRESHES ISSUED:      10095

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        64299        49514        75883        42834
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1           19          577
  STLB miss resolved @ L2C                0            0            1            8          113
  STLB miss resolved @ LLC                0            1            0           19          182
  STLB miss resolved @ MEM                0           10            7          192         3506

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5156           60          549           13          393
---------------------------------------------------------------
  STLB miss resolved @ L1D                8            0            1            1           64
  STLB miss resolved @ L2C                2            1            1            0           13
  STLB miss resolved @ LLC                2            0            0            0           12
  STLB miss resolved @ MEM               34            6            1            2          324
[2025-09-16 22:29:31] END   suite=cs trace=cloud9_phase2_core0 (rc=0)
