
---------- Begin Simulation Statistics ----------
final_tick                                 6686762000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61011                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886884                       # Number of bytes of host memory used
host_op_rate                                   119235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   163.91                       # Real time elapsed on the host
host_tick_rate                               40796426                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006687                       # Number of seconds simulated
sim_ticks                                  6686762000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11929051                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7431157                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.337352                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.337352                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1081519                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   529141                       # number of floating regfile writes
system.cpu.idleCycles                          478304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               165300                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2279068                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.749986                       # Inst execution rate
system.cpu.iew.exec_refs                      4411398                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1690548                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1041087                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2961879                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                377                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13014                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1887160                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            25782900                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2720850                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            315205                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              23403485                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6489                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                713625                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 149573                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                722559                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1133                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        98717                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          66583                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28012012                       # num instructions consuming a value
system.cpu.iew.wb_count                      23199131                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601561                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16850938                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.734706                       # insts written-back per cycle
system.cpu.iew.wb_sent                       23311704                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33719761                       # number of integer regfile reads
system.cpu.int_regfile_writes                18576799                       # number of integer regfile writes
system.cpu.ipc                               0.747746                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.747746                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            448691      1.89%      1.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18290299     77.11%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                58947      0.25%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44475      0.19%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24531      0.10%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                15208      0.06%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               158832      0.67%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70061      0.30%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               95102      0.40%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               9336      0.04%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             107      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2567821     10.83%     91.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1373918      5.79%     97.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          216006      0.91%     98.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         345143      1.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23718694                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1006941                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1960761                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       906841                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1438359                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      510084                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021506                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  415409     81.44%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13614      2.67%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    275      0.05%     84.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   798      0.16%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  195      0.04%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17704      3.47%     87.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20288      3.98%     91.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             24916      4.88%     96.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            16881      3.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22773146                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           58942823                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22292290                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30585182                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   25777467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23718694                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5433                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6239580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             60895                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4450                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8475838                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12895221                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.839340                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.428292                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6996835     54.26%     54.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              779772      6.05%     60.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              859903      6.67%     66.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              904081      7.01%     73.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              912635      7.08%     81.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              806072      6.25%     87.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              888359      6.89%     94.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              484693      3.76%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              262871      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12895221                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.773556                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            124471                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           192410                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2961879                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1887160                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9256184                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         13373525                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          539                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       105913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1263                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       212859                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1263                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3040739                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2297833                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            151862                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1408058                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1340879                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.228961                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  225526                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 44                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          145725                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91848                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53877                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        10128                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         6070861                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            142802                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12038469                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.623401                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.612190                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7150514     59.40%     59.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1128115      9.37%     68.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          763912      6.35%     75.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          929331      7.72%     82.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          333726      2.77%     85.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          194786      1.62%     87.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          194863      1.62%     88.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          124452      1.03%     89.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1218770     10.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12038469                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1218770                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3564319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3564319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3586423                       # number of overall hits
system.cpu.dcache.overall_hits::total         3586423                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       169437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       170205                       # number of overall misses
system.cpu.dcache.overall_misses::total        170205                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9571547492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9571547492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9571547492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9571547492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3733756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3733756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3756628                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3756628                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045380                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045380                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045308                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56490.303133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56490.303133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56235.407256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56235.407256                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       138183                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          327                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2702                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.141007                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47130                       # number of writebacks
system.cpu.dcache.writebacks::total             47130                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99466                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99466                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70399                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4276341992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4276341992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4288463492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4288463492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018740                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018740                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018740                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018740                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61115.919338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61115.919338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60916.539894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60916.539894                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69879                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2186225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2186225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6909993500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6909993500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2318811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2318811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52117.067413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52117.067413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1657784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1657784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49900.186623                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49900.186623                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378094                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378094                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2661553992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2661553992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72224.742666                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72224.742666                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2618557992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2618557992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71255.217611                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71255.217611                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        22104                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         22104                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          768                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          768                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        22872                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        22872                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033578                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033578                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12121500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12121500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018713                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018713                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28321.261682                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28321.261682                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.567725                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3656822                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.950136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.567725                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995249                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995249                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7583647                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7583647                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2471065                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6158904                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3747395                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                368284                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 149573                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1269450                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10282                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               27696836                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 48705                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2720992                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1694884                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6098                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6451                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2987190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14987643                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3040739                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1658253                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9738348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  319216                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         50                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1059                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          8853                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2079667                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 49078                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12895221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.263043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.316406                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8243358     63.93%     63.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   240809      1.87%     65.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   274256      2.13%     67.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   271191      2.10%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   355331      2.76%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   319545      2.48%     75.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   345463      2.68%     77.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   274431      2.13%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2570837     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12895221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.227370                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.120695                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2038726                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2038726                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2038726                       # number of overall hits
system.cpu.icache.overall_hits::total         2038726                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        40941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          40941                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        40941                       # number of overall misses
system.cpu.icache.overall_misses::total         40941                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1123607999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1123607999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1123607999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1123607999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2079667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2079667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2079667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2079667                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019686                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019686                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019686                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019686                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27444.566547                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27444.566547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27444.566547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27444.566547                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1451                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.744186                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        36030                       # number of writebacks
system.cpu.icache.writebacks::total             36030                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4390                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4390                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4390                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4390                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        36551                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        36551                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        36551                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        36551                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    950162500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    950162500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    950162500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    950162500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017575                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017575                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017575                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017575                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25995.526798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25995.526798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25995.526798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25995.526798                       # average overall mshr miss latency
system.cpu.icache.replacements                  36030                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2038726                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2038726                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        40941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         40941                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1123607999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1123607999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2079667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2079667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019686                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019686                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27444.566547                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27444.566547                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4390                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4390                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        36551                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        36551                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    950162500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    950162500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017575                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017575                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25995.526798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25995.526798                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.919966                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2075277                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             36551                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.777571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.919966                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4195885                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4195885                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2081012                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2151                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      376826                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  752302                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1654                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1133                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 476335                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1233                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2028                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6686762000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 149573                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2674966                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2121579                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3229                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3871372                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4074502                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               26988108                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 21332                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 223051                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14432                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3767363                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             313                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31268702                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67171060                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 40189440                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1305453                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  8846283                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      78                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1657414                       # count of insts added to the skid buffer
system.cpu.rob.reads                         36356881                       # The number of ROB reads
system.cpu.rob.writes                        52089024                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                28942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16486                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45428                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               28942                       # number of overall hits
system.l2.overall_hits::.cpu.data               16486                       # number of overall hits
system.l2.overall_hits::total                   45428                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53905                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61502                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7597                       # number of overall misses
system.l2.overall_misses::.cpu.data             53905                       # number of overall misses
system.l2.overall_misses::total                 61502                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    588029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4005373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4593402000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    588029000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4005373000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4593402000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            36539                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            70391                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106930                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           36539                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           70391                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106930                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.207915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.765794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.575161                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.207915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.765794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.575161                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77402.790575                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74304.294592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74687.034568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77402.790575                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74304.294592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74687.034568                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31994                       # number of writebacks
system.l2.writebacks::total                     31994                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61491                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    509602500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3454828500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3964431000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    509602500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3454828500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3964431000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.207614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.765794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.575058                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.207614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.765794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.575058                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67176.707092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64091.058343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64471.727570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67176.707092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64091.058343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64471.727570                       # average overall mshr miss latency
system.l2.replacements                          54547                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47130                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47130                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        35588                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            35588                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        35588                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        35588                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1581                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35168                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2545600000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2545600000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72383.985441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72383.985441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2186185500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2186185500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62164.055391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62164.055391                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          28942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    588029000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    588029000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        36539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          36539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.207915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.207915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77402.790575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77402.790575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    509602500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    509602500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.207614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.207614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67176.707092                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67176.707092                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1459773000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1459773000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.556953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.556953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77908.576613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77908.576613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1268643000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1268643000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.556953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.556953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67707.904147                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67707.904147                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7964.605820                       # Cycle average of tags in use
system.l2.tags.total_refs                      212335                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.384418                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     222.019683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1208.190151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6534.395986                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.147484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972242                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5817                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1761555                       # Number of tag accesses
system.l2.tags.data_accesses                  1761555                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443729750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152469                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30064                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61491                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31994                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61491                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31994                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61491                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31994                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.667697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.981940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.805764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1938     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.468830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.445077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.910807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1504     77.49%     77.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.96%     79.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              340     17.52%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      2.32%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.67%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3935424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2047616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    588.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6656773500                       # Total gap between requests
system.mem_ctrls.avgGap                      71206.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       485504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3449472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2045824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 72606741.499099269509                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 515865825.641768038273                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 305951370.783048689365                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7586                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53905                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31994                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    259246000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1675986750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 151001081750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34174.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31091.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4719668.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       485504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3449920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3935424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       485504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       485504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2047616                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2047616                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7586                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53905                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61491                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31994                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31994                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     72606741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    515932824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        588539565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     72606741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     72606741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    306219363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       306219363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    306219363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     72606741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    515932824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       894758928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61484                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31966                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1825                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               782407750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             307420000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1935232750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12725.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31475.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47427                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21888                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24135                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   247.806091                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.595472                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.894024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10522     43.60%     43.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6408     26.55%     70.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2323      9.63%     79.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1109      4.59%     84.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          742      3.07%     87.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          484      2.01%     89.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          327      1.35%     90.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          222      0.92%     91.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1998      8.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24135                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3934976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2045824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              588.472567                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              305.951371                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        92113140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48959295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224688660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87220980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 527361120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2418434760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    531140160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3929918115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   587.716164                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1352592250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    223080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5111089750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        80210760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42633030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214307100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79641540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 527361120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2344306260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    593564160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3882023970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   580.553633                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1512364750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    223080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4951317250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26323                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31994                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21301                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35168                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26323                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       176277                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       176277                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 176277                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5983040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5983040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5983040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61491                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60690500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76863750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             70193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        36030                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45302                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36749                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         36551                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33642                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       109120                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       210677                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                319797                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4644416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7521344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12165760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54559                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2048384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           161497                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011177                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105128                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 159692     98.88%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1805      1.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             161497                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6686762000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          189589500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          54848955                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         105600979                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
