m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/GitHub/verilog/Lab0
vLab1_dataflow
Z0 !s110 1460994597
!i10b 1
!s100 HZDeA;VS`Za[85Y@Z>72S0
I7QC`7FGoo6HzI`:99c^S73
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/GitHub/verilog/Lab1
w1460981385
8D:/GitHub/verilog/Lab1/Lab1_dataflow.v
FD:/GitHub/verilog/Lab1/Lab1_dataflow.v
L0 1
Z3 OP;L;10.4a;61
r1
!s85 0
31
Z4 !s108 1460994597.000000
!s107 D:/GitHub/verilog/Lab1/Lab1_dataflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/Lab1_dataflow.v|
!s101 -O0
!i113 1
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@lab1_dataflow
vLab1_gate_level_UDP
Z6 !s110 1460995496
!i10b 1
!s100 m9?H1@NZRIbMmFO:K0JW53
Ic646=Lo96D^M=IJ>z<]D]2
R1
R2
w1460995491
8D:/GitHub/verilog/Lab1/Lab1_gate_level_UDP.v
FD:/GitHub/verilog/Lab1/Lab1_gate_level_UDP.v
L0 1
R3
r1
!s85 0
31
Z7 !s108 1460995496.000000
!s107 D:/GitHub/verilog/Lab1/Lab1_gate_level_UDP.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/Lab1_gate_level_UDP.v|
!s101 -O0
!i113 1
R5
n@lab1_gate_level_@u@d@p
vLab1_gatelevel
!s110 1460993634
!i10b 1
!s100 lE[_fMCCDoF@DCV[bQZ6h1
I8Q0E0@EH:zIm?M:27^f0[2
R1
R2
w1460983742
8D:/GitHub/verilog/Lab1/Lab1_gatelevel.v
FD:/GitHub/verilog/Lab1/Lab1_gatelevel.v
L0 1
R3
r1
!s85 0
31
!s108 1460993634.000000
!s107 D:/GitHub/verilog/Lab1/Lab1_gatelevel.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/Lab1_gatelevel.v|
!s101 -O0
!i113 1
R5
n@lab1_gatelevel
ULab1_UDP
R6
!i10b 1
!s100 ZhhJZd74QJQXdOdZ_?nc:2
IWgPgV=8NdKogeVoU660MT2
R1
R2
w1460982159
8D:/GitHub/verilog/Lab1/Lab1_UDP.v
FD:/GitHub/verilog/Lab1/Lab1_UDP.v
L0 1
R3
r1
!s85 0
31
R7
!s107 D:/GitHub/verilog/Lab1/Lab1_UDP.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/Lab1_UDP.v|
!s101 -O0
!i113 1
R5
n@lab1_@u@d@p
vSimple_Circuit
Z8 !s110 1460991493
!i10b 1
!s100 IUZ=>=jA3a2k31RMPHF090
I?DCb3BTeW?SfEGjg9EI<<2
R1
R2
Z9 w1460003770
8D:/GitHub/verilog/Lab1/Simple_Circuit.v
FD:/GitHub/verilog/Lab1/Simple_Circuit.v
L0 1
R3
r1
!s85 0
31
Z10 !s108 1460991493.000000
!s107 D:/GitHub/verilog/Lab1/Simple_Circuit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/Simple_Circuit.v|
!s101 -O0
!i113 1
R5
n@simple_@circuit
vSimple_Circuit_prop_delay
!s110 1460991085
!i10b 1
!s100 Rn>MA?S;hBTZKnY]F97`i2
IlMDP@oEWjHDemR8P;LaGz1
R1
R2
w1460991081
8D:/GitHub/verilog/Lab1/Simple_Circuit_prop_delay.v
FD:/GitHub/verilog/Lab1/Simple_Circuit_prop_delay.v
L0 1
R3
r1
!s85 0
31
Z11 !s108 1460991085.000000
!s107 D:/GitHub/verilog/Lab1/Simple_Circuit_prop_delay.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/Simple_Circuit_prop_delay.v|
!s101 -O0
!i113 1
R5
n@simple_@circuit_prop_delay
vt_Lab1_dataflow
R0
!i10b 1
!s100 5[h_2IG=8EK4`MMEf1ikK0
IinZM>Hi_Zf:RR9jORHJeJ1
R1
R2
w1460994478
8D:/GitHub/verilog/Lab1/t_Lab1_dataflow.v
FD:/GitHub/verilog/Lab1/t_Lab1_dataflow.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/GitHub/verilog/Lab1/t_Lab1_dataflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/t_Lab1_dataflow.v|
!s101 -O0
!i113 1
R5
nt_@lab1_dataflow
vt_Lab1_gate_level_UDP
R6
!i10b 1
!s100 >1?kilX3K0NjYJnbFNm`Y0
IEJDNBMiB?98ZX:f__91A<3
R1
R2
w1460994526
8D:/GitHub/verilog/Lab1/t_Lab1_gate_level_UDP.v
FD:/GitHub/verilog/Lab1/t_Lab1_gate_level_UDP.v
L0 1
R3
r1
!s85 0
31
R7
!s107 D:/GitHub/verilog/Lab1/t_Lab1_gate_level_UDP.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/t_Lab1_gate_level_UDP.v|
!s101 -O0
!i113 1
R5
nt_@lab1_gate_level_@u@d@p
vt_Lab1_gatelevel
!s110 1460993966
!i10b 1
!s100 ZgNSSI`oRT<6XP:8z94_V2
I4SK:LBVFB<VGC?PMImT`d1
R1
R2
w1460993957
8D:/GitHub/verilog/Lab1/t_Lab1_gatelevel.v
FD:/GitHub/verilog/Lab1/t_Lab1_gatelevel.v
L0 1
R3
r1
!s85 0
31
!s108 1460993965.000000
!s107 D:/GitHub/verilog/Lab1/t_Lab1_gatelevel.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/t_Lab1_gatelevel.v|
!s101 -O0
!i113 1
R5
nt_@lab1_gatelevel
vt_Simple_Circuit
R8
!i10b 1
!s100 1;DHFlZS>QZ;]bACnoa[I1
IT3hXfTSBJjb]b0GdMk2EQ3
R1
R2
R9
8D:/GitHub/verilog/Lab1/t_Simple_Circuit.v
FD:/GitHub/verilog/Lab1/t_Simple_Circuit.v
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/GitHub/verilog/Lab1/t_Simple_Circuit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/t_Simple_Circuit.v|
!s101 -O0
!i113 1
R5
nt_@simple_@circuit
vt_Simple_Circuit_prop_delay
!s110 1460991086
!i10b 1
!s100 a27Cc?5bUIOSOLc>1G?YR0
Ikh8341Q6FgozKa>J_gB0?0
R1
R2
R9
8D:/GitHub/verilog/Lab1/t_Simple_Circuit_prop_delay.v
FD:/GitHub/verilog/Lab1/t_Simple_Circuit_prop_delay.v
L0 1
R3
r1
!s85 0
31
R11
!s107 D:/GitHub/verilog/Lab1/t_Simple_Circuit_prop_delay.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/verilog/Lab1/t_Simple_Circuit_prop_delay.v|
!s101 -O0
!i113 1
R5
nt_@simple_@circuit_prop_delay
