
---------- Begin Simulation Statistics ----------
final_tick                                   33096500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61328                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711668                       # Number of bytes of host memory used
host_op_rate                                    70133                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.17                       # Real time elapsed on the host
host_tick_rate                              198690101                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10204                       # Number of instructions simulated
sim_ops                                         11680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000033                       # Number of seconds simulated
sim_ticks                                    33096500                       # Number of ticks simulated
system.cpu.committedInsts                       10204                       # Number of instructions committed
system.cpu.committedOps                         11680                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.486966                       # CPI: cycles per instruction
system.cpu.discardedOps                          2035                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           48253                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.154155                       # IPC: instructions per cycle
system.cpu.numCycles                            66193                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    8104     69.38%     69.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                     62      0.53%     69.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1805     15.45%     85.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1709     14.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    11680                       # Class of committed instruction
system.cpu.tickCycles                           17940                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3361                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2170                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               599                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1750                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     696                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             39.771429                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     277                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              142                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         3484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3484                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3523                       # number of overall hits
system.cpu.dcache.overall_hits::total            3523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          119                       # number of overall misses
system.cpu.dcache.overall_misses::total           119                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      9868500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      9868500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      9868500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      9868500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030337                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030337                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90536.697248                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90536.697248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82928.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82928.571429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           22                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           87                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           92                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7759500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7759500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8300000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8300000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024214                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024214                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025261                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025261                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89189.655172                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89189.655172                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90217.391304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90217.391304                       # average overall mshr miss latency
system.cpu.dcache.replacements                      4                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1892                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1892                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           64                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5479000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5479000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85609.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85609.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           58                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4855500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4855500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83715.517241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83715.517241                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           45                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4389500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4389500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97544.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97544.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100137.931034                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100137.931034                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.204082                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.204082                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       540500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       540500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.102041                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.102041                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       108100                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       108100                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            51.831856                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                92                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.728261                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    51.831856                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.202468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.202468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7456                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               10918                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2593                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1380                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3219                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3219                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3219                       # number of overall hits
system.cpu.icache.overall_hits::total            3219                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          240                       # number of overall misses
system.cpu.icache.overall_misses::total           240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21098000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21098000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21098000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21098000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3459                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3459                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3459                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3459                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.069384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.069384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.069384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.069384                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87908.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87908.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87908.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87908.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          124                       # number of writebacks
system.cpu.icache.writebacks::total               124                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          240                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20858000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20858000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.069384                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.069384                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.069384                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.069384                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86908.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86908.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86908.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86908.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    124                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3219                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3219                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21098000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21098000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.069384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.069384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87908.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87908.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20858000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20858000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.069384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.069384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86908.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86908.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            79.941657                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.412500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    79.941657                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.624544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.624544                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              7158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             7158                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     33096500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                     10204                       # Number of Instructions committed
system.cpu.thread0.numOps                       11680                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       43                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  31                       # number of overall hits
system.l2.overall_hits::.cpu.data                  12                       # number of overall hits
system.l2.overall_hits::total                      43                       # number of overall hits
system.l2.demand_misses::.cpu.inst                209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 80                       # number of demand (read+write) misses
system.l2.demand_misses::total                    289                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               209                       # number of overall misses
system.l2.overall_misses::.cpu.data                80                       # number of overall misses
system.l2.overall_misses::total                   289                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     20017500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      8020500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         28038000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     20017500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      8020500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        28038000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data               92                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  332                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data              92                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 332                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.870833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.869565                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870482                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.870833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.869565                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870482                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95777.511962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100256.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97017.301038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95777.511962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100256.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97017.301038                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              285                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     17927500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      6930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     24858000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     17927500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      6930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     24858000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.870833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.826087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.858434                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.870833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.826087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.858434                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85777.511962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91190.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87221.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85777.511962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91190.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87221.052632                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              114                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          114                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              29                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  29                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2860500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2860500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98637.931034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98637.931034                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           29                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             29                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      2570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88637.931034                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88637.931034                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     20017500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20017500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.870833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.870833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95777.511962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95777.511962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     17927500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17927500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.870833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.870833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85777.511962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85777.511962                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.809524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.809524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101176.470588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101176.470588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.746032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.746032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92765.957447                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92765.957447                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   150.553945                       # Cycle average of tags in use
system.l2.tags.total_refs                         445                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       285                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.561404                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       107.347714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        43.206231                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.013104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.018378                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.034790                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3877                       # Number of tag accesses
system.l2.tags.data_accesses                     3877                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000529250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1422                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1140                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1140                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   72960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2204.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      33001500                       # Total gap between requests
system.mem_ctrls.avgGap                     115794.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        53504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        19456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1616605985.527170658112                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 587856722.009880304337                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          836                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          304                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     31039000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     12913000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     37127.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42476.97                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        53504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        19456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         72960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        53504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        53504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          209                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data           76                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            285                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst   1616605986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    587856722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2204462708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst   1616605986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total   1616605986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst   1616605986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    587856722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2204462708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1140                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                22577000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               5700000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           43952000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19804.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38554.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1015                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   588.800000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   502.824031                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   312.390878                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           46     38.33%     38.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           22     18.33%     56.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           22     18.33%     75.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           30     25.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 72960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2204.462708                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   17.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        3398640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     13782600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      1103040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      21329535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   644.464974                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      2761750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     29294750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          506940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        4740960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     14481990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       514080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      22956795                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   693.632106                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1185750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     30870750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                256                       # Transaction distribution
system.membus.trans_dist::ReadExReq                29                       # Transaction distribution
system.membus.trans_dist::ReadExResp               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        72960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   72960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 285                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4961500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          124                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              29                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           240                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           63                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          604                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          188                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   792                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        93184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        23808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 116992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              332                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054217                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226787                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    314     94.58%     94.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     18      5.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                332                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     33096500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             730000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1080000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            415996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
