# compile verilog/system verilog design source files
verilog xil_demolib  \
"../../../../project_demo.srcs/sources_1/imports/new/cla_test.v" \
"../../../../project_demo.srcs/sources_1/new/cla_top.v" \
"../../../../project_demo.srcs/sources_1/new/bit_slice.v" \
"../../../../project_demo.srcs/sources_1/new/cla.v" \
"../../../../project_demo.srcs/sources_1/new/cla_32.v" \
"../../../../project_demo.srcs/sources_1/new/pg.v" \
"../../../../project_demo.srcs/sources_1/new/sum.v" \
"../../../../project_demo.srcs/sources_1/new/add_32.v" \

verilog xil_defaultlib  \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/RISCVtop.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/ex.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/ex_mem.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/id.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/id_ex.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/if_id.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/inst_rom.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/mem.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/mem_wb.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/pc_reg.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/regfile.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/riscv.v" \
"C:/Users/57690/Desktop/3条指令RISC-V处理器verilog源代码/7.2.4 3条指令RISC-V处理器/test.v" \

verilog xil_demolib  \
"../../../../project_demo.srcs/sources_1/new/ie.v" \
"../../../../project_demo.srcs/sources_1/new/alu.v" \

verilog xil_defaultlib  \
"../../../../project_demo.srcs/sources_1/imports/new/test_32add.v" \

verilog xil_demolib  \
"../../../../project_demo.srcs/sources_1/imports/new/test_add32.v" \
"../../../../project_demo.srcs/sources_1/new/n_bits.v" \
"../../../../project_demo.srcs/sources_1/new/full_adder.v" \
"../../../../project_demo.srcs/sources_1/new/cla_adder.v" \
"../../../../project_demo.srcs/sources_1/imports/new/test_alu.v" \
"../../../../project_demo.srcs/sources_1/new/alu_ctr.v" \
"../../../../project_demo.srcs/sources_1/imports/new/test_alu_ctr.v" \
"../../../../project_demo.srcs/sources_1/new/alu_top.v" \
"../../../../project_demo.srcs/sources_1/imports/new/test_top_alu.v" \

# compile glbl module
verilog xil_demolib "glbl.v"

# Do not sort compile order
nosort
