// Seed: 893501599
`include ""
module module_0 (
    output reg id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5
);
  assign id_0 = id_3 > 1;
  reg id_6;
  assign id_1 = 1;
  always @(id_6 or posedge id_5) id_0 <= id_6;
  logic id_7 = id_2;
  logic id_8;
endmodule
