{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558611932870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558611932878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 19:45:32 2019 " "Processing started: Thu May 23 19:45:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558611932878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611932878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uPC -c uPC " "Command: quartus_map --read_settings_files=on --write_settings_files=off uPC -c uPC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611932879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558611933286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558611933286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_ul_c/ul_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_ul_c/ul_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ul_C " "Found entity 1: ul_C" {  } { { "../A_CPU_uPC_ul_C/ul_C.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_ul_C/ul_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_ua_reg/ua_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_ua_reg/ua_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_decoder_d/decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_d/decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "../A_CPU_uPC_decoder_D/decoder_D.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_D/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_decoder_c/decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_c/decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "../A_CPU_uPC_decoder_C/decoder_C.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_C/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_decoder_b/decoder_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_b/decoder_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "../A_CPU_uPC_decoder_B/decoder_B.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_B/decoder_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpu/a_cpu_upc_decoder_a/decoder_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_a/decoder_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "../A_CPU_uPC_decoder_A/decoder_A.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_A/decoder_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "uPC.bdf" "" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file up_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM " "Found entity 1: uP_ROM" {  } { { "uP_ROM.v" "" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uPC " "Elaborating entity \"uPC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558611943419 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OUT_B " "Pin \"OUT_B\" is missing source" {  } { { "uPC.bdf" "" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 280 1208 1384 296 "OUT_B" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558611943421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D decoder_D:inst7 " "Elaborating entity \"decoder_D\" for hierarchy \"decoder_D:inst7\"" {  } { { "uPC.bdf" "inst7" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 328 1008 1104 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611943428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M decoder_D:inst7\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"decoder_D:inst7\|74139M:inst\"" {  } { { "../A_CPU_uPC_decoder_D/decoder_D.bdf" "inst" { Schematic "E:/CPU/A_CPU_uPC_decoder_D/decoder_D.bdf" { { 160 432 536 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611943450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_D:inst7\|74139M:inst " "Elaborated megafunction instantiation \"decoder_D:inst7\|74139M:inst\"" {  } { { "../A_CPU_uPC_decoder_D/decoder_D.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_D/decoder_D.bdf" { { 160 432 536 256 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611943457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_ROM uP_ROM:inst1 " "Elaborating entity \"uP_ROM\" for hierarchy \"uP_ROM:inst1\"" {  } { { "uPC.bdf" "inst1" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 104 768 984 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611943464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uP_ROM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uP_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM.v" "altsyncram_component" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611943527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uP_ROM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uP_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM.v" "" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611943546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uP_ROM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"uP_ROM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../uP_ROM.mif " "Parameter \"init_file\" = \"../uP_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=uROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=uROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611943547 ""}  } { { "uP_ROM.v" "" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558611943547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0e1 " "Found entity 1: altsyncram_l0e1" {  } { { "db/altsyncram_l0e1.tdf" "" { Text "E:/CPU/A_CPU_uPC/db/altsyncram_l0e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0e1 uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated " "Elaborating entity \"altsyncram_l0e1\" for hierarchy \"uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611943599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ncf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncf2 " "Found entity 1: altsyncram_ncf2" {  } { { "db/altsyncram_ncf2.tdf" "" { Text "E:/CPU/A_CPU_uPC/db/altsyncram_ncf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611943657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611943657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ncf2 uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1 " "Elaborating entity \"altsyncram_ncf2\" for hierarchy \"uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|altsyncram_ncf2:altsyncram1\"" {  } { { "db/altsyncram_l0e1.tdf" "altsyncram1" { Text "E:/CPU/A_CPU_uPC/db/altsyncram_l0e1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611943658 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 E:/CPU/uP_ROM.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"E:/CPU/uP_ROM.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "uP_ROM.v" "" { Text "E:/CPU/A_CPU_uPC/uP_ROM.v" 81 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1558611943661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l0e1.tdf" "mgl_prim2" { Text "E:/CPU/A_CPU_uPC/db/altsyncram_l0e1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l0e1.tdf" "" { Text "E:/CPU/A_CPU_uPC/db/altsyncram_l0e1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611944277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611944277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611944277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1968328525 " "Parameter \"NODE_NAME\" = \"1968328525\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611944277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611944277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611944277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611944277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558611944277 ""}  } { { "db/altsyncram_l0e1.tdf" "" { Text "E:/CPU/A_CPU_uPC/db/altsyncram_l0e1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558611944277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uP_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_l0e1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uA_reg:inst4 " "Elaborating entity \"uA_reg\" for hierarchy \"uA_reg:inst4\"" {  } { { "uPC.bdf" "inst4" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 104 496 632 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ul_C ul_C:inst3 " "Elaborating entity \"ul_C\" for hierarchy \"ul_C:inst3\"" {  } { { "uPC.bdf" "inst3" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 104 272 408 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C decoder_C:inst9 " "Elaborating entity \"decoder_C\" for hierarchy \"decoder_C:inst9\"" {  } { { "uPC.bdf" "inst9" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 328 200 296 488 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 decoder_C:inst9\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"decoder_C:inst9\|74138:inst\"" {  } { { "../A_CPU_uPC_decoder_C/decoder_C.bdf" "inst" { Schematic "E:/CPU/A_CPU_uPC_decoder_C/decoder_C.bdf" { { 104 440 560 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_C:inst9\|74138:inst " "Elaborated megafunction instantiation \"decoder_C:inst9\|74138:inst\"" {  } { { "../A_CPU_uPC_decoder_C/decoder_C.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_decoder_C/decoder_C.bdf" { { 104 440 560 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A decoder_A:inst " "Elaborating entity \"decoder_A\" for hierarchy \"decoder_A:inst\"" {  } { { "uPC.bdf" "inst" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 328 776 872 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B decoder_B:inst8 " "Elaborating entity \"decoder_B\" for hierarchy \"decoder_B:inst8\"" {  } { { "uPC.bdf" "inst8" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 328 488 584 488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611944800 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558611944961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.23.19:45:49 Progress: Loading sld8f578ead/alt_sld_fab_wrapper_hw.tcl " "2019.05.23.19:45:49 Progress: Loading sld8f578ead/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611949717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611952604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611952730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611956050 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611956209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611956370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611956548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611956553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611956553 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558611957248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f578ead/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f578ead/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8f578ead/alt_sld_fab.v" "" { Text "E:/CPU/A_CPU_uPC/db/ip/sld8f578ead/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611957500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611957500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/CPU/A_CPU_uPC/db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611957578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611957578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/CPU/A_CPU_uPC/db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611957581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611957581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/CPU/A_CPU_uPC/db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611957645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611957645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/CPU/A_CPU_uPC/db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611957729 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/CPU/A_CPU_uPC/db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611957729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611957729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/CPU/A_CPU_uPC/db/ip/sld8f578ead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558611957797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611957797 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uA_reg:inst4\|inst4 uA_reg:inst4\|inst4~_emulated uA_reg:inst4\|inst4~1 " "Register \"uA_reg:inst4\|inst4\" is converted into an equivalent circuit using register \"uA_reg:inst4\|inst4~_emulated\" and latch \"uA_reg:inst4\|inst4~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 576 640 312 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558611959177 "|uPC|uA_reg:inst4|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uA_reg:inst4\|inst3 uA_reg:inst4\|inst3~_emulated uA_reg:inst4\|inst3~1 " "Register \"uA_reg:inst4\|inst3\" is converted into an equivalent circuit using register \"uA_reg:inst4\|inst3~_emulated\" and latch \"uA_reg:inst4\|inst3~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 440 504 312 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558611959177 "|uPC|uA_reg:inst4|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uA_reg:inst4\|inst2 uA_reg:inst4\|inst2~_emulated uA_reg:inst4\|inst2~1 " "Register \"uA_reg:inst4\|inst2\" is converted into an equivalent circuit using register \"uA_reg:inst4\|inst2~_emulated\" and latch \"uA_reg:inst4\|inst2~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 976 1040 312 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558611959177 "|uPC|uA_reg:inst4|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uA_reg:inst4\|inst1 uA_reg:inst4\|inst1~_emulated uA_reg:inst4\|inst1~1 " "Register \"uA_reg:inst4\|inst1\" is converted into an equivalent circuit using register \"uA_reg:inst4\|inst1~_emulated\" and latch \"uA_reg:inst4\|inst1~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 840 904 312 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558611959177 "|uPC|uA_reg:inst4|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uA_reg:inst4\|inst7 uA_reg:inst4\|inst7~_emulated uA_reg:inst4\|inst7~1 " "Register \"uA_reg:inst4\|inst7\" is converted into an equivalent circuit using register \"uA_reg:inst4\|inst7~_emulated\" and latch \"uA_reg:inst4\|inst7~1\"" {  } { { "../A_CPU_uPC_uA_reg/uA_reg.bdf" "" { Schematic "E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf" { { 232 304 368 312 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1558611959177 "|uPC|uA_reg:inst4|inst7"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1558611959177 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_B GND " "Pin \"OUT_B\" is stuck at GND" {  } { { "uPC.bdf" "" { Schematic "E:/CPU/A_CPU_uPC/uPC.bdf" { { 280 1208 1384 296 "OUT_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558611959227 "|uPC|OUT_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558611959227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611959307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558611960619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558611960619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558611960713 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558611960713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "294 " "Implemented 294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558611960713 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558611960713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558611960713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558611960743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 19:46:00 2019 " "Processing ended: Thu May 23 19:46:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558611960743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558611960743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558611960743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558611960743 ""}
