INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.srcs/sources_1/new/chip_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.srcs/sources_1/new/lab_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m62256
INFO: [VRFC 10-311] analyzing module T74LS373
INFO: [VRFC 10-311] analyzing module T74LS04
INFO: [VRFC 10-311] analyzing module PIC16F873
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.srcs/sources_1/new/splitter_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.srcs/sources_1/new/splitter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.srcs/sources_1/new/splitter_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/ip/design_1_chip_select_0_0/sim/design_1_chip_select_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_chip_select_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/ip/design_1_PIC16F873_0_0/sim/design_1_PIC16F873_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PIC16F873_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/ip/design_1_T74LS04_0_0/sim/design_1_T74LS04_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_T74LS04_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/ip/design_1_T74LS373_0_0/sim/design_1_T74LS373_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_T74LS373_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/ip/design_1_m62256_0_0/sim/design_1_m62256_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_m62256_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/ip/design_1_splitter3_0_0/sim/design_1_splitter3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/ip/design_1_splitter_1_0_0/sim/design_1_splitter_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/ip/design_1_splitter_2_0_0/sim/design_1_splitter_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/ip/design_1_m62256_1_0/sim/design_1_m62256_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_m62256_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab05_solved/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
