<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rsp_xbar_demux_003.vho"
   type="VHDL"
   library="rsp_xbar_demux_003" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rsp_xbar_demux.vho"
   type="VHDL"
   library="rsp_xbar_demux" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cmd_xbar_mux_003.vho"
   type="VHDL"
   library="cmd_xbar_mux_003" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cmd_xbar_demux_002.vho"
   type="VHDL"
   library="cmd_xbar_demux_002" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_id_router_003.vho"
   type="VHDL"
   library="id_router_003" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_addr_router_002.vho"
   type="VHDL"
   library="addr_router_002" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho"
   type="VHDL"
   library="sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_jtag_debug_module_translator"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_jtag_debug_module_translator"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_v1_instruction_master_translator"
   simulator="riviera" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_video_rgb_resampler_0.vhd"
   type="VHDL"
   library="video_rgb_resampler_0" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_FIFO_dual_clock.vhd"
   type="VHDL"
   library="FIFO_dual_clock" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_pixel_buffer.vhd"
   type="VHDL"
   library="pixel_buffer" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="vga_controller" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_vga_controller.vhd"
   type="VHDL"
   library="vga_controller" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller.vhd"
   type="VHDL"
   library="sdram_controller" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_jtag_uart_0.vhd"
   type="VHDL"
   library="jtag_uart_0" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_up_clocks.vhd"
   type="VHDL"
   library="up_clocks" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_onchip_memory.hex"
   type="HEX"
   library="onchip_memory" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_onchip_memory.vhd"
   type="VHDL"
   library="onchip_memory" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1.sdc"
   type="SDC"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1.vhd"
   type="VHDL"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_nios2_waves.do"
   type="OTHER"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_ociram_default_contents.dat"
   type="DAT"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_ociram_default_contents.hex"
   type="HEX"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_ociram_default_contents.mif"
   type="MIF"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_oci_test_bench.vhd"
   type="VHDL"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_a.dat"
   type="DAT"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_a.hex"
   type="HEX"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_a.mif"
   type="MIF"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_b.dat"
   type="DAT"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_b.hex"
   type="HEX"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_rf_ram_b.mif"
   type="MIF"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_test_bench.vhd"
   type="VHDL"
   library="cpu_v1" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="t_vga_v1_inst_reset_bfm" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="t_vga_v1_inst_clk_bfm" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_width_adapter.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_width_adapter_001.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_instruction_master_translator.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_data_master_translator.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_pixel_buffer_avalon_pixel_dma_master_translator.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_cpu_v1_jtag_debug_module_translator.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_onchip_memory_s1_translator.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_jtag_uart_0_avalon_jtag_slave_translator.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_sdram_controller_s1_translator.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_pixel_buffer_avalon_control_slave_translator.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rst_controller.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rst_controller_001.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/submodules/t_vga_v1_rst_controller_002.vhd"
   type="VHDL"
   library="t_vga_v1_inst" />
 <file
   path="t_vga_v1/testbench/t_vga_v1_tb/simulation/t_vga_v1_tb.vhd"
   type="VHDL" />
 <topLevel name="t_vga_v1_tb" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="t_vga_v1_tb.t_vga_v1_inst.onchip_memory"
   modelPath="t_vga_v1_tb.t_vga_v1_inst.onchip_memory" />
</simPackage>
