/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Channel_1 */
.set Channel_1__0__DR, CYREG_GPIO_PRT1_DR
.set Channel_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Channel_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Channel_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Channel_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Channel_1__0__HSIOM_MASK, 0x00000F00
.set Channel_1__0__HSIOM_SHIFT, 8
.set Channel_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Channel_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Channel_1__0__MASK, 0x04
.set Channel_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Channel_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Channel_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Channel_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Channel_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Channel_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Channel_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Channel_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Channel_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Channel_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Channel_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Channel_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Channel_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Channel_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Channel_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Channel_1__0__PC, CYREG_GPIO_PRT1_PC
.set Channel_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Channel_1__0__PORT, 1
.set Channel_1__0__PS, CYREG_GPIO_PRT1_PS
.set Channel_1__0__SHIFT, 2
.set Channel_1__DR, CYREG_GPIO_PRT1_DR
.set Channel_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Channel_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Channel_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Channel_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_1__INTR, CYREG_GPIO_PRT1_INTR
.set Channel_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Channel_1__MASK, 0x04
.set Channel_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Channel_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Channel_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Channel_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Channel_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Channel_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Channel_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Channel_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Channel_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Channel_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Channel_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Channel_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Channel_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Channel_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Channel_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Channel_1__PC, CYREG_GPIO_PRT1_PC
.set Channel_1__PC2, CYREG_GPIO_PRT1_PC2
.set Channel_1__PORT, 1
.set Channel_1__PS, CYREG_GPIO_PRT1_PS
.set Channel_1__SHIFT, 2

/* Channel_2 */
.set Channel_2__0__DR, CYREG_GPIO_PRT1_DR
.set Channel_2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Channel_2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Channel_2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Channel_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Channel_2__0__HSIOM_MASK, 0x000F0000
.set Channel_2__0__HSIOM_SHIFT, 16
.set Channel_2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_2__0__INTR, CYREG_GPIO_PRT1_INTR
.set Channel_2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Channel_2__0__MASK, 0x10
.set Channel_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Channel_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Channel_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Channel_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Channel_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Channel_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Channel_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Channel_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Channel_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Channel_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Channel_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Channel_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Channel_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Channel_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Channel_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Channel_2__0__PC, CYREG_GPIO_PRT1_PC
.set Channel_2__0__PC2, CYREG_GPIO_PRT1_PC2
.set Channel_2__0__PORT, 1
.set Channel_2__0__PS, CYREG_GPIO_PRT1_PS
.set Channel_2__0__SHIFT, 4
.set Channel_2__DR, CYREG_GPIO_PRT1_DR
.set Channel_2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Channel_2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Channel_2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Channel_2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_2__INTR, CYREG_GPIO_PRT1_INTR
.set Channel_2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Channel_2__MASK, 0x10
.set Channel_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Channel_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Channel_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Channel_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Channel_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Channel_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Channel_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Channel_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Channel_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Channel_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Channel_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Channel_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Channel_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Channel_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Channel_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Channel_2__PC, CYREG_GPIO_PRT1_PC
.set Channel_2__PC2, CYREG_GPIO_PRT1_PC2
.set Channel_2__PORT, 1
.set Channel_2__PS, CYREG_GPIO_PRT1_PS
.set Channel_2__SHIFT, 4

/* Channel_3 */
.set Channel_3__0__DR, CYREG_GPIO_PRT1_DR
.set Channel_3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Channel_3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Channel_3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Channel_3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Channel_3__0__HSIOM_MASK, 0x0F000000
.set Channel_3__0__HSIOM_SHIFT, 24
.set Channel_3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_3__0__INTR, CYREG_GPIO_PRT1_INTR
.set Channel_3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Channel_3__0__MASK, 0x40
.set Channel_3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Channel_3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Channel_3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Channel_3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Channel_3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Channel_3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Channel_3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Channel_3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Channel_3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Channel_3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Channel_3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Channel_3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Channel_3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Channel_3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Channel_3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Channel_3__0__PC, CYREG_GPIO_PRT1_PC
.set Channel_3__0__PC2, CYREG_GPIO_PRT1_PC2
.set Channel_3__0__PORT, 1
.set Channel_3__0__PS, CYREG_GPIO_PRT1_PS
.set Channel_3__0__SHIFT, 6
.set Channel_3__DR, CYREG_GPIO_PRT1_DR
.set Channel_3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Channel_3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Channel_3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Channel_3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_3__INTR, CYREG_GPIO_PRT1_INTR
.set Channel_3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Channel_3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Channel_3__MASK, 0x40
.set Channel_3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Channel_3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Channel_3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Channel_3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Channel_3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Channel_3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Channel_3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Channel_3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Channel_3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Channel_3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Channel_3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Channel_3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Channel_3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Channel_3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Channel_3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Channel_3__PC, CYREG_GPIO_PRT1_PC
.set Channel_3__PC2, CYREG_GPIO_PRT1_PC2
.set Channel_3__PORT, 1
.set Channel_3__PS, CYREG_GPIO_PRT1_PS
.set Channel_3__SHIFT, 6

/* Channel_4 */
.set Channel_4__0__DR, CYREG_GPIO_PRT2_DR
.set Channel_4__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Channel_4__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Channel_4__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Channel_4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Channel_4__0__HSIOM_MASK, 0x0000000F
.set Channel_4__0__HSIOM_SHIFT, 0
.set Channel_4__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_4__0__INTR, CYREG_GPIO_PRT2_INTR
.set Channel_4__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_4__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Channel_4__0__MASK, 0x01
.set Channel_4__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Channel_4__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Channel_4__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Channel_4__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Channel_4__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Channel_4__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Channel_4__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Channel_4__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Channel_4__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Channel_4__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Channel_4__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Channel_4__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Channel_4__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Channel_4__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Channel_4__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Channel_4__0__PC, CYREG_GPIO_PRT2_PC
.set Channel_4__0__PC2, CYREG_GPIO_PRT2_PC2
.set Channel_4__0__PORT, 2
.set Channel_4__0__PS, CYREG_GPIO_PRT2_PS
.set Channel_4__0__SHIFT, 0
.set Channel_4__DR, CYREG_GPIO_PRT2_DR
.set Channel_4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Channel_4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Channel_4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Channel_4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_4__INTR, CYREG_GPIO_PRT2_INTR
.set Channel_4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Channel_4__MASK, 0x01
.set Channel_4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Channel_4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Channel_4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Channel_4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Channel_4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Channel_4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Channel_4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Channel_4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Channel_4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Channel_4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Channel_4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Channel_4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Channel_4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Channel_4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Channel_4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Channel_4__PC, CYREG_GPIO_PRT2_PC
.set Channel_4__PC2, CYREG_GPIO_PRT2_PC2
.set Channel_4__PORT, 2
.set Channel_4__PS, CYREG_GPIO_PRT2_PS
.set Channel_4__SHIFT, 0

/* Channel_5 */
.set Channel_5__0__DR, CYREG_GPIO_PRT2_DR
.set Channel_5__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Channel_5__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Channel_5__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Channel_5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Channel_5__0__HSIOM_MASK, 0x00000F00
.set Channel_5__0__HSIOM_SHIFT, 8
.set Channel_5__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_5__0__INTR, CYREG_GPIO_PRT2_INTR
.set Channel_5__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_5__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Channel_5__0__MASK, 0x04
.set Channel_5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Channel_5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Channel_5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Channel_5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Channel_5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Channel_5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Channel_5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Channel_5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Channel_5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Channel_5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Channel_5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Channel_5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Channel_5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Channel_5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Channel_5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Channel_5__0__PC, CYREG_GPIO_PRT2_PC
.set Channel_5__0__PC2, CYREG_GPIO_PRT2_PC2
.set Channel_5__0__PORT, 2
.set Channel_5__0__PS, CYREG_GPIO_PRT2_PS
.set Channel_5__0__SHIFT, 2
.set Channel_5__DR, CYREG_GPIO_PRT2_DR
.set Channel_5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Channel_5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Channel_5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Channel_5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_5__INTR, CYREG_GPIO_PRT2_INTR
.set Channel_5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Channel_5__MASK, 0x04
.set Channel_5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Channel_5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Channel_5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Channel_5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Channel_5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Channel_5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Channel_5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Channel_5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Channel_5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Channel_5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Channel_5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Channel_5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Channel_5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Channel_5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Channel_5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Channel_5__PC, CYREG_GPIO_PRT2_PC
.set Channel_5__PC2, CYREG_GPIO_PRT2_PC2
.set Channel_5__PORT, 2
.set Channel_5__PS, CYREG_GPIO_PRT2_PS
.set Channel_5__SHIFT, 2

/* Channel_6 */
.set Channel_6__0__DR, CYREG_GPIO_PRT2_DR
.set Channel_6__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Channel_6__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Channel_6__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Channel_6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Channel_6__0__HSIOM_MASK, 0x000F0000
.set Channel_6__0__HSIOM_SHIFT, 16
.set Channel_6__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_6__0__INTR, CYREG_GPIO_PRT2_INTR
.set Channel_6__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_6__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Channel_6__0__MASK, 0x10
.set Channel_6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Channel_6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Channel_6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Channel_6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Channel_6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Channel_6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Channel_6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Channel_6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Channel_6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Channel_6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Channel_6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Channel_6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Channel_6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Channel_6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Channel_6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Channel_6__0__PC, CYREG_GPIO_PRT2_PC
.set Channel_6__0__PC2, CYREG_GPIO_PRT2_PC2
.set Channel_6__0__PORT, 2
.set Channel_6__0__PS, CYREG_GPIO_PRT2_PS
.set Channel_6__0__SHIFT, 4
.set Channel_6__DR, CYREG_GPIO_PRT2_DR
.set Channel_6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Channel_6__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Channel_6__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Channel_6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_6__INTR, CYREG_GPIO_PRT2_INTR
.set Channel_6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_6__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Channel_6__MASK, 0x10
.set Channel_6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Channel_6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Channel_6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Channel_6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Channel_6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Channel_6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Channel_6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Channel_6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Channel_6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Channel_6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Channel_6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Channel_6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Channel_6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Channel_6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Channel_6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Channel_6__PC, CYREG_GPIO_PRT2_PC
.set Channel_6__PC2, CYREG_GPIO_PRT2_PC2
.set Channel_6__PORT, 2
.set Channel_6__PS, CYREG_GPIO_PRT2_PS
.set Channel_6__SHIFT, 4

/* Channel_7 */
.set Channel_7__0__DR, CYREG_GPIO_PRT2_DR
.set Channel_7__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Channel_7__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Channel_7__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Channel_7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Channel_7__0__HSIOM_MASK, 0x0F000000
.set Channel_7__0__HSIOM_SHIFT, 24
.set Channel_7__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_7__0__INTR, CYREG_GPIO_PRT2_INTR
.set Channel_7__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_7__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Channel_7__0__MASK, 0x40
.set Channel_7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Channel_7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Channel_7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Channel_7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Channel_7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Channel_7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Channel_7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Channel_7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Channel_7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Channel_7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Channel_7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Channel_7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Channel_7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Channel_7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Channel_7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Channel_7__0__PC, CYREG_GPIO_PRT2_PC
.set Channel_7__0__PC2, CYREG_GPIO_PRT2_PC2
.set Channel_7__0__PORT, 2
.set Channel_7__0__PS, CYREG_GPIO_PRT2_PS
.set Channel_7__0__SHIFT, 6
.set Channel_7__DR, CYREG_GPIO_PRT2_DR
.set Channel_7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Channel_7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Channel_7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Channel_7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_7__INTR, CYREG_GPIO_PRT2_INTR
.set Channel_7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Channel_7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Channel_7__MASK, 0x40
.set Channel_7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Channel_7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Channel_7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Channel_7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Channel_7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Channel_7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Channel_7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Channel_7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Channel_7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Channel_7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Channel_7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Channel_7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Channel_7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Channel_7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Channel_7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Channel_7__PC, CYREG_GPIO_PRT2_PC
.set Channel_7__PC2, CYREG_GPIO_PRT2_PC2
.set Channel_7__PORT, 2
.set Channel_7__PS, CYREG_GPIO_PRT2_PS
.set Channel_7__SHIFT, 6

/* Channel_8 */
.set Channel_8__0__DR, CYREG_GPIO_PRT3_DR
.set Channel_8__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Channel_8__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Channel_8__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Channel_8__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Channel_8__0__HSIOM_MASK, 0x000F0000
.set Channel_8__0__HSIOM_SHIFT, 16
.set Channel_8__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Channel_8__0__INTR, CYREG_GPIO_PRT3_INTR
.set Channel_8__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Channel_8__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Channel_8__0__MASK, 0x10
.set Channel_8__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Channel_8__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Channel_8__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Channel_8__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Channel_8__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Channel_8__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Channel_8__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Channel_8__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Channel_8__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Channel_8__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Channel_8__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Channel_8__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Channel_8__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Channel_8__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Channel_8__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Channel_8__0__PC, CYREG_GPIO_PRT3_PC
.set Channel_8__0__PC2, CYREG_GPIO_PRT3_PC2
.set Channel_8__0__PORT, 3
.set Channel_8__0__PS, CYREG_GPIO_PRT3_PS
.set Channel_8__0__SHIFT, 4
.set Channel_8__DR, CYREG_GPIO_PRT3_DR
.set Channel_8__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Channel_8__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Channel_8__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Channel_8__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Channel_8__INTR, CYREG_GPIO_PRT3_INTR
.set Channel_8__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Channel_8__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Channel_8__MASK, 0x10
.set Channel_8__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Channel_8__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Channel_8__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Channel_8__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Channel_8__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Channel_8__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Channel_8__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Channel_8__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Channel_8__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Channel_8__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Channel_8__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Channel_8__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Channel_8__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Channel_8__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Channel_8__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Channel_8__PC, CYREG_GPIO_PRT3_PC
.set Channel_8__PC2, CYREG_GPIO_PRT3_PC2
.set Channel_8__PORT, 3
.set Channel_8__PS, CYREG_GPIO_PRT3_PS
.set Channel_8__SHIFT, 4

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL18
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock_2__DIV_ID, 0x00000042
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Counter_1 */
.set Counter_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set Counter_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set Counter_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set Counter_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set Counter_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set Counter_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set Counter_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set Counter_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set Counter_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set Counter_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set Counter_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set Counter_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set Counter_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set Counter_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set Counter_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* Counter_2 */
.set Counter_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set Counter_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set Counter_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set Counter_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set Counter_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set Counter_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set Counter_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set Counter_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set Counter_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set Counter_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set Counter_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set Counter_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set Counter_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set Counter_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set Counter_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* Counter_3 */
.set Counter_3_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Counter_3_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Counter_3_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Counter_3_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Counter_3_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Counter_3_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Counter_3_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Counter_3_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Counter_3_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Counter_3_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Counter_3_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Counter_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Counter_3_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Counter_3_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Counter_3_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Counter_4 */
.set Counter_4_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT5_CC
.set Counter_4_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT5_CC_BUFF
.set Counter_4_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT5_COUNTER
.set Counter_4_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT5_CTRL
.set Counter_4_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT5_INTR
.set Counter_4_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT5_INTR_MASK
.set Counter_4_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT5_INTR_MASKED
.set Counter_4_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT5_INTR_SET
.set Counter_4_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT5_PERIOD
.set Counter_4_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT5_PERIOD_BUFF
.set Counter_4_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT5_STATUS
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x20
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 5
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x2000
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 13
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x20000000
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 29
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x200000
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 21
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x20
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 5
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x20
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 5
.set Counter_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 5
.set Counter_4_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT5_TR_CTRL0
.set Counter_4_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT5_TR_CTRL1
.set Counter_4_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT5_TR_CTRL2

/* Counter_5 */
.set Counter_5_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Counter_5_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Counter_5_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Counter_5_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Counter_5_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Counter_5_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Counter_5_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Counter_5_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Counter_5_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Counter_5_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Counter_5_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Counter_5_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Counter_5_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Counter_5_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Counter_5_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* Counter_6 */
.set Counter_6_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT4_CC
.set Counter_6_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT4_CC_BUFF
.set Counter_6_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT4_COUNTER
.set Counter_6_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT4_CTRL
.set Counter_6_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT4_INTR
.set Counter_6_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT4_INTR_MASK
.set Counter_6_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT4_INTR_MASKED
.set Counter_6_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT4_INTR_SET
.set Counter_6_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT4_PERIOD
.set Counter_6_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT4_PERIOD_BUFF
.set Counter_6_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT4_STATUS
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x10
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 4
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x1000
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 12
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x10000000
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 28
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x100000
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 20
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x10
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 4
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x10
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 4
.set Counter_6_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 4
.set Counter_6_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT4_TR_CTRL0
.set Counter_6_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT4_TR_CTRL1
.set Counter_6_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT4_TR_CTRL2

/* Counter_7 */
.set Counter_7_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT7_CC
.set Counter_7_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT7_CC_BUFF
.set Counter_7_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT7_COUNTER
.set Counter_7_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT7_CTRL
.set Counter_7_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT7_INTR
.set Counter_7_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT7_INTR_MASK
.set Counter_7_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT7_INTR_MASKED
.set Counter_7_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT7_INTR_SET
.set Counter_7_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT7_PERIOD
.set Counter_7_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT7_PERIOD_BUFF
.set Counter_7_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT7_STATUS
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x80
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 7
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x8000
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 15
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x80000000
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 31
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x800000
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 23
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x80
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 7
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x80
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 7
.set Counter_7_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 7
.set Counter_7_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT7_TR_CTRL0
.set Counter_7_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT7_TR_CTRL1
.set Counter_7_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT7_TR_CTRL2

/* ExamplaryCounter */
.set ExamplaryCounter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT6_CC
.set ExamplaryCounter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT6_CC_BUFF
.set ExamplaryCounter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT6_COUNTER
.set ExamplaryCounter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT6_CTRL
.set ExamplaryCounter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT6_INTR
.set ExamplaryCounter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT6_INTR_MASK
.set ExamplaryCounter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT6_INTR_MASKED
.set ExamplaryCounter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT6_INTR_SET
.set ExamplaryCounter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT6_PERIOD
.set ExamplaryCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT6_PERIOD_BUFF
.set ExamplaryCounter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT6_STATUS
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x40
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 6
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x4000
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 14
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x40000000
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 30
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x400000
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 22
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x40
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 6
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x40
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 6
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 6
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT6_TR_CTRL0
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT6_TR_CTRL1
.set ExamplaryCounter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT6_TR_CTRL2

/* Led */
.set Led__0__DR, CYREG_GPIO_PRT0_DR
.set Led__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Led__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Led__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Led__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Led__0__HSIOM_MASK, 0x0000000F
.set Led__0__HSIOM_SHIFT, 0
.set Led__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__0__INTR, CYREG_GPIO_PRT0_INTR
.set Led__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Led__0__MASK, 0x01
.set Led__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Led__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Led__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Led__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Led__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Led__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Led__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Led__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Led__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Led__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Led__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Led__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Led__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Led__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Led__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Led__0__PC, CYREG_GPIO_PRT0_PC
.set Led__0__PC2, CYREG_GPIO_PRT0_PC2
.set Led__0__PORT, 0
.set Led__0__PS, CYREG_GPIO_PRT0_PS
.set Led__0__SHIFT, 0
.set Led__1__DR, CYREG_GPIO_PRT0_DR
.set Led__1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Led__1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Led__1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Led__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Led__1__HSIOM_MASK, 0x000000F0
.set Led__1__HSIOM_SHIFT, 4
.set Led__1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__1__INTR, CYREG_GPIO_PRT0_INTR
.set Led__1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Led__1__MASK, 0x02
.set Led__1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Led__1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Led__1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Led__1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Led__1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Led__1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Led__1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Led__1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Led__1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Led__1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Led__1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Led__1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Led__1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Led__1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Led__1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Led__1__PC, CYREG_GPIO_PRT0_PC
.set Led__1__PC2, CYREG_GPIO_PRT0_PC2
.set Led__1__PORT, 0
.set Led__1__PS, CYREG_GPIO_PRT0_PS
.set Led__1__SHIFT, 1
.set Led__2__DR, CYREG_GPIO_PRT0_DR
.set Led__2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Led__2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Led__2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Led__2__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Led__2__HSIOM_MASK, 0x00000F00
.set Led__2__HSIOM_SHIFT, 8
.set Led__2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__2__INTR, CYREG_GPIO_PRT0_INTR
.set Led__2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Led__2__MASK, 0x04
.set Led__2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Led__2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Led__2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Led__2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Led__2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Led__2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Led__2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Led__2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Led__2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Led__2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Led__2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Led__2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Led__2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Led__2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Led__2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Led__2__PC, CYREG_GPIO_PRT0_PC
.set Led__2__PC2, CYREG_GPIO_PRT0_PC2
.set Led__2__PORT, 0
.set Led__2__PS, CYREG_GPIO_PRT0_PS
.set Led__2__SHIFT, 2
.set Led__3__DR, CYREG_GPIO_PRT0_DR
.set Led__3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Led__3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Led__3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Led__3__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Led__3__HSIOM_MASK, 0x0000F000
.set Led__3__HSIOM_SHIFT, 12
.set Led__3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__3__INTR, CYREG_GPIO_PRT0_INTR
.set Led__3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Led__3__MASK, 0x08
.set Led__3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Led__3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Led__3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Led__3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Led__3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Led__3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Led__3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Led__3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Led__3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Led__3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Led__3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Led__3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Led__3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Led__3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Led__3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Led__3__PC, CYREG_GPIO_PRT0_PC
.set Led__3__PC2, CYREG_GPIO_PRT0_PC2
.set Led__3__PORT, 0
.set Led__3__PS, CYREG_GPIO_PRT0_PS
.set Led__3__SHIFT, 3
.set Led__4__DR, CYREG_GPIO_PRT0_DR
.set Led__4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Led__4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Led__4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Led__4__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Led__4__HSIOM_MASK, 0x000F0000
.set Led__4__HSIOM_SHIFT, 16
.set Led__4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__4__INTR, CYREG_GPIO_PRT0_INTR
.set Led__4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Led__4__MASK, 0x10
.set Led__4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Led__4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Led__4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Led__4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Led__4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Led__4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Led__4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Led__4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Led__4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Led__4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Led__4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Led__4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Led__4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Led__4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Led__4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Led__4__PC, CYREG_GPIO_PRT0_PC
.set Led__4__PC2, CYREG_GPIO_PRT0_PC2
.set Led__4__PORT, 0
.set Led__4__PS, CYREG_GPIO_PRT0_PS
.set Led__4__SHIFT, 4
.set Led__5__DR, CYREG_GPIO_PRT0_DR
.set Led__5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Led__5__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Led__5__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Led__5__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Led__5__HSIOM_MASK, 0x00F00000
.set Led__5__HSIOM_SHIFT, 20
.set Led__5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__5__INTR, CYREG_GPIO_PRT0_INTR
.set Led__5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__5__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Led__5__MASK, 0x20
.set Led__5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Led__5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Led__5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Led__5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Led__5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Led__5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Led__5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Led__5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Led__5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Led__5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Led__5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Led__5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Led__5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Led__5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Led__5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Led__5__PC, CYREG_GPIO_PRT0_PC
.set Led__5__PC2, CYREG_GPIO_PRT0_PC2
.set Led__5__PORT, 0
.set Led__5__PS, CYREG_GPIO_PRT0_PS
.set Led__5__SHIFT, 5
.set Led__6__DR, CYREG_GPIO_PRT0_DR
.set Led__6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Led__6__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Led__6__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Led__6__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Led__6__HSIOM_MASK, 0x0F000000
.set Led__6__HSIOM_SHIFT, 24
.set Led__6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__6__INTR, CYREG_GPIO_PRT0_INTR
.set Led__6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__6__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Led__6__MASK, 0x40
.set Led__6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Led__6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Led__6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Led__6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Led__6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Led__6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Led__6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Led__6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Led__6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Led__6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Led__6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Led__6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Led__6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Led__6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Led__6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Led__6__PC, CYREG_GPIO_PRT0_PC
.set Led__6__PC2, CYREG_GPIO_PRT0_PC2
.set Led__6__PORT, 0
.set Led__6__PS, CYREG_GPIO_PRT0_PS
.set Led__6__SHIFT, 6
.set Led__7__DR, CYREG_GPIO_PRT0_DR
.set Led__7__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Led__7__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Led__7__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Led__7__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Led__7__HSIOM_MASK, 0xF0000000
.set Led__7__HSIOM_SHIFT, 28
.set Led__7__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__7__INTR, CYREG_GPIO_PRT0_INTR
.set Led__7__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__7__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Led__7__MASK, 0x80
.set Led__7__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Led__7__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Led__7__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Led__7__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Led__7__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Led__7__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Led__7__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Led__7__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Led__7__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Led__7__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Led__7__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Led__7__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Led__7__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Led__7__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Led__7__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Led__7__PC, CYREG_GPIO_PRT0_PC
.set Led__7__PC2, CYREG_GPIO_PRT0_PC2
.set Led__7__PORT, 0
.set Led__7__PS, CYREG_GPIO_PRT0_PS
.set Led__7__SHIFT, 7
.set Led__DR, CYREG_GPIO_PRT0_DR
.set Led__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Led__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Led__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Led__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__INTR, CYREG_GPIO_PRT0_INTR
.set Led__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Led__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Led__MASK, 0xFF
.set Led__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Led__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Led__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Led__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Led__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Led__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Led__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Led__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Led__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Led__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Led__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Led__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Led__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Led__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Led__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Led__PC, CYREG_GPIO_PRT0_PC
.set Led__PC2, CYREG_GPIO_PRT0_PC2
.set Led__PORT, 0
.set Led__PS, CYREG_GPIO_PRT0_PS
.set Led__SHIFT, 0

/* PinAddr */
.set PinAddr__0__DR, CYREG_GPIO_PRT4_DR
.set PinAddr__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set PinAddr__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set PinAddr__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set PinAddr__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set PinAddr__0__HSIOM_MASK, 0x00000F00
.set PinAddr__0__HSIOM_SHIFT, 8
.set PinAddr__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__0__INTR, CYREG_GPIO_PRT4_INTR
.set PinAddr__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set PinAddr__0__MASK, 0x04
.set PinAddr__0__PC, CYREG_GPIO_PRT4_PC
.set PinAddr__0__PC2, CYREG_GPIO_PRT4_PC2
.set PinAddr__0__PORT, 4
.set PinAddr__0__PS, CYREG_GPIO_PRT4_PS
.set PinAddr__0__SHIFT, 2
.set PinAddr__1__DR, CYREG_GPIO_PRT4_DR
.set PinAddr__1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set PinAddr__1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set PinAddr__1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set PinAddr__1__HSIOM, CYREG_HSIOM_PORT_SEL4
.set PinAddr__1__HSIOM_MASK, 0x0000F000
.set PinAddr__1__HSIOM_SHIFT, 12
.set PinAddr__1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__1__INTR, CYREG_GPIO_PRT4_INTR
.set PinAddr__1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set PinAddr__1__MASK, 0x08
.set PinAddr__1__PC, CYREG_GPIO_PRT4_PC
.set PinAddr__1__PC2, CYREG_GPIO_PRT4_PC2
.set PinAddr__1__PORT, 4
.set PinAddr__1__PS, CYREG_GPIO_PRT4_PS
.set PinAddr__1__SHIFT, 3
.set PinAddr__2__DR, CYREG_GPIO_PRT4_DR
.set PinAddr__2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set PinAddr__2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set PinAddr__2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set PinAddr__2__HSIOM, CYREG_HSIOM_PORT_SEL4
.set PinAddr__2__HSIOM_MASK, 0x000F0000
.set PinAddr__2__HSIOM_SHIFT, 16
.set PinAddr__2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__2__INTR, CYREG_GPIO_PRT4_INTR
.set PinAddr__2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set PinAddr__2__MASK, 0x10
.set PinAddr__2__PC, CYREG_GPIO_PRT4_PC
.set PinAddr__2__PC2, CYREG_GPIO_PRT4_PC2
.set PinAddr__2__PORT, 4
.set PinAddr__2__PS, CYREG_GPIO_PRT4_PS
.set PinAddr__2__SHIFT, 4
.set PinAddr__3__DR, CYREG_GPIO_PRT4_DR
.set PinAddr__3__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set PinAddr__3__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set PinAddr__3__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set PinAddr__3__HSIOM, CYREG_HSIOM_PORT_SEL4
.set PinAddr__3__HSIOM_MASK, 0x00F00000
.set PinAddr__3__HSIOM_SHIFT, 20
.set PinAddr__3__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__3__INTR, CYREG_GPIO_PRT4_INTR
.set PinAddr__3__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__3__INTSTAT, CYREG_GPIO_PRT4_INTR
.set PinAddr__3__MASK, 0x20
.set PinAddr__3__PC, CYREG_GPIO_PRT4_PC
.set PinAddr__3__PC2, CYREG_GPIO_PRT4_PC2
.set PinAddr__3__PORT, 4
.set PinAddr__3__PS, CYREG_GPIO_PRT4_PS
.set PinAddr__3__SHIFT, 5
.set PinAddr__DR, CYREG_GPIO_PRT4_DR
.set PinAddr__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set PinAddr__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set PinAddr__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set PinAddr__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__INTR, CYREG_GPIO_PRT4_INTR
.set PinAddr__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set PinAddr__INTSTAT, CYREG_GPIO_PRT4_INTR
.set PinAddr__MASK, 0x3C
.set PinAddr__PC, CYREG_GPIO_PRT4_PC
.set PinAddr__PC2, CYREG_GPIO_PRT4_PC2
.set PinAddr__PORT, 4
.set PinAddr__PS, CYREG_GPIO_PRT4_PS
.set PinAddr__SHIFT, 2

/* Timer_from_master_TimerUDB */
.set Timer_from_master_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_from_master_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_from_master_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Timer_from_master_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set Timer_from_master_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_from_master_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_from_master_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_from_master_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_from_master_TimerUDB_rstSts_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set Timer_from_master_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Timer_from_master_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set Timer_from_master_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_from_master_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK0
.set Timer_from_master_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Timer_from_master_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST0
.set Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST0
.set Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_UDB_W8_A00
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_UDB_W8_A10
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_UDB_W8_D00
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_UDB_W8_D10
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_UDB_W8_F00
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_UDB_W8_F10
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Timer_from_master_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0

/* Transfer_enable */
.set Transfer_enable__0__DR, CYREG_GPIO_PRT5_DR
.set Transfer_enable__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Transfer_enable__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Transfer_enable__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Transfer_enable__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Transfer_enable__0__HSIOM_MASK, 0x0000000F
.set Transfer_enable__0__HSIOM_SHIFT, 0
.set Transfer_enable__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Transfer_enable__0__INTR, CYREG_GPIO_PRT5_INTR
.set Transfer_enable__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Transfer_enable__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Transfer_enable__0__MASK, 0x01
.set Transfer_enable__0__PC, CYREG_GPIO_PRT5_PC
.set Transfer_enable__0__PC2, CYREG_GPIO_PRT5_PC2
.set Transfer_enable__0__PORT, 5
.set Transfer_enable__0__PS, CYREG_GPIO_PRT5_PS
.set Transfer_enable__0__SHIFT, 0
.set Transfer_enable__DR, CYREG_GPIO_PRT5_DR
.set Transfer_enable__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Transfer_enable__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Transfer_enable__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Transfer_enable__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Transfer_enable__INTR, CYREG_GPIO_PRT5_INTR
.set Transfer_enable__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Transfer_enable__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Transfer_enable__MASK, 0x01
.set Transfer_enable__PC, CYREG_GPIO_PRT5_PC
.set Transfer_enable__PC2, CYREG_GPIO_PRT5_PC2
.set Transfer_enable__PORT, 5
.set Transfer_enable__PS, CYREG_GPIO_PRT5_PS
.set Transfer_enable__SHIFT, 0

/* UART_RS_485 */
.set UART_RS_485_rx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_RS_485_rx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_RS_485_rx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_RS_485_rx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_RS_485_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_RS_485_rx__0__HSIOM_GPIO, 0
.set UART_RS_485_rx__0__HSIOM_I2C, 14
.set UART_RS_485_rx__0__HSIOM_I2C_SCL, 14
.set UART_RS_485_rx__0__HSIOM_MASK, 0x0000000F
.set UART_RS_485_rx__0__HSIOM_SHIFT, 0
.set UART_RS_485_rx__0__HSIOM_SPI, 15
.set UART_RS_485_rx__0__HSIOM_SPI_MOSI, 15
.set UART_RS_485_rx__0__HSIOM_UART, 9
.set UART_RS_485_rx__0__HSIOM_UART_RX, 9
.set UART_RS_485_rx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_RS_485_rx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_RS_485_rx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_RS_485_rx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_RS_485_rx__0__MASK, 0x01
.set UART_RS_485_rx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_RS_485_rx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_RS_485_rx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_RS_485_rx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_RS_485_rx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_RS_485_rx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_RS_485_rx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_RS_485_rx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_RS_485_rx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_RS_485_rx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_RS_485_rx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_RS_485_rx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_RS_485_rx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_RS_485_rx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_RS_485_rx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_RS_485_rx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_RS_485_rx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_RS_485_rx__0__PORT, 1
.set UART_RS_485_rx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_RS_485_rx__0__SHIFT, 0
.set UART_RS_485_rx__DR, CYREG_GPIO_PRT1_DR
.set UART_RS_485_rx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_RS_485_rx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_RS_485_rx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_RS_485_rx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_RS_485_rx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_RS_485_rx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_RS_485_rx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_RS_485_rx__MASK, 0x01
.set UART_RS_485_rx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_RS_485_rx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_RS_485_rx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_RS_485_rx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_RS_485_rx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_RS_485_rx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_RS_485_rx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_RS_485_rx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_RS_485_rx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_RS_485_rx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_RS_485_rx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_RS_485_rx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_RS_485_rx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_RS_485_rx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_RS_485_rx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_RS_485_rx__PC, CYREG_GPIO_PRT1_PC
.set UART_RS_485_rx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_RS_485_rx__PORT, 1
.set UART_RS_485_rx__PS, CYREG_GPIO_PRT1_PS
.set UART_RS_485_rx__SHIFT, 0
.set UART_RS_485_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_RS_485_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set UART_RS_485_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set UART_RS_485_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_RS_485_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_RS_485_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_RS_485_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_RS_485_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_RS_485_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_RS_485_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_RS_485_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_RS_485_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_RS_485_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_RS_485_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set UART_RS_485_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_RS_485_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_RS_485_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_RS_485_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_RS_485_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_RS_485_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_RS_485_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_RS_485_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_RS_485_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_RS_485_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_RS_485_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set UART_RS_485_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_RS_485_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_RS_485_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set UART_RS_485_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set UART_RS_485_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set UART_RS_485_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set UART_RS_485_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set UART_RS_485_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set UART_RS_485_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_RS_485_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_RS_485_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_RS_485_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_RS_485_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_RS_485_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_RS_485_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_RS_485_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_RS_485_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_RS_485_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_RS_485_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_RS_485_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_RS_485_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_RS_485_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_RS_485_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_RS_485_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_RS_485_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_RS_485_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_RS_485_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_RS_485_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_RS_485_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_RS_485_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_RS_485_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_RS_485_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_RS_485_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_RS_485_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_RS_485_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_RS_485_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_RS_485_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_RS_485_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_RS_485_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_RS_485_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_RS_485_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_RS_485_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_RS_485_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_RS_485_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_RS_485_SCB__SS0_POSISTION, 0
.set UART_RS_485_SCB__SS1_POSISTION, 1
.set UART_RS_485_SCB__SS2_POSISTION, 2
.set UART_RS_485_SCB__SS3_POSISTION, 3
.set UART_RS_485_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_RS_485_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_RS_485_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_RS_485_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_RS_485_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_RS_485_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_RS_485_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set UART_RS_485_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_RS_485_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_RS_485_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_RS_485_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_RS_485_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_RS_485_SCB_IRQ__INTC_MASK, 0x100
.set UART_RS_485_SCB_IRQ__INTC_NUMBER, 8
.set UART_RS_485_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set UART_RS_485_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_RS_485_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UART_RS_485_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_RS_485_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set UART_RS_485_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set UART_RS_485_SCBCLK__DIV_ID, 0x00000041
.set UART_RS_485_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set UART_RS_485_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_RS_485_tx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_RS_485_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_RS_485_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_RS_485_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_RS_485_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_RS_485_tx__0__HSIOM_GPIO, 0
.set UART_RS_485_tx__0__HSIOM_I2C, 14
.set UART_RS_485_tx__0__HSIOM_I2C_SDA, 14
.set UART_RS_485_tx__0__HSIOM_MASK, 0x000000F0
.set UART_RS_485_tx__0__HSIOM_SHIFT, 4
.set UART_RS_485_tx__0__HSIOM_SPI, 15
.set UART_RS_485_tx__0__HSIOM_SPI_MISO, 15
.set UART_RS_485_tx__0__HSIOM_UART, 9
.set UART_RS_485_tx__0__HSIOM_UART_TX, 9
.set UART_RS_485_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_RS_485_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_RS_485_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_RS_485_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_RS_485_tx__0__MASK, 0x02
.set UART_RS_485_tx__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set UART_RS_485_tx__0__OUT_SEL_SHIFT, 2
.set UART_RS_485_tx__0__OUT_SEL_VAL, -1
.set UART_RS_485_tx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_RS_485_tx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_RS_485_tx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_RS_485_tx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_RS_485_tx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_RS_485_tx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_RS_485_tx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_RS_485_tx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_RS_485_tx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_RS_485_tx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_RS_485_tx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_RS_485_tx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_RS_485_tx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_RS_485_tx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_RS_485_tx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_RS_485_tx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_RS_485_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_RS_485_tx__0__PORT, 1
.set UART_RS_485_tx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_RS_485_tx__0__SHIFT, 1
.set UART_RS_485_tx__DR, CYREG_GPIO_PRT1_DR
.set UART_RS_485_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_RS_485_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_RS_485_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_RS_485_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_RS_485_tx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_RS_485_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_RS_485_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_RS_485_tx__MASK, 0x02
.set UART_RS_485_tx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_RS_485_tx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_RS_485_tx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_RS_485_tx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_RS_485_tx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_RS_485_tx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_RS_485_tx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_RS_485_tx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_RS_485_tx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_RS_485_tx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_RS_485_tx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_RS_485_tx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_RS_485_tx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_RS_485_tx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_RS_485_tx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_RS_485_tx__PC, CYREG_GPIO_PRT1_PC
.set UART_RS_485_tx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_RS_485_tx__PORT, 1
.set UART_RS_485_tx__PS, CYREG_GPIO_PRT1_PS
.set UART_RS_485_tx__SHIFT, 1

/* isr_CExamplary_OV */
.set isr_CExamplary_OV__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_CExamplary_OV__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_CExamplary_OV__INTC_MASK, 0x2000000
.set isr_CExamplary_OV__INTC_NUMBER, 25
.set isr_CExamplary_OV__INTC_PRIOR_MASK, 0xC000
.set isr_CExamplary_OV__INTC_PRIOR_NUM, 0
.set isr_CExamplary_OV__INTC_PRIOR_REG, CYREG_CM0_IPR6
.set isr_CExamplary_OV__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_CExamplary_OV__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_Counter_1_OV */
.set isr_Counter_1_OV__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Counter_1_OV__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Counter_1_OV__INTC_MASK, 0x400000
.set isr_Counter_1_OV__INTC_NUMBER, 22
.set isr_Counter_1_OV__INTC_PRIOR_MASK, 0xC00000
.set isr_Counter_1_OV__INTC_PRIOR_NUM, 1
.set isr_Counter_1_OV__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set isr_Counter_1_OV__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Counter_1_OV__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_Counter_2_OV */
.set isr_Counter_2_OV__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Counter_2_OV__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Counter_2_OV__INTC_MASK, 0x200000
.set isr_Counter_2_OV__INTC_NUMBER, 21
.set isr_Counter_2_OV__INTC_PRIOR_MASK, 0xC000
.set isr_Counter_2_OV__INTC_PRIOR_NUM, 1
.set isr_Counter_2_OV__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set isr_Counter_2_OV__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Counter_2_OV__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_Counter_3_OV */
.set isr_Counter_3_OV__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Counter_3_OV__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Counter_3_OV__INTC_MASK, 0x80000
.set isr_Counter_3_OV__INTC_NUMBER, 19
.set isr_Counter_3_OV__INTC_PRIOR_MASK, 0xC0000000
.set isr_Counter_3_OV__INTC_PRIOR_NUM, 1
.set isr_Counter_3_OV__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_Counter_3_OV__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Counter_3_OV__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_Counter_4_OV */
.set isr_Counter_4_OV__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Counter_4_OV__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Counter_4_OV__INTC_MASK, 0x1000000
.set isr_Counter_4_OV__INTC_NUMBER, 24
.set isr_Counter_4_OV__INTC_PRIOR_MASK, 0xC0
.set isr_Counter_4_OV__INTC_PRIOR_NUM, 1
.set isr_Counter_4_OV__INTC_PRIOR_REG, CYREG_CM0_IPR6
.set isr_Counter_4_OV__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Counter_4_OV__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_Counter_5_OV */
.set isr_Counter_5_OV__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Counter_5_OV__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Counter_5_OV__INTC_MASK, 0x100000
.set isr_Counter_5_OV__INTC_NUMBER, 20
.set isr_Counter_5_OV__INTC_PRIOR_MASK, 0xC0
.set isr_Counter_5_OV__INTC_PRIOR_NUM, 1
.set isr_Counter_5_OV__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set isr_Counter_5_OV__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Counter_5_OV__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_Counter_6_OV */
.set isr_Counter_6_OV__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Counter_6_OV__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Counter_6_OV__INTC_MASK, 0x800000
.set isr_Counter_6_OV__INTC_NUMBER, 23
.set isr_Counter_6_OV__INTC_PRIOR_MASK, 0xC0000000
.set isr_Counter_6_OV__INTC_PRIOR_NUM, 1
.set isr_Counter_6_OV__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set isr_Counter_6_OV__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Counter_6_OV__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_Counter_7_OV */
.set isr_Counter_7_OV__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Counter_7_OV__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Counter_7_OV__INTC_MASK, 0x4000000
.set isr_Counter_7_OV__INTC_NUMBER, 26
.set isr_Counter_7_OV__INTC_PRIOR_MASK, 0xC00000
.set isr_Counter_7_OV__INTC_PRIOR_NUM, 1
.set isr_Counter_7_OV__INTC_PRIOR_REG, CYREG_CM0_IPR6
.set isr_Counter_7_OV__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Counter_7_OV__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_Timer_from_master */
.set isr_Timer_from_master__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Timer_from_master__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Timer_from_master__INTC_MASK, 0x01
.set isr_Timer_from_master__INTC_NUMBER, 0
.set isr_Timer_from_master__INTC_PRIOR_MASK, 0xC0
.set isr_Timer_from_master__INTC_PRIOR_NUM, 2
.set isr_Timer_from_master__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_Timer_from_master__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Timer_from_master__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
