Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb  6 17:31:19 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.083        0.000                      0                 4352        5.975        0.000                       0                  4910  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 6.250}        12.500          80.000          
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.083        0.000                      0                 4352        5.975        0.000                       0                  4609  
clk_wrapper                                                                             498.562        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.083ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.132ns (17.943%)  route 5.177ns (82.057%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 15.312 - 12.500 ) 
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 1.237ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.982ns (routing 1.130ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        2.231     3.372    clk_c
    SLICE_X106Y488       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y488       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.468 r  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          0.861     4.329    muon_sorter_1/pt_10[1]
    SLICE_X97Y480        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.506 r  muon_sorter_1/compare_p.15.7.compare_pt.op_qge.op_qge.un5040_pt_compare_c2/O
                         net (fo=2, routed)           0.654     5.160    muon_sorter_1/max_pt_0_1_1_lut6_2[15]/I4
    SLICE_X97Y479        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.082     5.242 f  muon_sorter_1/max_pt_0_1_1_lut6_2[15]/LUT5/O
                         net (fo=5, routed)           0.640     5.882    muon_sorter_1/un5040_pt_compare_i
    SLICE_X93Y479        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     6.061 r  muon_sorter_1/max_pt_0_0_RNI9U9C1[7]/O
                         net (fo=12, routed)          1.076     7.137    muon_sorter_1/max_pt_0_1_0[7]
    SLICE_X100Y482       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.250 r  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.199     7.449    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y483       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     7.597 r  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.445     8.042    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y483        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     8.081 r  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          1.135     9.216    muon_sorter_1/max_pt_1[7]
    SLICE_X104Y484       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     9.367 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO_2[0]/O
                         net (fo=1, routed)           0.109     9.476    muon_sorter_1/roi_2_0[0]
    SLICE_X105Y484       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     9.623 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO[0]/O
                         net (fo=1, routed)           0.058     9.681    muon_sorter_1/roi_3_0[0]
    SLICE_X105Y484       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        1.982    15.312    muon_sorter_1/clk_c
    SLICE_X105Y484       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[0]/C
                         clock pessimism              0.461    15.773    
                         clock uncertainty           -0.035    15.737    
    SLICE_X105Y484       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    15.764    muon_sorter_1/sr_p.sr_1_1.roi[0]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.132ns (17.943%)  route 5.177ns (82.057%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 15.312 - 12.500 ) 
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 1.237ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.982ns (routing 1.130ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        2.231     3.372    clk_c
    SLICE_X106Y488       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y488       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.468 f  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          0.861     4.329    muon_sorter_1/pt_10[1]
    SLICE_X97Y480        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.506 f  muon_sorter_1/compare_p.15.7.compare_pt.op_qge.op_qge.un5040_pt_compare_c2/O
                         net (fo=2, routed)           0.654     5.160    muon_sorter_1/max_pt_0_1_1_lut6_2[15]/I4
    SLICE_X97Y479        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.082     5.242 r  muon_sorter_1/max_pt_0_1_1_lut6_2[15]/LUT5/O
                         net (fo=5, routed)           0.640     5.882    muon_sorter_1/un5040_pt_compare_i
    SLICE_X93Y479        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     6.061 f  muon_sorter_1/max_pt_0_0_RNI9U9C1[7]/O
                         net (fo=12, routed)          1.076     7.137    muon_sorter_1/max_pt_0_1_0[7]
    SLICE_X100Y482       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.250 r  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.199     7.449    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y483       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     7.597 r  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.445     8.042    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y483        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     8.081 r  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          1.135     9.216    muon_sorter_1/max_pt_1[7]
    SLICE_X104Y484       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     9.367 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO_2[0]/O
                         net (fo=1, routed)           0.109     9.476    muon_sorter_1/roi_2_0[0]
    SLICE_X105Y484       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     9.623 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO[0]/O
                         net (fo=1, routed)           0.058     9.681    muon_sorter_1/roi_3_0[0]
    SLICE_X105Y484       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        1.982    15.312    muon_sorter_1/clk_c
    SLICE_X105Y484       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[0]/C
                         clock pessimism              0.461    15.773    
                         clock uncertainty           -0.035    15.737    
    SLICE_X105Y484       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    15.764    muon_sorter_1/sr_p.sr_1_1.roi[0]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.132ns (17.943%)  route 5.177ns (82.057%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 15.312 - 12.500 ) 
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 1.237ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.982ns (routing 1.130ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        2.231     3.372    clk_c
    SLICE_X106Y488       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y488       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.468 r  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          0.861     4.329    muon_sorter_1/pt_10[1]
    SLICE_X97Y480        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.506 r  muon_sorter_1/compare_p.15.7.compare_pt.op_qge.op_qge.un5040_pt_compare_c2/O
                         net (fo=2, routed)           0.654     5.160    muon_sorter_1/max_pt_0_1_1_lut6_2[15]/I4
    SLICE_X97Y479        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.082     5.242 f  muon_sorter_1/max_pt_0_1_1_lut6_2[15]/LUT5/O
                         net (fo=5, routed)           0.640     5.882    muon_sorter_1/un5040_pt_compare_i
    SLICE_X93Y479        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     6.061 r  muon_sorter_1/max_pt_0_0_RNI9U9C1[7]/O
                         net (fo=12, routed)          1.076     7.137    muon_sorter_1/max_pt_0_1_0[7]
    SLICE_X100Y482       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.250 f  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.199     7.449    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y483       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     7.597 f  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.445     8.042    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y483        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     8.081 f  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          1.135     9.216    muon_sorter_1/max_pt_1[7]
    SLICE_X104Y484       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     9.367 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO_2[0]/O
                         net (fo=1, routed)           0.109     9.476    muon_sorter_1/roi_2_0[0]
    SLICE_X105Y484       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     9.623 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO[0]/O
                         net (fo=1, routed)           0.058     9.681    muon_sorter_1/roi_3_0[0]
    SLICE_X105Y484       FDRE                                         f  muon_sorter_1/sr_p.sr_1_1.roi[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        1.982    15.312    muon_sorter_1/clk_c
    SLICE_X105Y484       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[0]/C
                         clock pessimism              0.461    15.773    
                         clock uncertainty           -0.035    15.737    
    SLICE_X105Y484       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    15.764    muon_sorter_1/sr_p.sr_1_1.roi[0]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.132ns (17.943%)  route 5.177ns (82.057%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 15.312 - 12.500 ) 
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 1.237ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.982ns (routing 1.130ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        2.231     3.372    clk_c
    SLICE_X106Y488       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y488       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.468 f  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          0.861     4.329    muon_sorter_1/pt_10[1]
    SLICE_X97Y480        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.506 f  muon_sorter_1/compare_p.15.7.compare_pt.op_qge.op_qge.un5040_pt_compare_c2/O
                         net (fo=2, routed)           0.654     5.160    muon_sorter_1/max_pt_0_1_1_lut6_2[15]/I4
    SLICE_X97Y479        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.082     5.242 r  muon_sorter_1/max_pt_0_1_1_lut6_2[15]/LUT5/O
                         net (fo=5, routed)           0.640     5.882    muon_sorter_1/un5040_pt_compare_i
    SLICE_X93Y479        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     6.061 f  muon_sorter_1/max_pt_0_0_RNI9U9C1[7]/O
                         net (fo=12, routed)          1.076     7.137    muon_sorter_1/max_pt_0_1_0[7]
    SLICE_X100Y482       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.250 f  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.199     7.449    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y483       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     7.597 f  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.445     8.042    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y483        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     8.081 f  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          1.135     9.216    muon_sorter_1/max_pt_1[7]
    SLICE_X104Y484       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     9.367 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO_2[0]/O
                         net (fo=1, routed)           0.109     9.476    muon_sorter_1/roi_2_0[0]
    SLICE_X105Y484       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     9.623 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO[0]/O
                         net (fo=1, routed)           0.058     9.681    muon_sorter_1/roi_3_0[0]
    SLICE_X105Y484       FDRE                                         f  muon_sorter_1/sr_p.sr_1_1.roi[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        1.982    15.312    muon_sorter_1/clk_c
    SLICE_X105Y484       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[0]/C
                         clock pessimism              0.461    15.773    
                         clock uncertainty           -0.035    15.737    
    SLICE_X105Y484       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    15.764    muon_sorter_1/sr_p.sr_1_1.roi[0]
  -------------------------------------------------------------------
                         required time                         15.764    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.pt[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 0.910ns (14.583%)  route 5.330ns (85.417%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 15.308 - 12.500 ) 
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 1.237ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.978ns (routing 1.130ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        2.231     3.372    clk_c
    SLICE_X106Y488       FDRE                                         r  muon_cand_7.pt[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y488       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.468 r  muon_cand_7.pt[1]/Q
                         net (fo=17, routed)          0.861     4.329    muon_sorter_1/pt_10[1]
    SLICE_X97Y480        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.506 r  muon_sorter_1/compare_p.15.7.compare_pt.op_qge.op_qge.un5040_pt_compare_c2/O
                         net (fo=2, routed)           0.654     5.160    muon_sorter_1/max_pt_0_1_1_lut6_2[15]/I4
    SLICE_X97Y479        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.082     5.242 f  muon_sorter_1/max_pt_0_1_1_lut6_2[15]/LUT5/O
                         net (fo=5, routed)           0.640     5.882    muon_sorter_1/un5040_pt_compare_i
    SLICE_X93Y479        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     6.061 r  muon_sorter_1/max_pt_0_0_RNI9U9C1[7]/O
                         net (fo=12, routed)          1.076     7.137    muon_sorter_1/max_pt_0_1_0[7]
    SLICE_X100Y482       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     7.250 r  muon_sorter_1/max_pt_1_0_1[7]/O
                         net (fo=1, routed)           0.199     7.449    muon_sorter_1/max_pt_1_0_1[7]
    SLICE_X100Y483       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     7.597 r  muon_sorter_1/max_pt_1_0_3[7]/O
                         net (fo=1, routed)           0.445     8.042    muon_sorter_1/max_pt_1_0_3[7]
    SLICE_X95Y483        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     8.081 r  muon_sorter_1/max_pt_1[7]/O
                         net (fo=16, routed)          1.092     9.173    muon_sorter_1/max_pt_1[7]
    SLICE_X102Y484       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     9.211 r  muon_sorter_1/sr_p.sr_1_1.pt_RNO_2[3]/O
                         net (fo=1, routed)           0.281     9.492    muon_sorter_1/pt_2_0[3]
    SLICE_X102Y484       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     9.530 r  muon_sorter_1/sr_p.sr_1_1.pt_RNO[3]/O
                         net (fo=1, routed)           0.082     9.612    muon_sorter_1/pt_3_0[3]
    SLICE_X102Y484       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.pt[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    AV33                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510    13.010 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000    13.010    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.010 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    13.306    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.330 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4608, routed)        1.978    15.308    muon_sorter_1/clk_c
    SLICE_X102Y484       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.pt[3]/C
                         clock pessimism              0.461    15.769    
                         clock uncertainty           -0.035    15.733    
    SLICE_X102Y484       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    15.760    muon_sorter_1/sr_p.sr_1_1.pt[3]
  -------------------------------------------------------------------
                         required time                         15.760    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  6.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         12.500      11.001     BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X98Y474   muon_cand_12.roi[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X97Y480   muon_cand_12.roi[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X93Y478   muon_cand_12.sector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         12.500      11.950     SLICE_X94Y478   muon_cand_12.sector[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X108Y489  shift_reg_tap_i/sr_p.sr_11[102]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X108Y488  shift_reg_tap_i/sr_p.sr_11[105]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X108Y489  shift_reg_tap_i/sr_p.sr_15[102]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X108Y488  shift_reg_tap_i/sr_p.sr_15[105]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X95Y489   shift_reg_tap_i/sr_p.sr_1[172]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X94Y481   muon_cand_13.pt[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X109Y484  shift_reg_tap_i/sr_p.sr_11[103]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X110Y488  shift_reg_tap_i/sr_p.sr_11[108]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X94Y487   shift_reg_tap_i/sr_p.sr_12[176]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.250       5.975      SLICE_X101Y479  shift_reg_tap_i/sr_p.sr_13[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X106Y479         lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X106Y479         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X108Y497         lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X104Y488         lsfr_1/shiftreg_vector[113]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X104Y488         lsfr_1/shiftreg_vector[114]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X104Y488         lsfr_1/shiftreg_vector[115]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y479         lsfr_1/output_vector_1[255]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y479         lsfr_1/shiftreg_vector[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X104Y488         lsfr_1/shiftreg_vector[113]/C



