<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1160" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1160{left:481px;bottom:68px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2_1160{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1160{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1160{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1160{left:69px;bottom:1083px;letter-spacing:0.19px;word-spacing:-0.02px;}
#t6_1160{left:359px;bottom:813px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1160{left:69px;bottom:727px;letter-spacing:0.13px;}
#t8_1160{left:69px;bottom:706px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t9_1160{left:69px;bottom:689px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#ta_1160{left:69px;bottom:652px;letter-spacing:0.13px;}
#tb_1160{left:69px;bottom:629px;letter-spacing:-0.19px;}
#tc_1160{left:69px;bottom:611px;letter-spacing:-0.13px;}
#td_1160{left:69px;bottom:593px;letter-spacing:-0.13px;}
#te_1160{left:69px;bottom:556px;letter-spacing:-0.18px;}
#tf_1160{left:69px;bottom:538px;letter-spacing:-0.13px;}
#tg_1160{left:130px;bottom:538px;letter-spacing:-0.02px;}
#th_1160{left:144px;bottom:538px;letter-spacing:-0.13px;}
#ti_1160{left:69px;bottom:519px;letter-spacing:-0.13px;}
#tj_1160{left:184px;bottom:519px;letter-spacing:-0.12px;}
#tk_1160{left:198px;bottom:519px;}
#tl_1160{left:69px;bottom:483px;letter-spacing:-0.18px;}
#tm_1160{left:69px;bottom:464px;letter-spacing:-0.12px;}
#tn_1160{left:138px;bottom:464px;letter-spacing:-0.12px;}
#to_1160{left:152px;bottom:464px;letter-spacing:-0.13px;}
#tp_1160{left:69px;bottom:446px;letter-spacing:-0.14px;}
#tq_1160{left:192px;bottom:446px;letter-spacing:-0.12px;}
#tr_1160{left:206px;bottom:446px;}
#ts_1160{left:69px;bottom:409px;letter-spacing:-0.18px;}
#tt_1160{left:69px;bottom:391px;letter-spacing:-0.12px;}
#tu_1160{left:152px;bottom:391px;letter-spacing:-0.13px;}
#tv_1160{left:69px;bottom:373px;letter-spacing:-0.14px;}
#tw_1160{left:192px;bottom:373px;letter-spacing:-0.12px;}
#tx_1160{left:206px;bottom:373px;}
#ty_1160{left:69px;bottom:336px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tz_1160{left:69px;bottom:313px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t10_1160{left:69px;bottom:276px;letter-spacing:0.12px;word-spacing:0.03px;}
#t11_1160{left:69px;bottom:255px;letter-spacing:-0.16px;}
#t12_1160{left:69px;bottom:218px;letter-spacing:0.12px;word-spacing:0.03px;}
#t13_1160{left:69px;bottom:197px;letter-spacing:-0.16px;}
#t14_1160{left:69px;bottom:160px;letter-spacing:0.13px;word-spacing:0.02px;}
#t15_1160{left:69px;bottom:139px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t16_1160{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t17_1160{left:74px;bottom:1048px;letter-spacing:-0.12px;}
#t18_1160{left:244px;bottom:1065px;letter-spacing:-0.14px;}
#t19_1160{left:304px;bottom:1065px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1a_1160{left:304px;bottom:1048px;letter-spacing:-0.12px;}
#t1b_1160{left:304px;bottom:1031px;letter-spacing:-0.12px;}
#t1c_1160{left:379px;bottom:1065px;letter-spacing:-0.12px;}
#t1d_1160{left:379px;bottom:1048px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t1e_1160{left:469px;bottom:1065px;letter-spacing:-0.13px;}
#t1f_1160{left:74px;bottom:1008px;letter-spacing:-0.12px;}
#t1g_1160{left:74px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_1160{left:244px;bottom:1008px;letter-spacing:-0.16px;}
#t1i_1160{left:304px;bottom:1008px;letter-spacing:-0.13px;}
#t1j_1160{left:379px;bottom:1008px;letter-spacing:-0.16px;}
#t1k_1160{left:469px;bottom:1008px;letter-spacing:-0.12px;}
#t1l_1160{left:74px;bottom:969px;letter-spacing:-0.12px;}
#t1m_1160{left:74px;bottom:952px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_1160{left:244px;bottom:969px;letter-spacing:-0.18px;}
#t1o_1160{left:304px;bottom:969px;letter-spacing:-0.11px;}
#t1p_1160{left:379px;bottom:969px;letter-spacing:-0.15px;}
#t1q_1160{left:469px;bottom:969px;letter-spacing:-0.12px;}
#t1r_1160{left:74px;bottom:929px;letter-spacing:-0.12px;}
#t1s_1160{left:74px;bottom:912px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1160{left:244px;bottom:929px;letter-spacing:-0.16px;}
#t1u_1160{left:304px;bottom:929px;letter-spacing:-0.14px;}
#t1v_1160{left:379px;bottom:929px;letter-spacing:-0.17px;}
#t1w_1160{left:469px;bottom:929px;letter-spacing:-0.12px;}
#t1x_1160{left:74px;bottom:889px;letter-spacing:-0.12px;}
#t1y_1160{left:74px;bottom:872px;letter-spacing:-0.13px;}
#t1z_1160{left:244px;bottom:889px;letter-spacing:-0.16px;}
#t20_1160{left:304px;bottom:889px;letter-spacing:-0.14px;}
#t21_1160{left:379px;bottom:889px;letter-spacing:-0.17px;}
#t22_1160{left:469px;bottom:889px;letter-spacing:-0.12px;}
#t23_1160{left:93px;bottom:791px;letter-spacing:-0.14px;}
#t24_1160{left:232px;bottom:791px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t25_1160{left:453px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t26_1160{left:691px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t27_1160{left:99px;bottom:767px;letter-spacing:-0.18px;}
#t28_1160{left:221px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_1160{left:449px;bottom:767px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2a_1160{left:604px;bottom:767px;letter-spacing:-0.12px;}

.s1_1160{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1160{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1160{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1160{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1160{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1160{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1160{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1160" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1160Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1160" style="-webkit-user-select: none;"><object width="935" height="1210" data="1160/1160.svg" type="image/svg+xml" id="pdf1160" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1160" class="t s1_1160">KANDNW/KANDNB/KANDNQ/KANDND—Bitwise Logical AND NOT Masks </span>
<span id="t2_1160" class="t s2_1160">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1160" class="t s1_1160">3-564 </span><span id="t4_1160" class="t s1_1160">Vol. 2A </span>
<span id="t5_1160" class="t s3_1160">KANDNW/KANDNB/KANDNQ/KANDND—Bitwise Logical AND NOT Masks </span>
<span id="t6_1160" class="t s4_1160">Instruction Operand Encoding </span>
<span id="t7_1160" class="t s4_1160">Description </span>
<span id="t8_1160" class="t s5_1160">Performs a bitwise AND NOT between the vector mask k2 and the vector mask k3, and writes the result into vector </span>
<span id="t9_1160" class="t s5_1160">mask k1. </span>
<span id="ta_1160" class="t s4_1160">Operation </span>
<span id="tb_1160" class="t s6_1160">KANDNW </span>
<span id="tc_1160" class="t s7_1160">DEST[15:0] := (BITWISE NOT SRC1[15:0]) BITWISE AND SRC2[15:0] </span>
<span id="td_1160" class="t s7_1160">DEST[MAX_KL-1:16] := 0 </span>
<span id="te_1160" class="t s6_1160">KANDNB </span>
<span id="tf_1160" class="t s7_1160">DEST[7:0] </span><span id="tg_1160" class="t s7_1160">:= </span><span id="th_1160" class="t s7_1160">(BITWISE NOT SRC1[7:0]) BITWISE AND SRC2[7:0] </span>
<span id="ti_1160" class="t s7_1160">DEST[MAX_KL-1:8] </span><span id="tj_1160" class="t s7_1160">:= </span><span id="tk_1160" class="t s7_1160">0 </span>
<span id="tl_1160" class="t s6_1160">KANDNQ </span>
<span id="tm_1160" class="t s7_1160">DEST[63:0] </span><span id="tn_1160" class="t s7_1160">:= </span><span id="to_1160" class="t s7_1160">(BITWISE NOT SRC1[63:0]) BITWISE AND SRC2[63:0] </span>
<span id="tp_1160" class="t s7_1160">DEST[MAX_KL-1:64] </span><span id="tq_1160" class="t s7_1160">:= </span><span id="tr_1160" class="t s7_1160">0 </span>
<span id="ts_1160" class="t s6_1160">KANDND </span>
<span id="tt_1160" class="t s7_1160">DEST[31:0] := </span><span id="tu_1160" class="t s7_1160">(BITWISE NOT SRC1[31:0]) BITWISE AND SRC2[31:0] </span>
<span id="tv_1160" class="t s7_1160">DEST[MAX_KL-1:32] </span><span id="tw_1160" class="t s7_1160">:= </span><span id="tx_1160" class="t s7_1160">0 </span>
<span id="ty_1160" class="t s4_1160">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tz_1160" class="t s7_1160">KANDNW __mmask16 _mm512_kandn(__mmask16 a, __mmask16 b); </span>
<span id="t10_1160" class="t s4_1160">Flags Affected </span>
<span id="t11_1160" class="t s5_1160">None. </span>
<span id="t12_1160" class="t s4_1160">SIMD Floating-Point Exceptions </span>
<span id="t13_1160" class="t s5_1160">None. </span>
<span id="t14_1160" class="t s4_1160">Other Exceptions </span>
<span id="t15_1160" class="t s5_1160">See Table 2-63, “TYPE K20 Exception Definition (VEX-Encoded OpMask Instructions w/o Memory Arg).” </span>
<span id="t16_1160" class="t s6_1160">Opcode/ </span>
<span id="t17_1160" class="t s6_1160">Instruction </span>
<span id="t18_1160" class="t s6_1160">Op/En </span><span id="t19_1160" class="t s6_1160">64/32 bit </span>
<span id="t1a_1160" class="t s6_1160">Mode </span>
<span id="t1b_1160" class="t s6_1160">Support </span>
<span id="t1c_1160" class="t s6_1160">CPUID </span>
<span id="t1d_1160" class="t s6_1160">Feature Flag </span>
<span id="t1e_1160" class="t s6_1160">Description </span>
<span id="t1f_1160" class="t s7_1160">VEX.L1.0F.W0 42 /r </span>
<span id="t1g_1160" class="t s7_1160">KANDNW k1, k2, k3 </span>
<span id="t1h_1160" class="t s7_1160">RVR </span><span id="t1i_1160" class="t s7_1160">V/V </span><span id="t1j_1160" class="t s7_1160">AVX512F </span><span id="t1k_1160" class="t s7_1160">Bitwise AND NOT 16 bits masks k2 and k3 and place result in k1. </span>
<span id="t1l_1160" class="t s7_1160">VEX.L1.66.0F.W0 42 /r </span>
<span id="t1m_1160" class="t s7_1160">KANDNB k1, k2, k3 </span>
<span id="t1n_1160" class="t s7_1160">RVR </span><span id="t1o_1160" class="t s7_1160">V/V </span><span id="t1p_1160" class="t s7_1160">AVX512DQ </span><span id="t1q_1160" class="t s7_1160">Bitwise AND NOT 8 bits masks k1 and k2 and place result in k1. </span>
<span id="t1r_1160" class="t s7_1160">VEX.L1.0F.W1 42 /r </span>
<span id="t1s_1160" class="t s7_1160">KANDNQ k1, k2, k3 </span>
<span id="t1t_1160" class="t s7_1160">RVR </span><span id="t1u_1160" class="t s7_1160">V/V </span><span id="t1v_1160" class="t s7_1160">AVX512BW </span><span id="t1w_1160" class="t s7_1160">Bitwise AND NOT 64 bits masks k2 and k3 and place result in k1. </span>
<span id="t1x_1160" class="t s7_1160">VEX.L1.66.0F.W1 42 /r </span>
<span id="t1y_1160" class="t s7_1160">KANDND k1, k2, k3 </span>
<span id="t1z_1160" class="t s7_1160">RVR </span><span id="t20_1160" class="t s7_1160">V/V </span><span id="t21_1160" class="t s7_1160">AVX512BW </span><span id="t22_1160" class="t s7_1160">Bitwise AND NOT 32 bits masks k2 and k3 and place result in k1. </span>
<span id="t23_1160" class="t s6_1160">Op/En </span><span id="t24_1160" class="t s6_1160">Operand 1 </span><span id="t25_1160" class="t s6_1160">Operand 2 </span><span id="t26_1160" class="t s6_1160">Operand 3 </span>
<span id="t27_1160" class="t s7_1160">RVR </span><span id="t28_1160" class="t s7_1160">ModRM:reg (w) </span><span id="t29_1160" class="t s7_1160">VEX.1vvv (r) </span><span id="t2a_1160" class="t s7_1160">ModRM:r/m (r, ModRM:[7:6] must be 11b) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
