/* 
   Copyright Â© 2012 Qualcomm Atheros, Inc.
   All Rights Reserved. 
   Qualcomm Atheros Confidential and Proprietary. 
 */

#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/init.h>

#include <linux/kernel.h>	/* printk() */
#include <linux/slab.h>		/* kmalloc() */
#include <linux/fs.h>		/* everything... */
#include <linux/errno.h>	/* error codes */
#include <linux/types.h>	/* size_t */
#include <linux/fcntl.h>	/* O_ACCMODE */
#include <linux/seq_file.h>
#include <linux/cdev.h>
#include <asm/system.h>		/* cli(), *_flags */
#include <asm/uaccess.h>	/* copy_*_user */
#include <asm/io.h>
#include <linux/dma-mapping.h>
#include <linux/wait.h>
#include <linux/interrupt.h>
#include <linux/delay.h>
#include <linux/byteorder/generic.h>

#include "atheros.h"
#include "ath_si3000.h"		/* local definitions */



int ath_slic_major = 252;
int ath_slic_minor = 0;
int ath_slic_wide  = 0;
int ath_slic_slave = 0;

/* Default values of module params */
int ath_slic_max_slots = DEF_MAX_SLOTS_8;
int ath_slic_slots_en = DEF_SLOTS_EN_8;
int ath_slic_long_fs = DEF_FS_LONG_1;
int ath_slic_tx_sweep_pos = DEF_TX_SWEEP_POS_1;
int ath_slic_rx_sweep_pos = DEF_RX_SWEEP_POS_0;
int ath_slic_mclk_sel = DEF_MCLK_SEL_1; /* Default ref clk */ 

static DECLARE_WAIT_QUEUE_HEAD(wq_tx);
static DECLARE_WAIT_QUEUE_HEAD(wq_rx);

EXPORT_SYMBOL(wq_rx);
EXPORT_SYMBOL(wq_tx);

module_param(ath_slic_major, int, S_IRUGO);
module_param(ath_slic_minor, int, S_IRUGO);
module_param(ath_slic_wide , int, S_IRUGO);
module_param(ath_slic_slave, int, S_IRUGO);
module_param(ath_slic_max_slots, int, S_IRUGO);
module_param(ath_slic_slots_en, int, S_IRUGO);
module_param(ath_slic_long_fs , int, S_IRUGO);
module_param(ath_slic_tx_sweep_pos, int, S_IRUGO);
module_param(ath_slic_rx_sweep_pos, int, S_IRUGO);
module_param(ath_slic_mclk_sel, int, S_IRUGO);

MODULE_AUTHOR("Mughilan@QCA");
MODULE_LICENSE("Dual BSD/GPL");

int ath_slic_buf_size;
int si3000 = 0;

#define prev_tail(t) ({ (t == 0) ? (NUM_DESC - 1) : (t - 1); })
#define next_tail(t) ({ (t == (NUM_DESC - 1)) ? 0 : (t + 1); })

typedef struct si3000_reg {
	uint16_t Primary;
	uint8_t addr;
	uint8_t data;
	//uint16_t no_use;
} si3000_reg_t;

void ath_slic_clk(unsigned long frac, unsigned long pll)
{
	/*
	 * Tick...Tick...Tick
	 */
	ath_reg_wr(ATH_FRAC_FREQ_CONFIG, frac);
	ath_reg_wr(ATH_AUDIO_PLL_CONFIG, pll);
	ath_reg_wr(ATH_AUDIO_PLL_CONFIG, (pll & ~ATH_AUDIO_PLL_CFG_PWR_DWN));
}

void ath_slic_dpll(uint32_t kd, uint32_t ki)
{
	uint32_t	i = 0;

	do {
		ath_reg_rmw_clear(ATH_AUD_DPLL3_ADDRESS, ATH_AUD_DPLL3_DO_MEAS_SET(1));
		ath_reg_rmw_set(ATH_AUDIO_PLL_CONFIG, ATH_AUDIO_PLL_CFG_PWR_DWN);
		udelay(100);
		// Configure AUDIO DPLL
		ath_reg_rmw_clear(ATH_AUD_DPLL2_ADDRESS, ATH_AUD_DPLL2_KI_MASK | ATH_AUD_DPLL2_KD_MASK);
		ath_reg_rmw_set(ATH_AUDIO_DPLL2, ATH_AUD_DPLL2_KI_SET(ki) | ATH_AUD_DPLL2_KD_SET(kd));
		ath_reg_rmw_clear(ATH_AUD_DPLL3_ADDRESS, ATH_AUD_DPLL3_PHASE_SHIFT_MASK);
		ath_reg_rmw_set(ATH_AUD_DPLL3_ADDRESS, ATH_AUD_DPLL3_PHASE_SHIFT_SET(0x6));
		if (!is_ar934x_10()) {
			ath_reg_rmw_clear(ATH_AUD_DPLL2_ADDRESS, ATH_AUD_DPLL2_RANGE_SET(1));
			ath_reg_rmw_set(ATH_AUD_DPLL2_ADDRESS, ATH_AUD_DPLL2_RANGE_SET(1));
		}
		ath_reg_rmw_clear(ATH_AUDIO_PLL_CONFIG, ATH_AUDIO_PLL_CFG_PWR_DWN);

		ath_reg_rmw_clear(ATH_AUD_DPLL3_ADDRESS, ATH_AUD_DPLL3_DO_MEAS_SET(1));
		udelay(100);
		ath_reg_rmw_set(ATH_AUD_DPLL3_ADDRESS, ATH_AUD_DPLL3_DO_MEAS_SET(1));
		udelay(100);

		while ((ath_reg_rd(ATH_AUD_DPLL4_ADDRESS) & ATH_AUD_DPLL4_MEAS_DONE_SET(1)) == 0) {
			udelay(10);
		}
		udelay(100);

		i ++;

	} while (ATH_AUD_DPLL3_SQSUM_DVC_GET(ath_reg_rd(ATH_AUD_DPLL3_ADDRESS)) >= 0x40000);

	printk("\tAud:	0x%x 0x%x\n", KSEG1ADDR(ATH_AUD_DPLL3_ADDRESS),
			ATH_AUD_DPLL3_SQSUM_DVC_GET(ath_reg_rd(ATH_AUD_DPLL3_ADDRESS)));


}


int ath_slic_set_freq(void)
{

	if (ath_ref_freq == (25 * 1000000)) {
		ath_slic_clk(0x127bb02e, 0x61a1);
		ath_slic_dpll(ATH_AUD_DPLL3_KD_25, ATH_AUD_DPLL3_KI_25);
	} else {
		ath_slic_clk(0xfb7e83a, 0x61a2);
		ath_slic_dpll(ATH_AUD_DPLL3_KD_40, ATH_AUD_DPLL3_KI_40);
	}

	return 0;
}

/* Transmit */
ssize_t si3000_reg_write(uint8_t * buf, size_t count)
{
	uint8_t *data;
	ssize_t retval;
	int byte_cnt, offset = 0, need_start = 0;
	int mode = 0;
	struct ath_slic_softc *sc = &sc_buf_var;
	slic_dma_buf_t *dmabuf = &sc->sc_pbuf;
	slic_buf_t *scbuf;
	ath_mbox_dma_desc *desc;
	int tail = dmabuf->tail;
	unsigned long desc_p;
	si3000 = 1;

	byte_cnt = count;

	ath_reg_rmw_set(ATH_MBOX_SLIC_INT_ENABLE, 
			( ATH_MBOX_SLIC_RX_DMA_COMPLETE ));
	need_start = 1;

	scbuf = dmabuf->db_buf;
	desc = dmabuf->db_desc;
	desc_p = (unsigned long) dmabuf->db_desc_p;
	offset = 0;
	data = scbuf[0].bf_vaddr;

	desc_p += tail * sizeof(ath_mbox_dma_desc);

	if (!need_start) {
		wait_event_interruptible(wq_rx, desc[tail].OWN != 1);
	}

	/* Send count bytes of data */
	while (byte_cnt && !desc[tail].OWN) {
		desc[tail].rsvd1 = 0;
		desc[tail].size = ath_slic_buf_size;
		if (byte_cnt >= ath_slic_buf_size) {
			desc[tail].length = ath_slic_buf_size;
			byte_cnt -= ath_slic_buf_size;
			desc[tail].EOM = 0;
		} else {
			desc[tail].length = byte_cnt;
			byte_cnt = 0;
			desc[tail].EOM = 0;
		}

		//        retval = copy_from_user(scbuf[tail].bf_vaddr, buf + offset, desc[tail].length);
		memcpy(scbuf[tail].bf_vaddr, buf + offset, desc[tail].length);

		//        if (retval)
		//            return retval;
		dma_cache_sync(NULL, scbuf[tail].bf_vaddr, desc[tail].length, DMA_TO_DEVICE);
		desc[tail].BufPtr = (unsigned int) scbuf[tail].bf_paddr;

		desc[tail].rsvd2 = 0;
		desc[tail].rsvd3 = 0;
		desc[tail].OWN = 1;

		tail = next_tail(tail);
		offset += desc[tail].length;
	}

	dmabuf->tail = tail;

	if (need_start) {
		ath_slic_dma_start((unsigned long) desc_p, mode);
	} else if (!sc->ppause) {
		if (is_ar934x()) {
			if ((ath_reg_rd(ATH_MBOX_SLIC_FRAME) & ATH_MBOX_SLIC_FRAME_RX_SOM) == ATH_MBOX_SLIC_FRAME_RX_SOM) {
				if (ath_slic_slave) {
					ath_reg_wr(ATH_SLIC_CTRL, (ATH_SLIC_CTRL_CLK_EN));
				} else {
					ath_reg_wr(ATH_SLIC_CTRL, (ATH_SLIC_CTRL_CLK_EN | ATH_SLIC_CTRL_MASTER));
				}

				ath_slic_dma_resume(mode);
				udelay(100);
				ath_reg_rmw_set(ATH_SLIC_CTRL, ATH_SLIC_CTRL_EN);
			} else {
				ath_slic_dma_resume(mode);
			}
		} else {
			ath_slic_dma_resume(mode);
		}
	}
	return count - byte_cnt;
}
int si3000_amplifier(int status)
{
	unsigned int rddata;

	ath_reg_rmw_clear(ATH_GPIO_OE, 1<<2);

	rddata = ath_reg_rd(ATH_GPIO_OUT_FUNCTION0);
	rddata = rddata & 0xff00ffff;
	rddata = rddata | ATH_GPIO_OUT_FUNCTION0_ENABLE_GPIO_2(0x00);
	ath_reg_wr(ATH_GPIO_OUT_FUNCTION0, rddata);

	if (status) {
		ath_reg_rmw_clear(ATH_GPIO_OUT, 1<<2);
	} else  {
		ath_reg_rmw_set(ATH_GPIO_OUT, 1<<2);
	}
	return 0;
}
int si3000_reset(int status)
{
	unsigned int rddata;

	ath_reg_rmw_clear(ATH_GPIO_OE, 1<<19);

	rddata = ath_reg_rd(ATH_GPIO_OUT_FUNCTION4);
	rddata = rddata & 0xffffff;
	//rddata = rddata | ATH_GPIO_OUT_FUNCTION4_ENABLE_GPIO_19(0x00);
	ath_reg_wr(ATH_GPIO_OUT_FUNCTION4, rddata);

	if (status) {
		ath_reg_rmw_clear(ATH_GPIO_OUT, 1<<19);
	} else  {
		ath_reg_rmw_set(ATH_GPIO_OUT, 1<<19);
	}
	return 0;
}

int si3000_init(void){

	int retval;
	si3000_reg_t si3000_reg_init_data[] = {
		{0xffff,0x03,0x00},
		{0xffff,0x03,0x00},
		{0xffff,0x04,0x13},
		{0xffff,0x04,0x13},
#if 0
		{0xffff,0x01,0x10},
		{0xffff,0x01,0x10},
		//{0xffff,0x02,0x00},
		//{0xffff,0x02,0x00},
		{0xffff,0x05,0x7b},
		{0xffff,0x05,0x7b},
		{0xffff,0x06,0x78},
		{0xffff,0x06,0x78},
		{0xffff,0x07,0x6f},
		{0xffff,0x07,0x6f},
#else
		{0xffff,0x01,0x1a},
		{0xffff,0x01,0x1a},
		//{0xffff,0x02,0x00},
		//{0xffff,0x02,0x00},
		{0xffff,0x05,0xd3},
		{0xffff,0x05,0xd3},
		{0xffff,0x06,0x7f},
		{0xffff,0x06,0x7f},
		{0xffff,0x07,0x60},
		{0xffff,0x07,0x60},
		//{0xffff,0x08,0x00},
		//{0xffff,0x08,0x00},
		{0xffff,0x09,0x06},
		{0xffff,0x09,0x06}
#endif
};
	retval = si3000_reg_write((char *)si3000_reg_init_data, sizeof(si3000_reg_init_data));
	mdelay(10);
	ath_reg_rmw_set(RST_RESET_ADDRESS, RST_RESET_SLIC_RESET_SET(1));
	return retval;
}

/* Allocate MBOX Buffer descriptors and buffers and
 * initialize them */
int ath_slic_init(int mode)
{
	ath_slic_softc_t *sc = &sc_buf_var;
	slic_dma_buf_t *dmabuf;
	slic_buf_t *scbuf;
	uint8_t *bufp = NULL;
	unsigned int sram_desc_start;
	int j, byte_cnt, tail = 0, dir;
	ath_mbox_dma_desc *desc;
	unsigned long desc_p;
	unsigned int icntr = 0, fpcnt = 0;

	if (mode & FMODE_READ) {
		dmabuf = &sc->sc_rbuf;
		dir = DMA_FROM_DEVICE;
	} else {
		dmabuf = &sc->sc_pbuf;
		dir = DMA_TO_DEVICE;
	}

	/* Added since there is a constraint that the total bytes
	 * has to be a integral multiple of num of slots and 32 
	 * Refer: EV 102847 */
	//	ath_slic_buf_size = (((SLIC_BUF_SIZE)/(32 * ath_slic_slots_en)) * (32 * ath_slic_slots_en));
	ath_slic_buf_size = SLIC_BUF_SIZE;

#ifdef USE_SRAMs
	/* Allocate descriptors in SRAM. */
	if (mode == SLIC_RX) {
		dmabuf->db_desc = (ath_mbox_dma_desc *)(KSEG1ADDR(ATH_SRAM_BASE));
		sram_desc_start = ((KSEG1ADDR(ATH_SRAM_BASE)));
	}
	else {
		/* Allocate descriptors in SRAM. The buffers and descriptors in SRAM are
		 * arranged in the following order 
		 * Tx Descriptors
		 Tx buffers
		 Rx Decriptors
		 Rx buffers
		 */
		dmabuf->db_desc = (ath_mbox_dma_desc *)((KSEG1ADDR(ATH_SRAM_BASE)) + ((NUM_DESC * sizeof(ath_mbox_dma_desc)) + (ath_slic_buf_size * NUM_DESC)));
		sram_desc_start = ((KSEG1ADDR(ATH_SRAM_BASE)) + ((NUM_DESC * sizeof(ath_mbox_dma_desc)) + (ath_slic_buf_size* NUM_DESC)));
	}
	dmabuf->db_desc_p = dmabuf->db_desc;
#else
	dmabuf->db_desc = (ath_mbox_dma_desc *)
		dma_alloc_coherent(NULL,
				NUM_DESC *
				sizeof(ath_mbox_dma_desc),
				&dmabuf->db_desc_p, GFP_DMA);
#endif
	if (dmabuf->db_desc == NULL) {
		printk(KERN_CRIT "DMA desc alloc failed for %d\n",
				mode);
		return ENOMEM;
	}

#ifdef USE_SRAM	
	printk("dmabuf->db_desc = %x \n", dmabuf->db_desc);
#endif

	for (j = 0; j < NUM_DESC; j++) {
		dmabuf->db_desc[j].OWN = 0;
	}

	/* Allocate Data Buffers */
	scbuf = dmabuf->db_buf;
#ifdef USE_SRAM
	bufp = (uint8_t *) (sram_desc_start + ((NUM_DESC * sizeof(ath_mbox_dma_desc))));

	if (bufp == NULL) {
		printk(KERN_CRIT "Buffer allocation failed for \n");
		goto fail3;
	}

#else
	if (!(bufp = kmalloc(NUM_DESC * ath_slic_buf_size, GFP_KERNEL | GFP_DMA))) {
		printk(KERN_CRIT
				"Buffer allocation failed for \n");
		goto fail3;
	}
#endif
	if (mode & FMODE_READ) {
		/* Initialize the receive memory to 0xa5 */
		memset(bufp, 0xa5, (NUM_DESC*ath_slic_buf_size));
		sc->sc_rmall_buf = bufp;
	} else {
		for(fpcnt=0; fpcnt<(NUM_DESC*ath_slic_buf_size); fpcnt++) {
			/* Fill buffer pattern 0x11, 0x22 ..... For ex,
			 * if slots_en = 3, Tx buffer is filled as 0x11,
			 * 0x22, 0x33.*/
			icntr += 1 ; 
			*(bufp+fpcnt) = icntr  | ( icntr << 4 ) ;
			if (icntr == ath_slic_slots_en) {
				icntr = 0;
			}
		}
		sc->sc_pmall_buf = bufp;
	}

	for (j = 0; j < NUM_DESC; j++) {
		scbuf[j].bf_vaddr = &bufp[j * ath_slic_buf_size];
#ifdef USE_SRAM
		scbuf[j].bf_paddr = scbuf[j].bf_vaddr ;
#else
		scbuf[j].bf_paddr =
			dma_map_single(NULL, scbuf[j].bf_vaddr, ath_slic_buf_size, dir);
#endif
	}
	dmabuf->tail = 0;

	// Initialize Desc
	desc = dmabuf->db_desc;
	desc_p = (unsigned long) dmabuf->db_desc_p;
	byte_cnt = NUM_DESC * ath_slic_buf_size;
	tail = dmabuf->tail;

	while (byte_cnt && (tail < NUM_DESC)) {
		desc[tail].rsvd1 = 0;
		desc[tail].size = ath_slic_buf_size;
		if (byte_cnt > ath_slic_buf_size) {
			desc[tail].length = ath_slic_buf_size;
			byte_cnt -= ath_slic_buf_size;
			desc[tail].EOM = 0;
		} else {
			desc[tail].length = byte_cnt;
			byte_cnt = 0;
			desc[tail].EOM = 0;
		}
		desc[tail].rsvd2 = 0;
		desc[tail].rsvd3 = 0;
		desc[tail].BufPtr =
			(unsigned int) scbuf[tail].bf_paddr;
		desc[tail].NextPtr =
			(desc_p +
			 ((tail +
			   1) *
			  (sizeof(ath_mbox_dma_desc))));
		if (mode & FMODE_READ) {
			desc[tail].OWN = 1;
		} else {
			desc[tail].OWN = 0;
		}
		tail++;
	}
	tail--;
	desc[tail].NextPtr = desc_p;

	dmabuf->tail = 0;

	if (mode & FMODE_READ) {
		printk("Tx Desc Base 0x%08lx\n", desc_p);
	} else {
		printk("Rx Desc Base 0x%08lx\n", desc_p);
	}
	return 0;

fail3:
	if (mode & FMODE_READ)
		dmabuf = &sc->sc_rbuf;
	else
		dmabuf = &sc->sc_pbuf;
#ifndef USE_SRAM
	/* Free up memories only if USE_SRAM is not defined */
	dma_free_coherent(NULL,
			NUM_DESC * sizeof(ath_mbox_dma_desc),
			dmabuf->db_desc, dmabuf->db_desc_p);

	if (mode & FMODE_READ) {
		if (sc->sc_rmall_buf)
			kfree(sc->sc_rmall_buf);
	} else {
		if (sc->sc_pmall_buf)
			kfree(sc->sc_pmall_buf);
	}

#endif
	return -ENOMEM;

}

int ath_slic_open(struct inode *inode, struct file *filp)
{

	ath_slic_softc_t *sc = &sc_buf_var;
	int opened = 0;

/*
        //si3000_init();
        si3000_reset(1);
        mdelay(1);
        si3000_reset(0);
        si3000_init();
	mdelay(10);
*/


	if ((filp->f_mode & FMODE_READ) && (sc->ropened)) {
		printk("%s, %d SLIC Rx busy\n", __func__, __LINE__);
		return -EBUSY;
	}
	if ((filp->f_mode & FMODE_WRITE) && (sc->popened)) {
		printk("%s, %d SLIC Tx busy\n", __func__, __LINE__);
		return -EBUSY;
	}

	opened = (sc->ropened | sc->popened);

		sc->ropened = 1;
		sc->rpause = 0;
		memset(sc->sc_rmall_buf, 0x5a, (NUM_DESC*ath_slic_buf_size));
		sc->popened = 1;
		sc->ppause = 0;

	return (0);

}

/* Receive */
ssize_t ath_slic_read(struct file * filp, char __user * buf,
		size_t count, loff_t * f_pos)
{
	uint8_t *data;
	ssize_t retval;
	int byte_cnt, offset = 0, need_start = 0;
	int mode = 1, index = 0;
	struct ath_slic_softc *sc = &sc_buf_var;
	slic_dma_buf_t *dmabuf = &sc->sc_rbuf;
	slic_buf_t *scbuf;
	ath_mbox_dma_desc *desc;
	int tail = dmabuf->tail;
	unsigned long desc_p;

	byte_cnt = count;

	if (sc->ropened < 2 | (si3000 == 1)) {
		ath_reg_rmw_set(ATH_MBOX_SLIC_INT_ENABLE, 
				( ATH_MBOX_SLIC_TX_DMA_COMPLETE ));
		need_start = 1;
		si3000 = 0;
	}

	sc->ropened = 2;

	scbuf = dmabuf->db_buf;
	desc = dmabuf->db_desc;
	desc_p = (unsigned long) dmabuf->db_desc_p;
	data = scbuf[0].bf_vaddr;

	desc_p += tail * sizeof(ath_mbox_dma_desc);

	if (!need_start) {
		wait_event_interruptible(wq_tx, desc[tail].OWN != 1);
	}

	while (byte_cnt && !desc[tail].OWN) {
		desc[tail].rsvd1 = 0;
		desc[tail].size = ath_slic_buf_size;
		if (byte_cnt >= ath_slic_buf_size) {
			desc[tail].length = ath_slic_buf_size;
			byte_cnt -= ath_slic_buf_size;
			desc[tail].EOM = 0;
		} else {
			desc[tail].length = byte_cnt;
			byte_cnt = 0;
			desc[tail].EOM = 0;
		}

		dma_cache_sync(NULL, scbuf[tail].bf_vaddr, desc[tail].length, DMA_FROM_DEVICE);

		desc[tail].rsvd2 = 0;
		for(index = 0; index < desc[tail].length; index = index + 2){	
			le16_to_cpus(scbuf[tail].bf_vaddr + index); 
		} 
		retval = copy_to_user(buf + offset, scbuf[tail].bf_vaddr, desc[tail].length);
		//			printk("copy_to_user....\n");
		if (retval)
			return retval;
		desc[tail].BufPtr = (unsigned int) scbuf[tail].bf_paddr;

		desc[tail].rsvd3 = 0;
		/* Give ownership back to MBOX. */
		desc[tail].OWN = 1;

		offset += desc[tail].length;
		tail = next_tail(tail);
	}

	dmabuf->tail = tail;

	if (need_start) {
		/* Start DMA */
		ath_slic_dma_start((unsigned long) desc_p, mode);
	} else if (!sc->rpause) {
		ath_slic_dma_resume(mode);
	}
	return offset;
}

/* Transmit */
ssize_t ath_slic_write(struct file * filp, const char __user * buf,
		size_t count, loff_t * f_pos)
{
	uint8_t *data;
	ssize_t retval;
	int byte_cnt, offset = 0, need_start = 0;
	int mode = 0,index = 0;
	struct ath_slic_softc *sc = &sc_buf_var;
	slic_dma_buf_t *dmabuf = &sc->sc_pbuf;
	slic_buf_t *scbuf;
	ath_mbox_dma_desc *desc;
	int tail = dmabuf->tail;
	unsigned long desc_p;
	//	si3000 = 0;
	byte_cnt = count;
	//	unsigned short test;

	if ((sc->popened < 2) | (si3000 == 1)) {
		ath_reg_rmw_set(ATH_MBOX_SLIC_INT_ENABLE, 
				( ATH_MBOX_SLIC_RX_DMA_COMPLETE ));
		need_start = 1;
		si3000 = 0;
	}

	sc->popened = 2;

	scbuf = dmabuf->db_buf;
	desc = dmabuf->db_desc;
	desc_p = (unsigned long) dmabuf->db_desc_p;
	offset = 0;
	data = scbuf[0].bf_vaddr;

	desc_p += tail * sizeof(ath_mbox_dma_desc);

	if (!need_start) {
		wait_event_interruptible(wq_rx, desc[tail].OWN != 1);
	}

	/* Send count bytes of data */
	while (byte_cnt && !desc[tail].OWN) {
		desc[tail].rsvd1 = 0;
		desc[tail].size = ath_slic_buf_size;
		if (byte_cnt >= ath_slic_buf_size) {
			desc[tail].length = ath_slic_buf_size;
			byte_cnt -= ath_slic_buf_size;
			desc[tail].EOM = 0;
		} else {
			desc[tail].length = byte_cnt;
			byte_cnt = 0;
			desc[tail].EOM = 0;
		}

		retval = copy_from_user(scbuf[tail].bf_vaddr, buf + offset, desc[tail].length);
		//		printk("copy_from_user = %d \n",desc[tail].length);
		if (retval)
			return retval;
#if 1
		for(index = 0; index < desc[tail].length; index = index + 2){
			cpu_to_le16s(scbuf[tail].bf_vaddr + index);
		} 
#endif
		dma_cache_sync(NULL, scbuf[tail].bf_vaddr, desc[tail].length, DMA_TO_DEVICE);

		desc[tail].BufPtr = (unsigned int) scbuf[tail].bf_paddr;

		desc[tail].rsvd2 = 0;
		desc[tail].rsvd3 = 0;
		desc[tail].OWN = 1;

		tail = next_tail(tail);
		offset += desc[tail].length;
	}

	dmabuf->tail = tail;

	if (need_start) {
		ath_slic_dma_start((unsigned long) desc_p, mode);
	} else if (!sc->ppause) {
		if (is_ar934x()) {
			if ((ath_reg_rd(ATH_MBOX_SLIC_FRAME) & ATH_MBOX_SLIC_FRAME_RX_SOM) == ATH_MBOX_SLIC_FRAME_RX_SOM) {
				if (ath_slic_slave) {
					ath_reg_wr(ATH_SLIC_CTRL, (ATH_SLIC_CTRL_CLK_EN));
				} else {
					ath_reg_wr(ATH_SLIC_CTRL, (ATH_SLIC_CTRL_CLK_EN | ATH_SLIC_CTRL_MASTER));
				}

				ath_slic_dma_resume(mode);
				udelay(100);
				ath_reg_rmw_set(ATH_SLIC_CTRL, ATH_SLIC_CTRL_EN);
			} else {
				ath_slic_dma_resume(mode);
			}
		} else {
			ath_slic_dma_resume(mode);
		}
	}
	return count - byte_cnt;
}



int ath_slic_close(struct inode *inode, struct file *filp)
{
	int j, own, mode;

printk("si3000 release \n");
	ath_slic_softc_t *sc = &sc_buf_var;
	slic_dma_buf_t *dmabuf_r;
	slic_dma_buf_t *dmabuf_p;
	ath_mbox_dma_desc *desc_r;
	ath_mbox_dma_desc *desc_p;

	if ((filp->f_mode & FMODE_READ)&&(filp->f_mode & FMODE_WRITE)) {
		mode = 2;
	} else if (filp->f_mode & FMODE_READ){
		mode = 1;
	} else {
		mode = 0;
	}
	dmabuf_r = &sc->sc_rbuf;
	dmabuf_p = &sc->sc_pbuf;
	own = sc->ppause|sc->rpause;

	desc_r = dmabuf_r->db_desc;
	desc_p = dmabuf_p->db_desc;
	if (own) {
		for (j = 0; j < NUM_DESC; j++) {
			desc_r[j].OWN = 0;
			desc_p[j].OWN = 0;
		}
		ath_slic_dma_resume(0);
		ath_slic_dma_resume(1);
	} else { 
		/* Wait for MBOX to give up the descriptor */
		if((mode == 1) || (mode == 2))
		{
			for (j = 0; j < NUM_DESC; j++) {
				while (desc_r[j].OWN) {
					schedule_timeout_interruptible(HZ);

				}
			}
		}
		if((mode == 0) || (mode == 2))
		{
			for (j = 0; j < NUM_DESC; j++) {
				while (desc_p[j].OWN) {
					schedule_timeout_interruptible(HZ);

				}
			}
		}
	}

	dmabuf_r->tail = 0;
	dmabuf_p->tail = 0;

	sc->ropened = 0;
	sc->rpause = 0;
	sc->popened = 0;
	sc->ppause = 0;

	if (is_ar934x()) {
		if (ath_slic_slave) {
			ath_reg_wr(ATH_SLIC_CTRL, ATH_SLIC_CTRL_CLK_EN);
		} else {
			ath_reg_wr(ATH_SLIC_CTRL, (ATH_SLIC_CTRL_CLK_EN | ATH_SLIC_CTRL_MASTER));
		}

		if( !( sc->ropened | sc->popened)) {
			ath_reg_rmw_set(RST_RESET_ADDRESS, RST_RESET_SLIC_RESET_SET(1));
		}
	}

	return (0);
}

int ath_slic_release(struct inode *inode, struct file *filp)
{
	printk(KERN_CRIT "release\n");
	return 0;
}

int ath_slic_ioctl(struct inode *inode, struct file *filp,
		unsigned int cmd, unsigned long arg)
{
	int data,i = 0;
	si3000_reg_t reg_data[4];
	struct si3000_ioctl_regs reg;
	switch(cmd) {
		case PCM_SET_RECORD:
			//si3000 = 0;
			break;
		case PCM_SET_UNRECORD:
			//si3000 = 0;
			break;
		case PCM_SET_PLAYBACK:
			//si3000 = 0;
			break;
		case PCM_SET_UNPLAYBACK:
			//si3000 = 0;
			break;
		case PCM_SI3000_REG:
			if (copy_from_user(&reg, (char *)arg, sizeof(struct si3000_ioctl_regs))){
				printk(" ioctl_reg copy_from_user error \n");
				return -EFAULT;
			}
			if (reg.reg < 1 || reg.reg > 9){
				printk(" reg is exceed \n");
				return -EINVAL;
			}
			for(i = 0; i < 4; i++){
				reg_data[i].Primary = 0xffff;
				reg_data[i].addr = reg.reg&0xff;
				reg_data[i].data = (reg.val&0xff);}
			/* write reg */
			si3000_reg_write((char *)reg_data, sizeof(reg_data));
			break;
		case PCM_AMPLIFIER_EN:
			si3000_amplifier(1);
			break;
		case PCM_AMPLIFIER_DIS:
			si3000_amplifier(0);
			break;
		default:
			return -ENOTSUPP;
	}
	return 0;
}


irqreturn_t ath_slic_intr(int irq, void *dev_id)
{
	unsigned int int_status;

	int_status = ath_reg_rd(ATH_MBOX_SLIC_INT_STATUS);

	if (int_status & ATH_MBOX_SLIC_RX_DMA_COMPLETE) {
		wake_up_interruptible(&wq_rx);
		//		printk("ath_slic: ATH_MBOX_SLIC_RX_DMA_COMPLETE....\n");
	}

	if (int_status & ATH_MBOX_SLIC_TX_DMA_COMPLETE) {
		wake_up_interruptible(&wq_tx);
		//		printk("ath_slic: ATH_MBOX_SLIC_TX_DMA_COMPLETE....\n");
	}

	if (int_status & ATH_MBOX_SLIC_RX_UNDERFLOW) {
		//printk("ath_slic: Underflow Encountered....\n");
	}
	if (int_status & ATH_MBOX_SLIC_TX_OVERFLOW) {
		//printk("ath_slic: Overflow Encountered....\n");
	}

	/* Ack the interrupts */
	//	if (is_qca955x()) {
	if (0) {
		ath_reg_wr(ATH_MBOX_SLIC_INT_STATUS, 
				int_status & (~(ATH_MBOX_SLIC_RX_DMA_COMPLETE | ATH_MBOX_SLIC_TX_DMA_COMPLETE | 
						ATH_MBOX_SLIC_TX_OVERFLOW | ATH_MBOX_SLIC_RX_UNDERFLOW)));
	} else {
		ath_reg_wr(ATH_MBOX_SLIC_INT_STATUS, int_status);
	}

	return IRQ_HANDLED;
}

void ath_slic_enable(void)
{
	ath_reset(ATH_RESET_SLIC);    // SLIC reset
	udelay(1000);
#if 1
	ath_reg_wr(ATH_STEREO_CONFIG, (ATH_STEREO_CONFIG_SPDIF_ENABLE           |
				ATH_STEREO_CONFIG_ENABLE                 |
				ATH_STEREO_CONFIG_RESET                  |
				ATH_STEREO_CONFIG_DATA_WORD_SIZE(1)      |
				ATH_STEREO_CONFIG_SAMPLE_CNT_CLEAR_TYPE  |
				ATH_STEREO_CONFIG_MASTER));
#else
#endif
	/* Program TIMING CTRL register */
	if (ath_slic_slave) {
		ath_reg_wr(ATH_SLIC_CLOCK_CTRL, ATH_SLIC_CLOCK_CTRL_DIV(0x0));
		ath_reg_wr(ATH_SLIC_TIMING_CTRL, (ATH_SLIC_TIMING_CTRL_RXDATA_SAMPLE_POS_EXTEND |
					ATH_SLIC_TIMING_CTRL_RXDATA_SAMPLE_POS(1)     |
					ATH_SLIC_TIMING_CTRL_TXDATA_FS_SYNC(1)        |
					ATH_SLIC_TIMING_CTRL_FS_POS | ATH_SLIC_TIMING_CTRL_LONG_FS));
	} else {
		ath_reg_wr(ATH_SLIC_CLOCK_CTRL, ATH_SLIC_CLOCK_CTRL_DIV(0x05)); // earlier value 0xf
		ath_reg_wr(ATH_SLIC_TIMING_CTRL, (ATH_SLIC_TIMING_CTRL_RXDATA_SAMPLE_POS(1)	  |
					ATH_SLIC_TIMING_CTRL_TXDATA_FS_SYNC(2) |
					ATH_SLIC_TIMING_CTRL_FS_POS | ATH_SLIC_TIMING_CTRL_LONG_FS));
	}

	if (!ath_slic_long_fs) {
		ath_reg_rmw_clear(ATH_SLIC_TIMING_CTRL, ATH_SLIC_TIMING_CTRL_LONG_FS);
	}
	else {
		ath_reg_rmw_set(ATH_SLIC_TIMING_CTRL, ATH_SLIC_TIMING_CTRL_LONG_FS);
	}
	ath_reg_wr(ATH_SLIC_SLOT, ATH_SLIC_SLOT_SEL(ath_slic_max_slots));

	/* Finding the value filled in to Tx/Rx slot registers based
	   on slots_en. If slots_en=8, the value to be filled in is 
	   0xff, if slots_en=2, value to be filled in=3 */
	if (si3000) {
		ath_reg_wr(ATH_SLIC_TX_SLOTS1, ATH_SLIC_TX_SLOTS1_EN(0x30003));
		ath_reg_wr(ATH_SLIC_RX_SLOTS1, ATH_SLIC_RX_SLOTS1_EN(0x30003));
	} else {
		ath_reg_wr(ATH_SLIC_TX_SLOTS1, ATH_SLIC_TX_SLOTS1_EN(0x3));
		ath_reg_wr(ATH_SLIC_RX_SLOTS1, ATH_SLIC_RX_SLOTS1_EN(0x3));
	}


	/* Enable SLIC in master/slave mode */
	if (ath_slic_slave) {
		ath_reg_wr(ATH_SLIC_CTRL, (ATH_SLIC_CTRL_CLK_EN));
	} else {
		ath_reg_wr(ATH_SLIC_CTRL, (ATH_SLIC_CTRL_CLK_EN | ATH_SLIC_CTRL_MASTER));
	}

}


/* The initialization sequence carries hardcoded values.
 * Register descriptions are to be defined and updated.
 * TODO list.
 */
void ath_slic_link_on(void)
{
	unsigned int rddata = 0;
	ath_reset(ATH_RESET_SLIC);    // SLIC reset
	udelay(1000);


	rddata = ath_reg_rd(ATH_GPIO_IN_ENABLE4);
	rddata |= GPIO_IN_ENABLE4_SLIC_DATA_IN_SET(11);		
	ath_reg_wr(ATH_GPIO_IN_ENABLE4, rddata);

	rddata = ath_reg_rd(ATH_GPIO_OUT_FUNCTION3);
	rddata &= 0xff00; //
	rddata |= (ATH_GPIO_OUT_FUNCTION3_ENABLE_GPIO_12(0x4) |
			ATH_GPIO_OUT_FUNCTION3_ENABLE_GPIO_14(0x6) |
			ATH_GPIO_OUT_FUNCTION3_ENABLE_GPIO_15(0x5));

	ath_reg_wr(ATH_GPIO_OUT_FUNCTION3, rddata);



	rddata = ath_reg_rd(ATH_GPIO_OE);
	rddata = rddata | ATH_GPIO_OE_EN(0x800);//GPIO11=SLIC_DATA_IN
	rddata = rddata & 0xffff2fff;//GPIO12=SLIC_DATA_OUT GPIO13=SLIC_PCM_CLK GPIO14=SLIC_PCM_FS 
	ath_reg_wr(ATH_GPIO_OE, rddata);

	//ath_reg_rmw_set(RST_RESET_ADDRESS, RST_RESET_SLIC_RESET_SET(1));

}

void ath_slic_request_dma_channel()
{
	int thresh = 2;
	//	if (is_qca955x()) {
	if (0) {
		ath_reg_wr(ATH_MBOX_SLIC_FIFO_RESET, 0xFF);
		ath_reg_wr(ATH_MBOX_SLIC_INT_ENABLE, 0x440);
		thresh = 4;
	}
#if 1
	ath_reg_wr(ATH_MBOX_SLIC_DMA_POLICY, 
			(ATH_MBOX_DMA_POLICY_RX_QUANTUM |
			 ATH_MBOX_DMA_POLICY_TX_QUANTUM |
			 ATH_MBOX_DMA_POLICY_TX_FIFO_THRESH(thresh)));
#else 
	ath_reg_wr(ATH_MBOX_SLIC_DMA_POLICY, 
			(MBOX_DMA_POLICY_RXD_16BIT_SWAP_SET(1)|
			 MBOX_DMA_POLICY_TXD_16BIT_SWAP_SET(1)|
			 ATH_MBOX_DMA_POLICY_TX_FIFO_THRESH(thresh)));
#endif

	/* Set SRAM access bit */
#ifdef USE_SRAM
	ath_reg_rmw_set(ATH_MBOX_SLIC_DMA_POLICY, ATH_MBOX_DMA_POLICY_SRAM_AC);
#endif

}

void ath_slic_dma_start(unsigned long desc_buf_p, int mode)
{
	//	if (is_ar934x() && !mode) {
	ath_reg_rmw_clear(RST_RESET_ADDRESS, RST_RESET_SLIC_RESET_SET(1));
	ath_slic_request_dma_channel();
	ath_reg_wr(ATH_MBOX_SLIC_FIFO_RESET, (ATH_MBOX_SLIC_FIFO_RESET_RX_INIT |
				ATH_MBOX_SLIC_FIFO_RESET_TX_INIT));
	ath_slic_enable();
	//	}

	/* Set up descriptor start address and Start DMA */
	if (mode) {
		printk("Tx Desc Base 0x%08lx, NUM_DESC %u, SLIC_BUF_SIZE %u ...\n", desc_buf_p, NUM_DESC, ath_slic_buf_size);
		ath_reg_wr(ATH_MBOX_DMA_TX_DESCRIPTOR_BASE1, desc_buf_p);
		ath_reg_wr(ATH_MBOX_DMA_TX_CONTROL1, ATH_MBOX_DMA_START);

		ath_reg_rmw_set(ATH_SLIC_CTRL, ATH_SLIC_CTRL_EN);
	} else {
		printk("Rx Desc Base 0x%08lx, NUM_DESC %u, SLIC_BUF_SIZE %u ...\n", desc_buf_p, NUM_DESC, ath_slic_buf_size);
		ath_reg_wr(ATH_MBOX_DMA_RX_DESCRIPTOR_BASE1, desc_buf_p);
		ath_reg_wr(ATH_MBOX_DMA_RX_CONTROL1, ATH_MBOX_DMA_START);
		if (is_ar934x()) {
			//	while (!(ath_reg_rd(ATH_MBOX_SLIC_FIFO_STATUS) & ATH_MBOX_SLIC_FIFO_STATUS_FULL))
			{
				printk("Wait FIFO full\n");
				mdelay(20);
			}
			ath_reg_rmw_set(ATH_SLIC_CTRL, ATH_SLIC_CTRL_EN);
		}
	}
	if (is_ar934x()) {
		udelay(20);
	}
}

void ath_slic_dma_pause(int mode)
{
	/*
	 * Pause
	 */
	if (mode) {
		ath_reg_wr(ATH_MBOX_DMA_TX_CONTROL1, ATH_MBOX_DMA_PAUSE);
	} else {
		ath_reg_wr(ATH_MBOX_DMA_RX_CONTROL1, ATH_MBOX_DMA_PAUSE);
	}
}

void ath_slic_dma_resume(int mode)
{
	/*
	 * Resume
	 */
	if (mode) {
		ath_reg_wr(ATH_MBOX_DMA_TX_CONTROL1, ATH_MBOX_DMA_RESUME);
	} else {
		ath_reg_wr(ATH_MBOX_DMA_RX_CONTROL1, ATH_MBOX_DMA_RESUME);
	}
}


loff_t ath_slic_llseek(struct file *filp, loff_t off, int whence)
{
	printk(KERN_CRIT "llseek\n");
	return off;
}

struct file_operations ath_slic_fops = {
	.owner = THIS_MODULE,
	.llseek = ath_slic_llseek,
	.read = ath_slic_read,
	.write = ath_slic_write,
	.ioctl = ath_slic_ioctl,
	.open = ath_slic_open,
	.release = ath_slic_close,
};
void ath_slic_cleanup_module(void)
{
	unsigned int j = 0;
	ath_slic_softc_t *sc = &sc_buf_var;

	slic_dma_buf_t *dmabuf_r, *dmabuf_p;


	printk(KERN_CRIT "unregister\n");

	dmabuf_r = &sc->sc_rbuf;
	dmabuf_p = &sc->sc_pbuf;




	/* Free up allocated memories only if USE_SRAM is not 
	 * defined */
#ifndef USE_SRAM
	for (j = 0; j < NUM_DESC; j++) {
		dma_unmap_single(NULL, dmabuf_r->db_buf[j].bf_paddr,
				ath_slic_buf_size, DMA_BIDIRECTIONAL);
		dma_unmap_single(NULL, dmabuf_p->db_buf[j].bf_paddr,
				ath_slic_buf_size, DMA_BIDIRECTIONAL);
	}

	kfree(sc->sc_rmall_buf);
	kfree(sc->sc_pmall_buf);
	dma_free_coherent(NULL,
			NUM_DESC * sizeof(ath_mbox_dma_desc),
			dmabuf_p->db_desc, dmabuf_p->db_desc_p);

	dma_free_coherent(NULL,
			NUM_DESC * sizeof(ath_mbox_dma_desc),
			dmabuf_r->db_desc, dmabuf_r->db_desc_p);


#endif
	sc->ropened = 0;
	sc->rpause = 0;
	sc->popened = 0;
	sc->ppause = 0;

	//	si3000_cleanup();
	free_irq(sc->sc_irq, NULL);
	unregister_chrdev(ath_slic_major, "ath_slic");
}

/* Init Module called during insmod */
int ath_slic_init_module(void)
{
	ath_slic_softc_t *sc = &sc_buf_var;
	int result = -1;

	/*
	 * Get a range of minor numbers to work with, asking for a dynamic
	 * major unless directed otherwise at load time.
	 */
	if (ath_slic_major) {
		result =
			register_chrdev(ath_slic_major, "ath_slic",
					&ath_slic_fops);
	}
	if (result < 0) {
		printk(KERN_WARNING "ath_slic: can't get major %d\n",
				ath_slic_major);
		return result;
	}

	sc->sc_irq = ATH_MISC_IRQ_DMA;

	/* Establish ISR would take care of enabling the interrupt */
	result = request_irq(sc->sc_irq, ath_slic_intr, IRQF_DISABLED,
			"ath_slic", NULL);
	if (result) {
		printk(KERN_INFO
				"slic: can't get assigned irq %d returns %d\n",
				sc->sc_irq, result);
	}
	//	si3000_mode();
	//	si3000_reset(1);
	/* GPIO init and reg init */
	ath_slic_link_on();

	ath_slic_set_freq();

	/* Allocate and initialize descriptors */
	if (ath_slic_init(SLIC_RX) == ENOMEM)
		return -ENOMEM;
	if (ath_slic_init(SLIC_TX) == ENOMEM)
		return -ENOMEM;
	si3000_init();
	//	si3000_mode();
	//	mdelay(10000);

	si3000_reset(1);
	mdelay(1);
	si3000_reset(0);

	si3000_init();

	SLIC_LOCK_INIT(&sc_buf_var);

	return 0;		/* succeed */
}

module_init(ath_slic_init_module);
module_exit(ath_slic_cleanup_module);
