static int\r\nnv2a_gr_chan_new(struct nvkm_gr *base, struct nvkm_fifo_chan *fifoch,\r\nconst struct nvkm_oclass *oclass, struct nvkm_object **pobject)\r\n{\r\nstruct nv20_gr *gr = nv20_gr(base);\r\nstruct nv20_gr_chan *chan;\r\nint ret, i;\r\nif (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL)))\r\nreturn -ENOMEM;\r\nnvkm_object_ctor(&nv2a_gr_chan, oclass, &chan->object);\r\nchan->gr = gr;\r\nchan->chid = fifoch->chid;\r\n*pobject = &chan->object;\r\nret = nvkm_memory_new(gr->base.engine.subdev.device,\r\nNVKM_MEM_TARGET_INST, 0x36b0, 16, true,\r\n&chan->inst);\r\nif (ret)\r\nreturn ret;\r\nnvkm_kmap(chan->inst);\r\nnvkm_wo32(chan->inst, 0x0000, 0x00000001 | (chan->chid << 24));\r\nnvkm_wo32(chan->inst, 0x033c, 0xffff0000);\r\nnvkm_wo32(chan->inst, 0x03a0, 0x0fff0000);\r\nnvkm_wo32(chan->inst, 0x03a4, 0x0fff0000);\r\nnvkm_wo32(chan->inst, 0x047c, 0x00000101);\r\nnvkm_wo32(chan->inst, 0x0490, 0x00000111);\r\nnvkm_wo32(chan->inst, 0x04a8, 0x44400000);\r\nfor (i = 0x04d4; i <= 0x04e0; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00030303);\r\nfor (i = 0x04f4; i <= 0x0500; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00080000);\r\nfor (i = 0x050c; i <= 0x0518; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x01012000);\r\nfor (i = 0x051c; i <= 0x0528; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x000105b8);\r\nfor (i = 0x052c; i <= 0x0538; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00080008);\r\nfor (i = 0x055c; i <= 0x0598; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x07ff0000);\r\nnvkm_wo32(chan->inst, 0x05a4, 0x4b7fffff);\r\nnvkm_wo32(chan->inst, 0x05fc, 0x00000001);\r\nnvkm_wo32(chan->inst, 0x0604, 0x00004000);\r\nnvkm_wo32(chan->inst, 0x0610, 0x00000001);\r\nnvkm_wo32(chan->inst, 0x0618, 0x00040000);\r\nnvkm_wo32(chan->inst, 0x061c, 0x00010000);\r\nfor (i = 0x1a9c; i <= 0x22fc; i += 16) {\r\nnvkm_wo32(chan->inst, (i + 0), 0x10700ff9);\r\nnvkm_wo32(chan->inst, (i + 4), 0x0436086c);\r\nnvkm_wo32(chan->inst, (i + 8), 0x000c001b);\r\n}\r\nnvkm_wo32(chan->inst, 0x269c, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x26b0, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x26dc, 0x40000000);\r\nnvkm_wo32(chan->inst, 0x26e0, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x26e4, 0x3f000000);\r\nnvkm_wo32(chan->inst, 0x26ec, 0x40000000);\r\nnvkm_wo32(chan->inst, 0x26f0, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x26f8, 0xbf800000);\r\nnvkm_wo32(chan->inst, 0x2700, 0xbf800000);\r\nnvkm_wo32(chan->inst, 0x3024, 0x000fe000);\r\nnvkm_wo32(chan->inst, 0x30a0, 0x000003f8);\r\nnvkm_wo32(chan->inst, 0x33fc, 0x002fe000);\r\nfor (i = 0x341c; i <= 0x3438; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x001c527c);\r\nnvkm_done(chan->inst);\r\nreturn 0;\r\n}\r\nint\r\nnv2a_gr_new(struct nvkm_device *device, int index, struct nvkm_gr **pgr)\r\n{\r\nreturn nv20_gr_new_(&nv2a_gr, device, index, pgr);\r\n}
