// Seed: 1250675356
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1;
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri1 id_0
);
endmodule
module module_3 (
    output wire  id_0,
    output uwire id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wor   id_4,
    input  uwire id_5
);
  assign id_0 = 1;
  module_2(
      id_2
  );
endmodule
