#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 25 13:06:00 2025
# Process ID: 17828
# Current directory: C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18436 C:\Users\ASUS\Downloads\Nano Processor Final_ALU\Nano Processor Final\Nano Processor Final.xpr
# Log file: C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/vivado.log
# Journal file: C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Kalana/Vivado/Nano Processor Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.oopen_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 844.449 ; gain = 113.61upupdate_compile_order -fileset sources_seWARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.runs/synth_1

reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun May 25 13:16:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.runs/synth_1/runme.log
[Sun May 25 13:16:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.runs/impl_1/runme.log
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 25 13:18:21 2025...
1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1726.891 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1726.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1798.289 ; gain = 866.188
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Half_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Multiplexer_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Multiplexer_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Multiplexer_4_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer_4_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Multiplexer_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/RCAS_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCAS_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/RC_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RC_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Clock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_DFF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_DFF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Half_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Half_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Multiplexer_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Multiplexer_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Multiplexer_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Multiplexer_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Multiplexer_4_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Multiplexer_4_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Multiplexer_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Multiplexer_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Multiplier
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Program_Rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_RCAS_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RCAS_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_RC_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RC_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Register_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Register_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Test_Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Test_Program_Counter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Program_Counter_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_Testbench_behav xil_defaultlib.Processor_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_4_bit [multiplexer_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4_bit [register_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_4_way_4_bit [multiplexer_4_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_way_4_bit [multiplexer_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.RC_3 [rc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture tb of entity xil_defaultlib.processor_testbench
Built simulation snapshot Processor_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_Testbench_behav -key {Behavioral:sim_1:Functional:Processor_Testbench} -tclbatch {Processor_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.516 ; gain = 0.000
set_property top TB_Processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Processor_behav xil_defaultlib.TB_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_4_bit [multiplexer_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4_bit [register_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_4_way_4_bit [multiplexer_4_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_way_4_bit [multiplexer_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.RC_3 [rc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot TB_Processor_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ASUS/Downloads/Nano -notrace
couldn't read file "C:/Users/ASUS/Downloads/Nano": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun May 25 13:23:56 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Processor_behav -key {Behavioral:sim_1:Functional:TB_Processor} -tclbatch {TB_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.516 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_Testbench
INFO: [VRFC 10-307] analyzing entity Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_4_bit [multiplexer_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4_bit [register_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_4_way_4_bit [multiplexer_4_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_way_4_bit [multiplexer_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.RC_3 [rc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot Processor_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ASUS/Downloads/Nano -notrace
couldn't read file "C:/Users/ASUS/Downloads/Nano": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun May 25 13:36:26 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1846.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_4_bit [multiplexer_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4_bit [register_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_4_way_4_bit [multiplexer_4_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_way_4_bit [multiplexer_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.RC_3 [rc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1855.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_4_bit [multiplexer_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4_bit [register_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_4_way_4_bit [multiplexer_4_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_way_4_bit [multiplexer_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.RC_3 [rc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1855.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Rom
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_4_bit [multiplexer_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4_bit [register_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_4_way_4_bit [multiplexer_4_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_way_4_bit [multiplexer_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.RC_3 [rc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1855.488 ; gain = 0.000
set_property top TB_Multiplier [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Multiplier_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Multiplier_behav xil_defaultlib.TB_Multiplier -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture behavior of entity xil_defaultlib.tb_multiplier
Built simulation snapshot TB_Multiplier_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ASUS/Downloads/Nano -notrace
couldn't read file "C:/Users/ASUS/Downloads/Nano": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun May 25 13:54:33 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Multiplier_behav -key {Behavioral:sim_1:Functional:TB_Multiplier} -tclbatch {TB_Multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1864.801 ; gain = 8.156
set_property top Processor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_Testbench
INFO: [VRFC 10-307] analyzing entity Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_4_bit [multiplexer_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4_bit [register_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_4_way_4_bit [multiplexer_4_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_way_4_bit [multiplexer_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.RC_3 [rc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/TB_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_Testbench
INFO: [VRFC 10-307] analyzing entity Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Rom [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_4_bit [multiplexer_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4_bit [register_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_4_way_4_bit [multiplexer_4_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_way_4_bit [multiplexer_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RCAS_4 [rcas_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.RC_3 [rc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Nano Processor Final_ALU/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1867.070 ; gain = 0.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1871.488 ; gain = 0.000
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1871.488 ; gain = 0.000
current_sim simulation_2
current_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1871.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1871.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 25 22:46:53 2025...
