Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jan 25 12:02:31 2021
| Host         : LAPTOP-9KSG2A00 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopDesign_timing_summary_routed.rpt -rpx TopDesign_timing_summary_routed.rpx
| Design       : TopDesign
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component14/receiver/rx_data_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component14/receiver/rx_data_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component14/receiver/rx_data_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component14/receiver/rx_data_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component14/receiver/rx_data_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component14/receiver/rx_data_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component14/receiver/rx_data_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component14/receiver/rx_data_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component15/valor_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: component2/clk_out_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: component3/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.066        0.000                      0                  271        0.118        0.000                      0                  271        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.066        0.000                      0                  271        0.118        0.000                      0                  271        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 2.836ns (58.144%)  route 2.042ns (41.856%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.639     5.160    component2/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.504    component2/kont_reg[6]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.628 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.628    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     7.179    component2/ltOp_carry_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.407 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.214     8.621    component2/ltOp_carry__0_n_1
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.313     8.934 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.934    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.467 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.467    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.702    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  component2/kont_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.819    component2/kont_reg[12]_i_1__0_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.038 r  component2/kont_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.038    component2/kont_reg[16]_i_1__0_n_7
    SLICE_X64Y51         FDCE                                         r  component2/kont_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.510    14.851    component2/clk_IBUF_BUFG
    SLICE_X64Y51         FDCE                                         r  component2/kont_reg[16]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y51         FDCE (Setup_fdce_C_D)        0.109    15.104    component2/kont_reg[16]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 2.823ns (58.032%)  route 2.042ns (41.968%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.639     5.160    component2/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.504    component2/kont_reg[6]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.628 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.628    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     7.179    component2/ltOp_carry_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.407 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.214     8.621    component2/ltOp_carry__0_n_1
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.313     8.934 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.934    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.467 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.467    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.702    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.025 r  component2/kont_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.025    component2/kont_reg[12]_i_1__0_n_6
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.510    14.851    component2/clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[13]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y50         FDCE (Setup_fdce_C_D)        0.109    15.104    component2/kont_reg[13]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 2.815ns (57.963%)  route 2.042ns (42.037%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.639     5.160    component2/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.504    component2/kont_reg[6]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.628 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.628    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     7.179    component2/ltOp_carry_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.407 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.214     8.621    component2/ltOp_carry__0_n_1
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.313     8.934 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.934    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.467 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.467    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.702    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.017 r  component2/kont_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.017    component2/kont_reg[12]_i_1__0_n_4
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.510    14.851    component2/clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[15]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y50         FDCE (Setup_fdce_C_D)        0.109    15.104    component2/kont_reg[15]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 2.739ns (57.294%)  route 2.042ns (42.706%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.639     5.160    component2/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.504    component2/kont_reg[6]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.628 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.628    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     7.179    component2/ltOp_carry_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.407 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.214     8.621    component2/ltOp_carry__0_n_1
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.313     8.934 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.934    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.467 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.467    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.702    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.941 r  component2/kont_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.941    component2/kont_reg[12]_i_1__0_n_5
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.510    14.851    component2/clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[14]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y50         FDCE (Setup_fdce_C_D)        0.109    15.104    component2/kont_reg[14]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 2.719ns (57.115%)  route 2.042ns (42.885%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.639     5.160    component2/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.504    component2/kont_reg[6]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.628 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.628    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     7.179    component2/ltOp_carry_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.407 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.214     8.621    component2/ltOp_carry__0_n_1
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.313     8.934 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.934    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.467 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.467    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     9.702    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.921 r  component2/kont_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.921    component2/kont_reg[12]_i_1__0_n_7
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.510    14.851    component2/clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[12]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y50         FDCE (Setup_fdce_C_D)        0.109    15.104    component2/kont_reg[12]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 component3/kont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component3/kont_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.187ns (46.340%)  route 2.533ns (53.660%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.638     5.159    component3/clk_IBUF_BUFG
    SLICE_X60Y47         FDCE                                         r  component3/kont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDCE (Prop_fdce_C_Q)         0.518     5.677 r  component3/kont_reg[1]/Q
                         net (fo=2, routed)           1.146     6.824    component3/kont_reg[1]
    SLICE_X61Y51         LUT3 (Prop_lut3_I2_O)        0.124     6.948 r  component3/kont[0]_i_9/O
                         net (fo=28, routed)          1.385     8.333    component3/kont[0]_i_9_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.457 r  component3/kont[0]_i_6/O
                         net (fo=1, routed)           0.000     8.457    component3/kont[0]_i_6_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.970 r  component3/kont_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    component3/kont_reg[0]_i_1_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  component3/kont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    component3/kont_reg[4]_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  component3/kont_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.205    component3/kont_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  component3/kont_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.322    component3/kont_reg[12]_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  component3/kont_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.439    component3/kont_reg[16]_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  component3/kont_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    component3/kont_reg[20]_i_1_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.879 r  component3/kont_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.879    component3/kont_reg[24]_i_1_n_6
    SLICE_X60Y53         FDCE                                         r  component3/kont_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.508    14.849    component3/clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  component3/kont_reg[25]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y53         FDCE (Setup_fdce_C_D)        0.109    15.102    component3/kont_reg[25]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 2.706ns (57.006%)  route 2.041ns (42.994%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.639     5.160    component2/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.504    component2/kont_reg[6]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.628 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.628    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     7.179    component2/ltOp_carry_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.407 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.214     8.621    component2/ltOp_carry__0_n_1
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.313     8.934 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.934    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.467 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.467    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.907 r  component2/kont_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.907    component2/kont_reg[8]_i_1__0_n_6
    SLICE_X64Y49         FDCE                                         r  component2/kont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.520    14.861    component2/clk_IBUF_BUFG
    SLICE_X64Y49         FDCE                                         r  component2/kont_reg[9]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y49         FDCE (Setup_fdce_C_D)        0.109    15.209    component2/kont_reg[9]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 component3/kont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component3/kont_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 2.103ns (45.367%)  route 2.533ns (54.633%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.638     5.159    component3/clk_IBUF_BUFG
    SLICE_X60Y47         FDCE                                         r  component3/kont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDCE (Prop_fdce_C_Q)         0.518     5.677 r  component3/kont_reg[1]/Q
                         net (fo=2, routed)           1.146     6.824    component3/kont_reg[1]
    SLICE_X61Y51         LUT3 (Prop_lut3_I2_O)        0.124     6.948 r  component3/kont[0]_i_9/O
                         net (fo=28, routed)          1.385     8.333    component3/kont[0]_i_9_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.457 r  component3/kont[0]_i_6/O
                         net (fo=1, routed)           0.000     8.457    component3/kont[0]_i_6_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.970 r  component3/kont_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    component3/kont_reg[0]_i_1_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  component3/kont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    component3/kont_reg[4]_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  component3/kont_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.205    component3/kont_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  component3/kont_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.322    component3/kont_reg[12]_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  component3/kont_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.439    component3/kont_reg[16]_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  component3/kont_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    component3/kont_reg[20]_i_1_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.795 r  component3/kont_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.795    component3/kont_reg[24]_i_1_n_5
    SLICE_X60Y53         FDCE                                         r  component3/kont_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.508    14.849    component3/clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  component3/kont_reg[26]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y53         FDCE (Setup_fdce_C_D)        0.109    15.102    component3/kont_reg[26]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 2.698ns (56.933%)  route 2.041ns (43.067%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.639     5.160    component2/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.504    component2/kont_reg[6]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.628 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.628    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     7.179    component2/ltOp_carry_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.407 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.214     8.621    component2/ltOp_carry__0_n_1
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.313     8.934 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.934    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.467 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.467    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.584    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.899 r  component2/kont_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.899    component2/kont_reg[8]_i_1__0_n_4
    SLICE_X64Y49         FDCE                                         r  component2/kont_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.520    14.861    component2/clk_IBUF_BUFG
    SLICE_X64Y49         FDCE                                         r  component2/kont_reg[11]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y49         FDCE (Setup_fdce_C_D)        0.109    15.209    component2/kont_reg[11]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 component3/kont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component3/kont_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 2.083ns (45.131%)  route 2.533ns (54.870%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.638     5.159    component3/clk_IBUF_BUFG
    SLICE_X60Y47         FDCE                                         r  component3/kont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDCE (Prop_fdce_C_Q)         0.518     5.677 r  component3/kont_reg[1]/Q
                         net (fo=2, routed)           1.146     6.824    component3/kont_reg[1]
    SLICE_X61Y51         LUT3 (Prop_lut3_I2_O)        0.124     6.948 r  component3/kont[0]_i_9/O
                         net (fo=28, routed)          1.385     8.333    component3/kont[0]_i_9_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.457 r  component3/kont[0]_i_6/O
                         net (fo=1, routed)           0.000     8.457    component3/kont[0]_i_6_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.970 r  component3/kont_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    component3/kont_reg[0]_i_1_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  component3/kont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    component3/kont_reg[4]_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  component3/kont_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.205    component3/kont_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  component3/kont_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.322    component3/kont_reg[12]_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.439 r  component3/kont_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.439    component3/kont_reg[16]_i_1_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.556 r  component3/kont_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    component3/kont_reg[20]_i_1_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.775 r  component3/kont_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.775    component3/kont_reg[24]_i_1_n_7
    SLICE_X60Y53         FDCE                                         r  component3/kont_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.508    14.849    component3/clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  component3/kont_reg[24]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y53         FDCE (Setup_fdce_C_D)        0.109    15.102    component3/kont_reg[24]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  5.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 component2/kont_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    component2/clk_IBUF_BUFG
    SLICE_X64Y49         FDCE                                         r  component2/kont_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  component2/kont_reg[11]/Q
                         net (fo=4, routed)           0.149     1.792    component2/kont_reg[11]
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  component2/kont[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.837    component2/kont[8]_i_2__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.947    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.000 r  component2/kont_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.000    component2/kont_reg[12]_i_1__0_n_7
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    component2/clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.134     1.882    component2/kont_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 component2/kont_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    component2/clk_IBUF_BUFG
    SLICE_X64Y49         FDCE                                         r  component2/kont_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  component2/kont_reg[11]/Q
                         net (fo=4, routed)           0.149     1.792    component2/kont_reg[11]
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  component2/kont[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.837    component2/kont[8]_i_2__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.947    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.013 r  component2/kont_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.013    component2/kont_reg[12]_i_1__0_n_5
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    component2/clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.134     1.882    component2/kont_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 component14/receiver/baud_x16_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component14/receiver/baud_x16_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.836%)  route 0.097ns (34.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.567     1.450    component14/receiver/clk_IBUF_BUFG
    SLICE_X55Y47         FDSE                                         r  component14/receiver/baud_x16_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDSE (Prop_fdse_C_Q)         0.141     1.591 r  component14/receiver/baud_x16_count_reg[2]/Q
                         net (fo=6, routed)           0.097     1.688    component14/receiver/baud_x16_count_reg_n_0_[2]
    SLICE_X54Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.733 r  component14/receiver/baud_x16_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.733    component14/receiver/baud_x16_count[5]_i_1_n_0
    SLICE_X54Y47         FDSE                                         r  component14/receiver/baud_x16_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.838     1.965    component14/receiver/clk_IBUF_BUFG
    SLICE_X54Y47         FDSE                                         r  component14/receiver/baud_x16_count_reg[5]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y47         FDSE (Hold_fdse_C_D)         0.121     1.584    component14/receiver/baud_x16_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 component2/kont_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    component2/clk_IBUF_BUFG
    SLICE_X64Y49         FDCE                                         r  component2/kont_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  component2/kont_reg[11]/Q
                         net (fo=4, routed)           0.149     1.792    component2/kont_reg[11]
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  component2/kont[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.837    component2/kont[8]_i_2__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.947    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.036 r  component2/kont_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.036    component2/kont_reg[12]_i_1__0_n_6
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    component2/clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.134     1.882    component2/kont_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 component2/kont_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    component2/clk_IBUF_BUFG
    SLICE_X64Y49         FDCE                                         r  component2/kont_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  component2/kont_reg[11]/Q
                         net (fo=4, routed)           0.149     1.792    component2/kont_reg[11]
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  component2/kont[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.837    component2/kont[8]_i_2__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.947    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.038 r  component2/kont_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.038    component2/kont_reg[12]_i_1__0_n_4
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    component2/clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  component2/kont_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.134     1.882    component2/kont_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 component2/kont_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.271%)  route 0.150ns (26.729%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.479    component2/clk_IBUF_BUFG
    SLICE_X64Y49         FDCE                                         r  component2/kont_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  component2/kont_reg[11]/Q
                         net (fo=4, routed)           0.149     1.792    component2/kont_reg[11]
    SLICE_X64Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  component2/kont[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.837    component2/kont[8]_i_2__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.947    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.987 r  component2/kont_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.987    component2/kont_reg[12]_i_1__0_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.040 r  component2/kont_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.040    component2/kont_reg[16]_i_1__0_n_7
    SLICE_X64Y51         FDCE                                         r  component2/kont_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.864     1.992    component2/clk_IBUF_BUFG
    SLICE_X64Y51         FDCE                                         r  component2/kont_reg[16]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDCE (Hold_fdce_C_D)         0.134     1.882    component2/kont_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 component14/receiver/rx_stored_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component14/receiver/rx_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.308%)  route 0.114ns (44.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.595     1.478    component14/receiver/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  component14/receiver/rx_stored_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  component14/receiver/rx_stored_data_reg[5]/Q
                         net (fo=2, routed)           0.114     1.733    component14/receiver/rx_stored_data[5]
    SLICE_X61Y49         FDRE                                         r  component14/receiver/rx_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.865     1.992    component14/receiver/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  component14/receiver/rx_data_out_reg[5]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.070     1.564    component14/receiver/rx_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 component3/kont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component3/kont_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.411ns (71.719%)  route 0.162ns (28.281%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.595     1.478    component3/clk_IBUF_BUFG
    SLICE_X60Y48         FDCE                                         r  component3/kont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  component3/kont_reg[7]/Q
                         net (fo=3, routed)           0.161     1.804    component3/kont_reg[7]
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  component3/kont[4]_i_2/O
                         net (fo=1, routed)           0.000     1.849    component3/kont[4]_i_2_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.958 r  component3/kont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    component3/kont_reg[4]_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  component3/kont_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    component3/kont_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  component3/kont_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.051    component3/kont_reg[12]_i_1_n_7
    SLICE_X60Y50         FDCE                                         r  component3/kont_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    component3/clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  component3/kont_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.134     1.880    component3/kont_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 component9/enviar_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component10/flipflop_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.591     1.474    component9/clk_IBUF_BUFG
    SLICE_X60Y57         FDCE                                         r  component9/enviar_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  component9/enviar_reg/Q
                         net (fo=1, routed)           0.099     1.737    component10/enviar
    SLICE_X59Y58         FDRE                                         r  component10/flipflop_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.860     1.988    component10/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  component10/flipflop_1_reg/C
                         clock pessimism             -0.498     1.490    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.075     1.565    component10/flipflop_1_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 component3/kont_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component3/kont_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.319ns (54.933%)  route 0.262ns (45.067%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    component3/clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  component3/kont_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  component3/kont_reg[18]/Q
                         net (fo=3, routed)           0.072     1.712    component3/kont_reg[18]
    SLICE_X61Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.757 r  component3/kont[0]_i_9/O
                         net (fo=28, routed)          0.190     1.947    component3/kont[0]_i_9_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.992 r  component3/kont[8]_i_3/O
                         net (fo=1, routed)           0.000     1.992    component3/kont[8]_i_3_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.057 r  component3/kont_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.057    component3/kont_reg[8]_i_1_n_5
    SLICE_X60Y49         FDCE                                         r  component3/kont_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.865     1.992    component3/clk_IBUF_BUFG
    SLICE_X60Y49         FDCE                                         r  component3/kont_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y49         FDCE (Hold_fdce_C_D)         0.134     1.882    component3/kont_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   component1/oraingoa_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   component1/oraingoa_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y64   component10/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y61   component10/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y61   component10/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y61   component10/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   component10/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   component10/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   component10/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   component10/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   component10/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   component10/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   component10/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y64   component10/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y64   component10/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   component10/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   component10/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   component10/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   component10/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   component1/oraingoa_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   component1/oraingoa_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   component11/flipflop_4_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   component14/receiver/rx_stored_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   component14/receiver/rx_stored_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   component14/receiver/rx_stored_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   component14/receiver/rx_stored_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   component14/transmitter/stored_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   component14/transmitter/stored_data_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   component14/transmitter/tx_data_out_reg/C



