{
  "design": {
    "design_info": {
      "boundary_crc": "0x69A3C97A17C79504",
      "device": "xcu250-figd2104-2L-e",
      "gen_directory": "../../../../memory_access.gen/sources_1/bd/ma",
      "name": "ma",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "ddr4_mig": "",
      "ddr4": "",
      "mrf_0": "",
      "rst_n_not": "",
      "axi2bram_datamover": "",
      "slice": "",
      "interconnnect": {
        "s00_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        }
      }
    },
    "ports": {
      "ddr4_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ddr4_rst_n"
          },
          "CLK_DOMAIN": {
            "value": "ma_ddr4_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_n"
          },
          "CLK_DOMAIN": {
            "value": "ma_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "ddr4_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "dst_bram_addr_i": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "start_i": {
        "direction": "I"
      },
      "src_axi_addr_i": {
        "direction": "I",
        "left": "35",
        "right": "0"
      },
      "byte_to_trans_i": {
        "direction": "I",
        "left": "14",
        "right": "0"
      },
      "done_o": {
        "direction": "O"
      }
    },
    "components": {
      "ddr4_mig": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "10",
        "xci_name": "ma_axi_bram_ctrl_0_0",
        "xci_path": "ip/ma_axi_bram_ctrl_0_0/ma_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "ddr4_mig",
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "ddr4": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "ma_blk_mem_gen_0_0",
        "xci_path": "ip/ma_blk_mem_gen_0_0/ma_blk_mem_gen_0_0.xci",
        "inst_hier_path": "ddr4",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../dram_init.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Remaining_Memory_Locations": {
            "value": "deadbeef"
          },
          "Write_Width_A": {
            "value": "512"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "mrf_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "ma_blk_mem_gen_0_1",
        "xci_path": "ip/ma_blk_mem_gen_0_1/ma_blk_mem_gen_0_1.xci",
        "inst_hier_path": "mrf_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "64"
          },
          "Write_Width_A": {
            "value": "1024"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "rst_n_not": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "ma_util_vector_logic_0_0",
        "xci_path": "ip/ma_util_vector_logic_0_0/ma_util_vector_logic_0_0.xci",
        "inst_hier_path": "rst_n_not",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi2bram_datamover": {
        "vlnv": "xilinx.com:module_ref:axi2bram_datamover_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "ma_axi2bram_datamover_w_0_1",
        "xci_path": "ip/ma_axi2bram_datamover_w_0_1/ma_axi2bram_datamover_w_0_1.xci",
        "inst_hier_path": "axi2bram_datamover",
        "parameters": {
          "BRAM_ADDRWIDTH": {
            "value": "6"
          },
          "DATAWIDTH": {
            "value": "1024"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi2bram_datamover_wrapper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "BRAM_PORT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "bram_en",
                "direction": "O"
              },
              "DIN": {
                "physical_name": "bram_wrdata",
                "direction": "O",
                "left": "1023",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram_we",
                "direction": "O"
              },
              "ADDR": {
                "physical_name": "bram_addr",
                "direction": "O",
                "left": "5",
                "right": "0"
              }
            }
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "1024",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "36",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "ma_clk_0",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x000FFFFFFFFF",
              "width": "36"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_awaddr",
                "direction": "O",
                "left": "35",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_wdata",
                "direction": "O",
                "left": "1023",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_wstrb",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M_AXI_araddr",
                "direction": "O",
                "left": "35",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_rdata",
                "direction": "I",
                "left": "1023",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "ma_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start": {
            "direction": "I"
          },
          "src_axi_addr": {
            "direction": "I",
            "left": "35",
            "right": "0"
          },
          "dst_bram_addr": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "byte_to_trans": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "done": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "64G",
              "width": "36"
            }
          }
        }
      },
      "slice": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "ma_xlslice_0_0",
        "xci_path": "ip/ma_xlslice_0_0/ma_xlslice_0_0.xci",
        "inst_hier_path": "slice",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_WIDTH": {
            "value": "34"
          }
        }
      },
      "interconnnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ma_axi_interconnect_0_0/ma_axi_interconnect_0_0.xci",
        "inst_hier_path": "interconnnect",
        "xci_name": "ma_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "30",
                "xci_name": "ma_auto_cc_0",
                "xci_path": "ip/ma_auto_cc_0/ma_auto_cc_0.xci",
                "inst_hier_path": "interconnnect/s00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "ma_auto_ds_0",
                "xci_path": "ip/ma_auto_ds_0/ma_auto_ds_0.xci",
                "inst_hier_path": "interconnnect/s00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "1024"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "interconnnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_interconnnect": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "interconnnect_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "interconnnect_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi2bram_datamover_BRAM_PORT": {
        "interface_ports": [
          "axi2bram_datamover/BRAM_PORT",
          "mrf_0/BRAM_PORTA"
        ]
      },
      "axi2bram_datamover_M_AXI": {
        "interface_ports": [
          "axi2bram_datamover/M_AXI",
          "interconnnect/S00_AXI"
        ]
      },
      "interconnnect_M00_AXI": {
        "interface_ports": [
          "ddr4_mig/S_AXI",
          "interconnnect/M00_AXI"
        ]
      }
    },
    "nets": {
      "aresetn_0_1": {
        "ports": [
          "ddr4_rst_n",
          "ddr4_mig/s_axi_aresetn",
          "interconnnect/M00_ARESETN"
        ]
      },
      "axi2bram_datamover_done": {
        "ports": [
          "axi2bram_datamover/done",
          "done_o"
        ]
      },
      "byte_to_trans_0_1": {
        "ports": [
          "byte_to_trans_i",
          "axi2bram_datamover/byte_to_trans"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "mrf_0/clka",
          "axi2bram_datamover/clk",
          "interconnnect/ACLK",
          "interconnnect/S00_ACLK"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "ddr4_clk",
          "ddr4_mig/s_axi_aclk",
          "interconnnect/M00_ACLK"
        ]
      },
      "ddr4_douta": {
        "ports": [
          "ddr4/douta",
          "ddr4_mig/bram_rddata_a"
        ]
      },
      "ddr4_mig_bram_addr_a": {
        "ports": [
          "ddr4_mig/bram_addr_a",
          "slice/Din"
        ]
      },
      "ddr4_mig_bram_clk_a": {
        "ports": [
          "ddr4_mig/bram_clk_a",
          "ddr4/clka"
        ]
      },
      "ddr4_mig_bram_en_a": {
        "ports": [
          "ddr4_mig/bram_en_a",
          "ddr4/ena"
        ]
      },
      "ddr4_mig_bram_rst_a": {
        "ports": [
          "ddr4_mig/bram_rst_a",
          "ddr4/rsta"
        ]
      },
      "ddr4_mig_bram_we_a": {
        "ports": [
          "ddr4_mig/bram_we_a",
          "ddr4/wea"
        ]
      },
      "ddr4_mig_bram_wrdata_a": {
        "ports": [
          "ddr4_mig/bram_wrdata_a",
          "ddr4/dina"
        ]
      },
      "dst_bram_addr_0_1": {
        "ports": [
          "dst_bram_addr_i",
          "axi2bram_datamover/dst_bram_addr"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n",
          "rst_n_not/Op1",
          "axi2bram_datamover/rst_n",
          "interconnnect/ARESETN",
          "interconnnect/S00_ARESETN"
        ]
      },
      "rst_n_not_Res": {
        "ports": [
          "rst_n_not/Res",
          "mrf_0/rsta"
        ]
      },
      "slice_Dout": {
        "ports": [
          "slice/Dout",
          "ddr4/addra"
        ]
      },
      "src_axi_addr_0_1": {
        "ports": [
          "src_axi_addr_i",
          "axi2bram_datamover/src_axi_addr"
        ]
      },
      "start_0_1": {
        "ports": [
          "start_i",
          "axi2bram_datamover/start"
        ]
      }
    },
    "addressing": {
      "/axi2bram_datamover": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_mig_Mem0": {
                "address_block": "/ddr4_mig/S_AXI/Mem0",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      }
    }
  }
}