

================================================================
== Vitis HLS Report for 'run_Pipeline_2'
================================================================
* Date:           Mon Sep 19 17:09:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.556 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.200 us|  0.200 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 4 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln587_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln587" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 6 'read' 'zext_ln587_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%gmem_load_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %gmem_load" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 7 'read' 'gmem_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln354 = zext i7 %zext_ln587_read" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 8 'zext' 'zext_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 9 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 10 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 11 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 12 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 13 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 14 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 15 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 16 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln354 = store i256 %gmem_load_read, i256 %shiftreg" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 18 'store' 'store_ln354' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%loop_index_load = load i4 %loop_index"   --->   Operation 20 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_7_addr = getelementptr i32 %data_7, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 21 'getelementptr' 'data_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_6_addr = getelementptr i32 %data_6, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 22 'getelementptr' 'data_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_5_addr = getelementptr i32 %data_5, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 23 'getelementptr' 'data_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_4_addr = getelementptr i32 %data_4, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 24 'getelementptr' 'data_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 25 'getelementptr' 'data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 26 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 27 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr i32 %data_0, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 28 'getelementptr' 'data_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.30ns)   --->   "%exitcond544 = icmp_eq  i4 %loop_index_load, i4 8"   --->   Operation 30 'icmp' 'exitcond544' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%empty_38 = add i4 %loop_index_load, i4 1"   --->   Operation 32 'add' 'empty_38' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond544, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shiftreg_load = load i256 %shiftreg"   --->   Operation 34 'load' 'shiftreg_load' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_39 = trunc i256 %shiftreg_load"   --->   Operation 35 'trunc' 'empty_39' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_40 = bitcast i32 %empty_39"   --->   Operation 36 'bitcast' 'empty_40' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %shiftreg_load, i32 32, i32 255"   --->   Operation 37 'partselect' 'tmp_3' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i224 %tmp_3"   --->   Operation 38 'zext' 'tmp_3_cast' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_41 = trunc i4 %loop_index_load"   --->   Operation 39 'trunc' 'empty_41' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i3 %empty_41, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 40 'switch' 'switch_ln0' <Predicate = (!exitcond544)> <Delay = 0.95>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 41 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 6)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 43 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 5)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 45 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 4)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 47 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 49 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 51 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 53 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 0)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 55 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty_38, i4 %loop_index"   --->   Operation 57 'store' 'store_ln0' <Predicate = (!exitcond544)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 %tmp_3_cast, i256 %shiftreg"   --->   Operation 58 'store' 'store_ln0' <Predicate = (!exitcond544)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (exitcond544)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln587]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg         (alloca           ) [ 011]
loop_index       (alloca           ) [ 011]
zext_ln587_read  (read             ) [ 000]
gmem_load_read   (read             ) [ 000]
zext_ln354       (zext             ) [ 011]
specreset_ln354  (specreset        ) [ 000]
specreset_ln354  (specreset        ) [ 000]
specreset_ln354  (specreset        ) [ 000]
specreset_ln354  (specreset        ) [ 000]
specreset_ln354  (specreset        ) [ 000]
specreset_ln354  (specreset        ) [ 000]
specreset_ln354  (specreset        ) [ 000]
specreset_ln354  (specreset        ) [ 000]
store_ln0        (store            ) [ 000]
store_ln354      (store            ) [ 000]
br_ln0           (br               ) [ 000]
loop_index_load  (load             ) [ 000]
data_7_addr      (getelementptr    ) [ 000]
data_6_addr      (getelementptr    ) [ 000]
data_5_addr      (getelementptr    ) [ 000]
data_4_addr      (getelementptr    ) [ 000]
data_3_addr      (getelementptr    ) [ 000]
data_2_addr      (getelementptr    ) [ 000]
data_1_addr      (getelementptr    ) [ 000]
data_0_addr      (getelementptr    ) [ 000]
specpipeline_ln0 (specpipeline     ) [ 000]
exitcond544      (icmp             ) [ 011]
empty            (speclooptripcount) [ 000]
empty_38         (add              ) [ 000]
br_ln0           (br               ) [ 000]
shiftreg_load    (load             ) [ 000]
empty_39         (trunc            ) [ 000]
empty_40         (bitcast          ) [ 000]
tmp_3            (partselect       ) [ 000]
tmp_3_cast       (zext             ) [ 000]
empty_41         (trunc            ) [ 011]
switch_ln0       (switch           ) [ 000]
store_ln354      (store            ) [ 000]
br_ln0           (br               ) [ 000]
store_ln354      (store            ) [ 000]
br_ln0           (br               ) [ 000]
store_ln354      (store            ) [ 000]
br_ln0           (br               ) [ 000]
store_ln354      (store            ) [ 000]
br_ln0           (br               ) [ 000]
store_ln354      (store            ) [ 000]
br_ln0           (br               ) [ 000]
store_ln354      (store            ) [ 000]
br_ln0           (br               ) [ 000]
store_ln354      (store            ) [ 000]
br_ln0           (br               ) [ 000]
store_ln354      (store            ) [ 000]
br_ln0           (br               ) [ 000]
store_ln0        (store            ) [ 000]
store_ln0        (store            ) [ 000]
br_ln0           (br               ) [ 000]
ret_ln0          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln587">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i224.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="shiftreg_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="loop_index_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln587_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln587_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="gmem_load_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="256" slack="0"/>
<pin id="88" dir="0" index="1" bw="256" slack="0"/>
<pin id="89" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_load_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_7_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="1"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_7_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="data_6_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="1"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_6_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data_5_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="1"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_5_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="data_4_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="1"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_4_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_3_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="1"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="data_2_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="1"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="1"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="data_0_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="1"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln354_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln354_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln354_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln354_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln354_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln354_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln354_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln354_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln354_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln354/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln354_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="256" slack="0"/>
<pin id="207" dir="0" index="1" bw="256" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="loop_index_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="exitcond544_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond544/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_38_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_38/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shiftreg_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="256" slack="1"/>
<pin id="227" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_39_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="256" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_40_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_40/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="224" slack="0"/>
<pin id="246" dir="0" index="1" bw="256" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="0" index="3" bw="9" slack="0"/>
<pin id="249" dir="1" index="4" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_3_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="224" slack="0"/>
<pin id="256" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_41_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_41/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="1"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="224" slack="0"/>
<pin id="269" dir="0" index="1" bw="256" slack="1"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="shiftreg_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="256" slack="0"/>
<pin id="274" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="279" class="1005" name="loop_index_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="286" class="1005" name="zext_ln354_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln354 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="99" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="106" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="113" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="120" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="127" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="134" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="141" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="92" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="80" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="86" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="243"><net_src comp="232" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="225" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="210" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="219" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="254" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="72" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="282"><net_src comp="76" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="289"><net_src comp="196" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="297"><net_src comp="286" pin="1"/><net_sink comp="141" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0 | {2 }
	Port: data_1 | {2 }
	Port: data_2 | {2 }
	Port: data_3 | {2 }
	Port: data_4 | {2 }
	Port: data_5 | {2 }
	Port: data_6 | {2 }
	Port: data_7 | {2 }
 - Input state : 
	Port: run_Pipeline_2 : gmem_load | {1 }
	Port: run_Pipeline_2 : zext_ln587 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		exitcond544 : 1
		empty_38 : 1
		br_ln0 : 2
		empty_39 : 1
		empty_40 : 2
		tmp_3 : 1
		tmp_3_cast : 2
		empty_41 : 1
		switch_ln0 : 2
		store_ln354 : 3
		store_ln354 : 3
		store_ln354 : 3
		store_ln354 : 3
		store_ln354 : 3
		store_ln354 : 3
		store_ln354 : 3
		store_ln354 : 3
		store_ln0 : 2
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       empty_38_fu_219      |    0    |    13   |
|----------|----------------------------|---------|---------|
|   icmp   |     exitcond544_fu_213     |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | zext_ln587_read_read_fu_80 |    0    |    0    |
|          |  gmem_load_read_read_fu_86 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln354_fu_196     |    0    |    0    |
|          |      tmp_3_cast_fu_254     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |       empty_39_fu_228      |    0    |    0    |
|          |       empty_41_fu_258      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_3_fu_244        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    22   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|loop_index_reg_279|    4   |
| shiftreg_reg_272 |   256  |
|zext_ln354_reg_286|   64   |
+------------------+--------+
|       Total      |   324  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   324  |    -   |
+-----------+--------+--------+
|   Total   |   324  |   22   |
+-----------+--------+--------+
