;redcode
;assert 1
	SPL 0, #-404
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 200, @2
	SUB #72, @220
	SUB #72, @220
	SUB @12, @10
	MOV -7, <-20
	SLT 121, 200
	SLT 121, 200
	JMP <12, <10
	SUB #72, @220
	SUB @-127, 100
	SUB @-127, 100
	SUB <-207, <-120
	JMZ 110, 9
	SUB 1, <-1
	SUB 1, <-1
	JMP <-127, 130
	MOV -7, <-20
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SLT 121, 200
	SLT 121, 200
	SUB @12, @10
	JMP <12, <10
	SUB #0, -40
	MOV #121, 200
	ADD @127, 106
	SPL 0, #-404
	SUB -1, <-20
	CMP @121, 106
	MOV -7, <-20
	SLT 121, 200
	SUB 1, <-1
	SUB 1, <-1
	JMP <127, 106
	SPL 0, #-404
	SPL 0, #-404
	SPL 0, #-404
	SUB 1, <-1
	SPL 0, #-404
	SLT 121, 200
	CMP -207, <-120
	SUB @12, @10
	SLT 121, 200
	MOV -7, <-20
	MOV -7, <-20
