/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_9z;
  reg [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  reg [11:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _00_;
  always_latch
    if (!celloutsig_1_4z) _00_ = 9'h000;
    else if (clkin_data[0]) _00_ = { celloutsig_0_9z[2:1], 1'h1, celloutsig_0_3z[1:0], celloutsig_0_11z, celloutsig_0_1z };
  assign { out_data[42:40], out_data[37:32] } = _00_;
  assign celloutsig_1_4z = ~((celloutsig_1_0z[2] | in_data[119]) & (1'h0 | celloutsig_1_3z[12]));
  assign celloutsig_1_5z = celloutsig_1_3z[10] ^ celloutsig_1_1z[11];
  assign celloutsig_1_10z = celloutsig_1_3z[3] ^ celloutsig_1_1z[4];
  assign celloutsig_1_1z = { celloutsig_1_0z[2:0], celloutsig_1_0z, celloutsig_1_0z } + in_data[117:103];
  assign celloutsig_1_11z = in_data[185:179] + celloutsig_1_1z[14:8];
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_1z, 1'h1, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_2z[3:2], 2'h3 };
  assign celloutsig_1_3z = { 3'h0, celloutsig_1_1z } % { 1'h1, celloutsig_1_1z[2:1], celloutsig_1_1z[14:1], in_data[96] };
  assign celloutsig_1_6z = { celloutsig_1_3z[16:5], celloutsig_1_0z, celloutsig_1_5z } % { 1'h1, celloutsig_1_1z[5:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[18] & in_data[3];
  assign celloutsig_1_15z = in_data[101] & celloutsig_1_0z[3];
  assign celloutsig_0_1z = in_data[92] & in_data[28];
  assign celloutsig_0_18z = ^ celloutsig_0_9z;
  assign celloutsig_0_11z = { celloutsig_0_2z[3:2], 1'h1 } >> { celloutsig_0_2z[2], 2'h3 };
  assign out_data[110:102] = { celloutsig_1_11z[3:2], celloutsig_1_18z[11:5] } - { celloutsig_1_6z[8:6], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z[7:6] };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 12'h000;
    else if (clkin_data[32]) celloutsig_1_18z = celloutsig_1_6z[11:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[183:178];
  assign celloutsig_0_2z[3:2] = { celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[24:23];
  assign celloutsig_1_2z[7:6] = celloutsig_1_1z[4:3] ^ celloutsig_1_0z[3:2];
  assign { celloutsig_0_3z[0], celloutsig_0_3z[1] } = ~ { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_2z[1:0] = 2'h3;
  assign celloutsig_0_3z[3:2] = 2'h0;
  assign celloutsig_1_2z[5:0] = 6'h00;
  assign { out_data[139:128], out_data[101:96], out_data[39:38], out_data[0] } = { celloutsig_1_18z, celloutsig_1_18z[4:0], celloutsig_1_4z, 2'h0, celloutsig_0_18z };
endmodule
