INFO-FLOW: Workspace C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1 opened at Thu Sep 07 03:33:16 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.633 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.767 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.798 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.139 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./knn_vitis/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./knn_vitis/solution1/directives.tcl
Execute     set_directive_top -name kNN_PredictAll kNN_PredictAll 
INFO: [HLS 200-1510] Running: set_directive_top -name kNN_PredictAll kNN_PredictAll 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'knn/knn_8.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling knn/knn_8.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang knn/knn_8.cpp -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.cpp.clang.err.log 
Command       ap_eval done; 0.127 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top kNN_PredictAll -name=kNN_PredictAll 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.113 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.101 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.134 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.134 sec.
WARNING: [HLS 207-5292] unused parameter 'min' (knn/knn_8.cpp:46:27)
WARNING: [HLS 207-5292] unused parameter 'max' (knn/knn_8.cpp:46:43)
INFO: [HLS 200-10] Analyzing design file 'knn/knn_6.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling knn/knn_6.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang knn/knn_6.cpp -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.cpp.clang.err.log 
Command       ap_eval done; 0.105 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top kNN_PredictAll -name=kNN_PredictAll 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.103 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.113 sec.
Command       clang_tidy done; 0.139 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.154 sec.
INFO: [HLS 200-10] Analyzing design file 'knn/knn_4.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling knn/knn_4.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang knn/knn_4.cpp -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.cpp.clang.err.log 
Command       ap_eval done; 0.113 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top kNN_PredictAll -name=kNN_PredictAll 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.102 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.104 sec.
Command       clang_tidy done; 0.136 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.135 sec.
INFO: [HLS 200-10] Analyzing design file 'knn/knn_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling knn/knn_2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang knn/knn_2.cpp -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top kNN_PredictAll -name=kNN_PredictAll 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.109 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.116 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.127 sec.
INFO: [HLS 200-10] Analyzing design file 'knn/knn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling knn/knn.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang knn/knn.cpp -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.cpp.clang.err.log 
Command       ap_eval done; 0.106 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top kNN_PredictAll -name=kNN_PredictAll 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.102 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.13 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.121 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.849 seconds; current allocated memory: 1.442 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.g.bc" "C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.g.bc" "C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.g.bc" "C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.g.bc" "C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_8.g.bc C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_6.g.bc C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_4.g.bc C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn_2.g.bc C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/knn.g.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.459 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.46 sec.
Execute       run_link_or_opt -opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kNN_PredictAll -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kNN_PredictAll -reflow-float-conversion -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.999 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.003 sec.
Execute       run_link_or_opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.114 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.115 sec.
Execute       run_link_or_opt -opt -out C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kNN_PredictAll 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kNN_PredictAll -mllvm -hls-db-dir -mllvm C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.829 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long long)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:219:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_uint<64>::ap_uint(unsigned long long)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:292:63)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi52ELb0EEC2EDq52_j' into 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:491:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:491:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:491:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:490:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:490:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:490:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1146:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:508:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:508:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:508:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:525:24)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::isinf(double)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:593:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(double)' into 'kNN_Predict_6(double (*) [43], char*, double*, double*, double*, double*, double*, double*, double*, double*, char*, char*, char*, char*, char*, char*)' (knn/knn_6.cpp:52:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-248] Applying array_partition to 'training_X': Cyclic partitioning with factor 6 on dimension 1. (knn/knn.cpp:187:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.675 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.442 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kNN_PredictAll -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.177 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::isinf' into 'kNN_Predict_6' (knn/knn_6.cpp:183) automatically.
Command         transform done; 0.19 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.442 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.g.1.bc to C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_2' (knn/knn_6.cpp:119) in function 'kNN_Predict_6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'kNN_Predict_6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'kNN_Predict_6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'kNN_Predict_6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'kNN_Predict_6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'kNN_Predict_6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'kNN_Predict_6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_375_4' (knn/knn_6.cpp:375) in function 'kNN_Predict_6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_413_5' (knn/knn_6.cpp:400) in function 'kNN_Predict_6' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_117_2' (knn/knn_6.cpp:119) in function 'kNN_Predict_6' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'kNN_UpdateBestCaching' (knn/knn_6.cpp:6).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_165_3' (knn/knn_6.cpp:165) in function 'kNN_Predict_6' completely with a factor of 43.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (knn/knn_6.cpp:10) in function 'kNN_UpdateBestCaching' completely with a factor of 20.
Command         transform done; 8.683 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (knn/knn_6.cpp:33:9) in function 'kNN_UpdateBestCaching'... converting 58 basic blocks.
Command         transform done; 2.468 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 11.154 seconds; current allocated memory: 1.442 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'bestDistances' (knn/knn_6.cpp:35:39)
INFO: [HLS 200-472] Inferring partial write operation for 'bestPointsIdx' (knn/knn_6.cpp:36:39)
INFO: [HLS 200-472] Inferring partial write operation for 'bestDistances_0' (knn/knn_6.cpp:103:28)
INFO: [HLS 200-472] Inferring partial write operation for 'bestDistances_1' (knn/knn_6.cpp:105:28)
INFO: [HLS 200-472] Inferring partial write operation for 'bestDistances_2' (knn/knn_6.cpp:107:28)
INFO: [HLS 200-472] Inferring partial write operation for 'bestDistances_3' (knn/knn_6.cpp:109:28)
INFO: [HLS 200-472] Inferring partial write operation for 'bestDistances_4' (knn/knn_6.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'bestDistances_5' (knn/knn_6.cpp:113:28)
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q0' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q1' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q2' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q3' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q4' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q5' 
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q0' (knn/knn_6.cpp:392:33)
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q1' (knn/knn_6.cpp:393:33)
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q2' (knn/knn_6.cpp:394:33)
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q3' (knn/knn_6.cpp:395:33)
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q4' (knn/knn_6.cpp:396:33)
INFO: [HLS 200-472] Inferring partial write operation for 'histogram_q5' (knn/knn_6.cpp:397:33)
Command         transform done; 16.398 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 16.4 seconds; current allocated memory: 1.442 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 28.104 sec.
Command     elaborate done; 37.646 sec.
Execute     ap_eval exec zip -j C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.117 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kNN_PredictAll' ...
Execute       ap_set_top_model kNN_PredictAll 
Execute       get_model_list kNN_PredictAll -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kNN_PredictAll 
Execute       preproc_iomode -model kNN_Predict_6 
Execute       preproc_iomode -model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
Execute       preproc_iomode -model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
Execute       preproc_iomode -model kNN_Predict_6_Pipeline_7 
Execute       preproc_iomode -model kNN_Predict_6_Pipeline_6 
Execute       preproc_iomode -model kNN_Predict_6_Pipeline_5 
Execute       preproc_iomode -model kNN_Predict_6_Pipeline_4 
Execute       preproc_iomode -model kNN_Predict_6_Pipeline_3 
Execute       preproc_iomode -model kNN_Predict_6_Pipeline_2 
Execute       preproc_iomode -model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
Execute       preproc_iomode -model kNN_UpdateBestCaching 
Execute       preproc_iomode -model isinf 
Execute       get_model_list kNN_PredictAll -filter all-wo-channel 
INFO-FLOW: Model list for configure: isinf kNN_UpdateBestCaching kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 kNN_Predict_6_Pipeline_2 kNN_Predict_6_Pipeline_3 kNN_Predict_6_Pipeline_4 kNN_Predict_6_Pipeline_5 kNN_Predict_6_Pipeline_6 kNN_Predict_6_Pipeline_7 kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 kNN_Predict_6 kNN_PredictAll
INFO-FLOW: Configuring Module : isinf ...
Execute       set_default_model isinf 
Execute       apply_spec_resource_limit isinf 
INFO-FLOW: Configuring Module : kNN_UpdateBestCaching ...
Execute       set_default_model kNN_UpdateBestCaching 
Execute       apply_spec_resource_limit kNN_UpdateBestCaching 
INFO-FLOW: Configuring Module : kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 ...
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
Execute       apply_spec_resource_limit kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
INFO-FLOW: Configuring Module : kNN_Predict_6_Pipeline_2 ...
Execute       set_default_model kNN_Predict_6_Pipeline_2 
Execute       apply_spec_resource_limit kNN_Predict_6_Pipeline_2 
INFO-FLOW: Configuring Module : kNN_Predict_6_Pipeline_3 ...
Execute       set_default_model kNN_Predict_6_Pipeline_3 
Execute       apply_spec_resource_limit kNN_Predict_6_Pipeline_3 
INFO-FLOW: Configuring Module : kNN_Predict_6_Pipeline_4 ...
Execute       set_default_model kNN_Predict_6_Pipeline_4 
Execute       apply_spec_resource_limit kNN_Predict_6_Pipeline_4 
INFO-FLOW: Configuring Module : kNN_Predict_6_Pipeline_5 ...
Execute       set_default_model kNN_Predict_6_Pipeline_5 
Execute       apply_spec_resource_limit kNN_Predict_6_Pipeline_5 
INFO-FLOW: Configuring Module : kNN_Predict_6_Pipeline_6 ...
Execute       set_default_model kNN_Predict_6_Pipeline_6 
Execute       apply_spec_resource_limit kNN_Predict_6_Pipeline_6 
INFO-FLOW: Configuring Module : kNN_Predict_6_Pipeline_7 ...
Execute       set_default_model kNN_Predict_6_Pipeline_7 
Execute       apply_spec_resource_limit kNN_Predict_6_Pipeline_7 
INFO-FLOW: Configuring Module : kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 ...
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
Execute       apply_spec_resource_limit kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
INFO-FLOW: Configuring Module : kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 ...
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
Execute       apply_spec_resource_limit kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
INFO-FLOW: Configuring Module : kNN_Predict_6 ...
Execute       set_default_model kNN_Predict_6 
Execute       apply_spec_resource_limit kNN_Predict_6 
INFO-FLOW: Configuring Module : kNN_PredictAll ...
Execute       set_default_model kNN_PredictAll 
Execute       apply_spec_resource_limit kNN_PredictAll 
INFO-FLOW: Model list for preprocess: isinf kNN_UpdateBestCaching kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 kNN_Predict_6_Pipeline_2 kNN_Predict_6_Pipeline_3 kNN_Predict_6_Pipeline_4 kNN_Predict_6_Pipeline_5 kNN_Predict_6_Pipeline_6 kNN_Predict_6_Pipeline_7 kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 kNN_Predict_6 kNN_PredictAll
INFO-FLOW: Preprocessing Module: isinf ...
Execute       set_default_model isinf 
Execute       cdfg_preprocess -model isinf 
Execute       rtl_gen_preprocess isinf 
INFO-FLOW: Preprocessing Module: kNN_UpdateBestCaching ...
Execute       set_default_model kNN_UpdateBestCaching 
Execute       cdfg_preprocess -model kNN_UpdateBestCaching 
Execute       rtl_gen_preprocess kNN_UpdateBestCaching 
INFO-FLOW: Preprocessing Module: kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 ...
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
Execute       cdfg_preprocess -model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
Command       cdfg_preprocess done; 14.74 sec.
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
INFO-FLOW: Preprocessing Module: kNN_Predict_6_Pipeline_2 ...
Execute       set_default_model kNN_Predict_6_Pipeline_2 
Execute       cdfg_preprocess -model kNN_Predict_6_Pipeline_2 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_2 
INFO-FLOW: Preprocessing Module: kNN_Predict_6_Pipeline_3 ...
Execute       set_default_model kNN_Predict_6_Pipeline_3 
Execute       cdfg_preprocess -model kNN_Predict_6_Pipeline_3 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_3 
INFO-FLOW: Preprocessing Module: kNN_Predict_6_Pipeline_4 ...
Execute       set_default_model kNN_Predict_6_Pipeline_4 
Execute       cdfg_preprocess -model kNN_Predict_6_Pipeline_4 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_4 
INFO-FLOW: Preprocessing Module: kNN_Predict_6_Pipeline_5 ...
Execute       set_default_model kNN_Predict_6_Pipeline_5 
Execute       cdfg_preprocess -model kNN_Predict_6_Pipeline_5 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_5 
INFO-FLOW: Preprocessing Module: kNN_Predict_6_Pipeline_6 ...
Execute       set_default_model kNN_Predict_6_Pipeline_6 
Execute       cdfg_preprocess -model kNN_Predict_6_Pipeline_6 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_6 
INFO-FLOW: Preprocessing Module: kNN_Predict_6_Pipeline_7 ...
Execute       set_default_model kNN_Predict_6_Pipeline_7 
Execute       cdfg_preprocess -model kNN_Predict_6_Pipeline_7 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_7 
INFO-FLOW: Preprocessing Module: kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 ...
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
Execute       cdfg_preprocess -model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
INFO-FLOW: Preprocessing Module: kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 ...
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
Execute       cdfg_preprocess -model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
INFO-FLOW: Preprocessing Module: kNN_Predict_6 ...
Execute       set_default_model kNN_Predict_6 
Execute       cdfg_preprocess -model kNN_Predict_6 
Execute       rtl_gen_preprocess kNN_Predict_6 
INFO-FLOW: Preprocessing Module: kNN_PredictAll ...
Execute       set_default_model kNN_PredictAll 
Execute       cdfg_preprocess -model kNN_PredictAll 
Execute       rtl_gen_preprocess kNN_PredictAll 
INFO-FLOW: Model list for synthesis: isinf kNN_UpdateBestCaching kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 kNN_Predict_6_Pipeline_2 kNN_Predict_6_Pipeline_3 kNN_Predict_6_Pipeline_4 kNN_Predict_6_Pipeline_5 kNN_Predict_6_Pipeline_6 kNN_Predict_6_Pipeline_7 kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 kNN_Predict_6 kNN_PredictAll
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'isinf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model isinf 
Execute       schedule -model isinf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'isinf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'isinf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 15.006 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.sched.adb -f 
INFO-FLOW: Finish scheduling isinf.
Execute       set_default_model isinf 
Execute       bind -model isinf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.bind.adb -f 
INFO-FLOW: Finish binding isinf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_UpdateBestCaching' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_UpdateBestCaching 
Execute       schedule -model kNN_UpdateBestCaching 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'kNN_UpdateBestCaching'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_UpdateBestCaching' (function 'kNN_UpdateBestCaching'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('bestDistances_addr_13_write_ln35', knn/knn_6.cpp:35) of variable 'queryDistance' on array 'bestDistances' and 'load' operation ('bestDistances_load', knn/knn_6.cpp:18) on array 'bestDistances'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_UpdateBestCaching' (function 'kNN_UpdateBestCaching'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('bestDistances_addr_13_write_ln35', knn/knn_6.cpp:35) of variable 'queryDistance' on array 'bestDistances' and 'load' operation ('bestDistances_load', knn/knn_6.cpp:18) on array 'bestDistances'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_UpdateBestCaching' (function 'kNN_UpdateBestCaching'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('bestDistances_addr_13_write_ln35', knn/knn_6.cpp:35) of variable 'queryDistance' on array 'bestDistances' and 'load' operation ('bestDistances_load', knn/knn_6.cpp:18) on array 'bestDistances'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_UpdateBestCaching' (function 'kNN_UpdateBestCaching'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('bestDistances_addr_13_write_ln35', knn/knn_6.cpp:35) of variable 'queryDistance' on array 'bestDistances' and 'load' operation ('bestDistances_load', knn/knn_6.cpp:18) on array 'bestDistances'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_UpdateBestCaching' (function 'kNN_UpdateBestCaching'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('bestDistances_addr_13_write_ln35', knn/knn_6.cpp:35) of variable 'queryDistance' on array 'bestDistances' and 'load' operation ('bestDistances_load', knn/knn_6.cpp:18) on array 'bestDistances'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_UpdateBestCaching' (function 'kNN_UpdateBestCaching'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'store' operation ('bestDistances_addr_13_write_ln35', knn/knn_6.cpp:35) of variable 'queryDistance' on array 'bestDistances' and 'load' operation ('bestDistances_load', knn/knn_6.cpp:18) on array 'bestDistances'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_UpdateBestCaching' (function 'kNN_UpdateBestCaching'): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1) between 'store' operation ('bestDistances_addr_13_write_ln35', knn/knn_6.cpp:35) of variable 'queryDistance' on array 'bestDistances' and 'load' operation ('bestDistances_load', knn/knn_6.cpp:18) on array 'bestDistances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 23, Depth = 23, function 'kNN_UpdateBestCaching'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.018 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.063 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.355 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.sched.adb -f 
Command       db_write done; 0.108 sec.
INFO-FLOW: Finish scheduling kNN_UpdateBestCaching.
Execute       set_default_model kNN_UpdateBestCaching 
Execute       bind -model kNN_UpdateBestCaching 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.443 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.907 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.265 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.bind.adb -f 
Command       db_write done; 0.117 sec.
INFO-FLOW: Finish binding kNN_UpdateBestCaching.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
Execute       schedule -model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_2'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:365) to 'kNN_UpdateBestCaching' and 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:355) to 'kNN_UpdateBestCaching'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:365) to 'kNN_UpdateBestCaching' and 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:355) to 'kNN_UpdateBestCaching'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:365) to 'kNN_UpdateBestCaching' and 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:355) to 'kNN_UpdateBestCaching'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:365) to 'kNN_UpdateBestCaching' and 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:355) to 'kNN_UpdateBestCaching'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:365) to 'kNN_UpdateBestCaching' and 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:355) to 'kNN_UpdateBestCaching'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to enforce a carried dependence constraint (II = 142, distance = 1, offset = 1) between 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:365) to 'kNN_UpdateBestCaching' and 'call' operation ('bestDistanceMax_5', knn/knn_6.cpp:355) to 'kNN_UpdateBestCaching'.
WARNING: [HLS 200-880] The II Violation in module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 0) between 'store' operation ('bestDistanceMax_5_write_ln117', knn/knn_6.cpp:117) of variable 'bestDistanceMax_5' on local variable 'bestDistanceMax_5' and 'load' operation ('bestDistanceMax_5') on local variable 'bestDistanceMax_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 144, Depth = 413, loop 'VITIS_LOOP_117_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 692.292 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 481 seconds. CPU system time: 1 seconds. Elapsed time: 693.698 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 33.093 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.sched.adb -f 
Command       db_write done; 2.288 sec.
INFO-FLOW: Finish scheduling kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
Execute       bind -model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 19.729 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 36 seconds. CPU system time: 1 seconds. Elapsed time: 55.11 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 40.253 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.bind.adb -f 
Command       db_write done; 3.011 sec.
INFO-FLOW: Finish binding kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6_Pipeline_2 
Execute       schedule -model kNN_Predict_6_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30 seconds. CPU system time: 0 seconds. Elapsed time: 43.336 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_6_Pipeline_2.
Execute       set_default_model kNN_Predict_6_Pipeline_2 
Execute       bind -model kNN_Predict_6_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_6_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6_Pipeline_3 
Execute       schedule -model kNN_Predict_6_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_6_Pipeline_3.
Execute       set_default_model kNN_Predict_6_Pipeline_3 
Execute       bind -model kNN_Predict_6_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_6_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6_Pipeline_4 
Execute       schedule -model kNN_Predict_6_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_6_Pipeline_4.
Execute       set_default_model kNN_Predict_6_Pipeline_4 
Execute       bind -model kNN_Predict_6_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_6_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6_Pipeline_5 
Execute       schedule -model kNN_Predict_6_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_6_Pipeline_5.
Execute       set_default_model kNN_Predict_6_Pipeline_5 
Execute       bind -model kNN_Predict_6_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_6_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6_Pipeline_6 
Execute       schedule -model kNN_Predict_6_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_6_Pipeline_6.
Execute       set_default_model kNN_Predict_6_Pipeline_6 
Execute       bind -model kNN_Predict_6_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_6_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6_Pipeline_7 
Execute       schedule -model kNN_Predict_6_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_6_Pipeline_7.
Execute       set_default_model kNN_Predict_6_Pipeline_7 
Execute       bind -model kNN_Predict_6_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_6_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6_Pipeline_VITIS_LOOP_375_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
Execute       schedule -model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_375_4'.
WARNING: [HLS 200-885] The II Violation in module 'kNN_Predict_6_Pipeline_VITIS_LOOP_375_4' (loop 'VITIS_LOOP_375_4'): Unable to schedule 'load' operation ('cl_q1', knn/knn_6.cpp:386) on array 'training_Y' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'training_Y'.
WARNING: [HLS 200-885] The II Violation in module 'kNN_Predict_6_Pipeline_VITIS_LOOP_375_4' (loop 'VITIS_LOOP_375_4'): Unable to schedule 'load' operation ('cl_q3', knn/knn_6.cpp:388) on array 'training_Y' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'training_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_375_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
Execute       bind -model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6_Pipeline_VITIS_LOOP_413_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
Execute       schedule -model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_413_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_413_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.
Execute       set_default_model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
Execute       bind -model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.bind.adb -f 
INFO-FLOW: Finish binding kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_Predict_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_Predict_6 
Execute       schedule -model kNN_Predict_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.532 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.656 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.61 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling kNN_Predict_6.
Execute       set_default_model kNN_Predict_6 
Execute       bind -model kNN_Predict_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.378 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.168 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 9.28 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.bind.adb -f 
Command       db_write done; 0.238 sec.
INFO-FLOW: Finish binding kNN_Predict_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kNN_PredictAll' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kNN_PredictAll 
Execute       schedule -model kNN_PredictAll 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 9.593 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.sched.adb -f 
INFO-FLOW: Finish scheduling kNN_PredictAll.
Execute       set_default_model kNN_PredictAll 
Execute       bind -model kNN_PredictAll 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.044 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.071 seconds; current allocated memory: 1.442 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 8.926 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.bind.adb -f 
INFO-FLOW: Finish binding kNN_PredictAll.
Execute       get_model_list kNN_PredictAll -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess isinf 
Execute       rtl_gen_preprocess kNN_UpdateBestCaching 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_2 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_3 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_4 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_5 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_6 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_7 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
Execute       rtl_gen_preprocess kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
Execute       rtl_gen_preprocess kNN_Predict_6 
Execute       rtl_gen_preprocess kNN_PredictAll 
INFO-FLOW: Model list for RTL generation: isinf kNN_UpdateBestCaching kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 kNN_Predict_6_Pipeline_2 kNN_Predict_6_Pipeline_3 kNN_Predict_6_Pipeline_4 kNN_Predict_6_Pipeline_5 kNN_Predict_6_Pipeline_6 kNN_Predict_6_Pipeline_7 kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 kNN_Predict_6 kNN_PredictAll
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'isinf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model isinf -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'isinf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 9.012 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl isinf -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_isinf 
Execute       gen_rtl isinf -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_isinf 
Execute       syn_report -csynth -model isinf -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/isinf_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model isinf -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/isinf_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model isinf -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model isinf -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.adb 
Execute       db_write -model isinf -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info isinf -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_UpdateBestCaching' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_UpdateBestCaching -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_UpdateBestCaching'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_UpdateBestCaching -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_UpdateBestCaching 
Execute       gen_rtl kNN_UpdateBestCaching -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_UpdateBestCaching 
Execute       syn_report -csynth -model kNN_UpdateBestCaching -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_UpdateBestCaching_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.694 sec.
Execute       syn_report -rtlxml -model kNN_UpdateBestCaching -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_UpdateBestCaching_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.347 sec.
Execute       syn_report -verbosereport -model kNN_UpdateBestCaching -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.633 sec.
Execute       db_write -model kNN_UpdateBestCaching -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.adb 
Command       db_write done; 0.493 sec.
Execute       db_write -model kNN_UpdateBestCaching -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kNN_UpdateBestCaching -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' pipeline 'VITIS_LOOP_117_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2' is 14464 from HDL expression: ((icmp_ln117_reg_46371 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_6ns_19_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13ns_14ns_27_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_613_64_1_1': 258 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_13ns_4ns_13_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6_Pipeline_VITIS_LOOP_117_2'.
Command       create_rtl_model done; 8.027 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 12.068 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
Command       gen_rtl done; 0.312 sec.
Execute       gen_rtl kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
Command       gen_rtl done; 0.283 sec.
Execute       syn_report -csynth -model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.403 sec.
Execute       syn_report -rtlxml -model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.169 sec.
Execute       syn_report -verbosereport -model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 41.121 sec.
Execute       db_write -model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.adb 
Command       db_write done; 4.38 sec.
Execute       db_write -model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 11.907 sec.
Execute       gen_tb_info kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6_Pipeline_2 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42 seconds. CPU system time: 8 seconds. Elapsed time: 76.592 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6_Pipeline_2 
Execute       gen_rtl kNN_Predict_6_Pipeline_2 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6_Pipeline_2 
Execute       syn_report -csynth -model kNN_Predict_6_Pipeline_2 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_6_Pipeline_2 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_6_Pipeline_2 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_6_Pipeline_2 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.adb 
Execute       db_write -model kNN_Predict_6_Pipeline_2 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.194 sec.
Execute       gen_tb_info kNN_Predict_6_Pipeline_2 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6_Pipeline_3 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6_Pipeline_3 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6_Pipeline_3 
Execute       gen_rtl kNN_Predict_6_Pipeline_3 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6_Pipeline_3 
Execute       syn_report -csynth -model kNN_Predict_6_Pipeline_3 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_6_Pipeline_3 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_6_Pipeline_3 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_6_Pipeline_3 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.adb 
Execute       db_write -model kNN_Predict_6_Pipeline_3 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.192 sec.
Execute       gen_tb_info kNN_Predict_6_Pipeline_3 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6_Pipeline_4 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6_Pipeline_4 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6_Pipeline_4 
Execute       gen_rtl kNN_Predict_6_Pipeline_4 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6_Pipeline_4 
Execute       syn_report -csynth -model kNN_Predict_6_Pipeline_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_6_Pipeline_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_6_Pipeline_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_6_Pipeline_4 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.adb 
Execute       db_write -model kNN_Predict_6_Pipeline_4 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.174 sec.
Execute       gen_tb_info kNN_Predict_6_Pipeline_4 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6_Pipeline_5 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6_Pipeline_5 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6_Pipeline_5 
Execute       gen_rtl kNN_Predict_6_Pipeline_5 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6_Pipeline_5 
Execute       syn_report -csynth -model kNN_Predict_6_Pipeline_5 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_6_Pipeline_5 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_6_Pipeline_5 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_6_Pipeline_5 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.adb 
Execute       db_write -model kNN_Predict_6_Pipeline_5 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.179 sec.
Execute       gen_tb_info kNN_Predict_6_Pipeline_5 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6_Pipeline_6 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6_Pipeline_6 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6_Pipeline_6 
Execute       gen_rtl kNN_Predict_6_Pipeline_6 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6_Pipeline_6 
Execute       syn_report -csynth -model kNN_Predict_6_Pipeline_6 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_6_Pipeline_6 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_6_Pipeline_6 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_6_Pipeline_6 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.adb 
Execute       db_write -model kNN_Predict_6_Pipeline_6 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.181 sec.
Execute       gen_tb_info kNN_Predict_6_Pipeline_6 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6_Pipeline_7 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6_Pipeline_7 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6_Pipeline_7 
Execute       gen_rtl kNN_Predict_6_Pipeline_7 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6_Pipeline_7 
Execute       syn_report -csynth -model kNN_Predict_6_Pipeline_7 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_6_Pipeline_7 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_6_Pipeline_7 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_6_Pipeline_7 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.adb 
Execute       db_write -model kNN_Predict_6_Pipeline_7 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.175 sec.
Execute       gen_tb_info kNN_Predict_6_Pipeline_7 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6_Pipeline_VITIS_LOOP_375_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_6_Pipeline_VITIS_LOOP_375_4' pipeline 'VITIS_LOOP_375_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6_Pipeline_VITIS_LOOP_375_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
Execute       gen_rtl kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
Execute       syn_report -csynth -model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.adb 
Execute       db_write -model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.174 sec.
Execute       gen_tb_info kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6_Pipeline_VITIS_LOOP_413_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kNN_Predict_6_Pipeline_VITIS_LOOP_413_5' pipeline 'VITIS_LOOP_413_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6_Pipeline_VITIS_LOOP_413_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
Execute       gen_rtl kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
Execute       syn_report -csynth -model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.adb 
Execute       db_write -model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.187 sec.
Execute       gen_tb_info kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_Predict_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_Predict_6 -top_prefix kNN_PredictAll_ -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'kNN_Predict_6' is 16519 from HDL expression: (1'b1 == ap_CS_fsm_state134)
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_6ns_17_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_Predict_6'.
Command       create_rtl_model done; 0.417 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_Predict_6 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll_kNN_Predict_6 
Execute       gen_rtl kNN_Predict_6 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll_kNN_Predict_6 
Execute       syn_report -csynth -model kNN_Predict_6 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.443 sec.
Execute       syn_report -rtlxml -model kNN_Predict_6 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_Predict_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.212 sec.
Execute       syn_report -verbosereport -model kNN_Predict_6 -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 9.522 sec.
Execute       db_write -model kNN_Predict_6 -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.adb 
Command       db_write done; 0.48 sec.
Execute       db_write -model kNN_Predict_6 -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.255 sec.
Execute       gen_tb_info kNN_Predict_6 -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kNN_PredictAll' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kNN_PredictAll -top_prefix  -sub_prefix kNN_PredictAll_ -mg_file C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_X_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/training_Y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/testing_X' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/testing_Y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/min' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kNN_PredictAll/max' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kNN_PredictAll' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kNN_PredictAll'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 12.752 seconds; current allocated memory: 1.442 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       gen_rtl kNN_PredictAll -istop -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/vhdl/kNN_PredictAll 
Execute       gen_rtl kNN_PredictAll -istop -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/verilog/kNN_PredictAll 
Execute       syn_report -csynth -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_PredictAll_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/kNN_PredictAll_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 8.833 sec.
Execute       db_write -model kNN_PredictAll -f -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.adb 
Execute       db_write -model kNN_PredictAll -bindview -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.183 sec.
Execute       gen_tb_info kNN_PredictAll -p C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll 
Execute       export_constraint_db -f -tool general -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.constraint.tcl 
Execute       syn_report -designview -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.design.xml 
Command       syn_report done; 3.569 sec.
Execute       syn_report -csynthDesign -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kNN_PredictAll -o C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks kNN_PredictAll 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain kNN_PredictAll 
INFO-FLOW: Model list for RTL component generation: isinf kNN_UpdateBestCaching kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 kNN_Predict_6_Pipeline_2 kNN_Predict_6_Pipeline_3 kNN_Predict_6_Pipeline_4 kNN_Predict_6_Pipeline_5 kNN_Predict_6_Pipeline_6 kNN_Predict_6_Pipeline_7 kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 kNN_Predict_6 kNN_PredictAll
INFO-FLOW: Handling components in module [isinf] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_0.
INFO-FLOW: Append model kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_0
INFO-FLOW: Handling components in module [kNN_UpdateBestCaching] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.compgen.tcl 
INFO-FLOW: Handling components in module [kNN_Predict_6_Pipeline_VITIS_LOOP_117_2] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component kNN_PredictAll_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model kNN_PredictAll_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Found component kNN_PredictAll_urem_13ns_4ns_13_17_1.
INFO-FLOW: Append model kNN_PredictAll_urem_13ns_4ns_13_17_1
INFO-FLOW: Found component kNN_PredictAll_mux_613_64_1_1.
INFO-FLOW: Append model kNN_PredictAll_mux_613_64_1_1
INFO-FLOW: Found component kNN_PredictAll_mul_mul_13ns_14ns_27_4_1.
INFO-FLOW: Append model kNN_PredictAll_mul_mul_13ns_14ns_27_4_1
INFO-FLOW: Found component kNN_PredictAll_mul_mul_11ns_6ns_19_4_1.
INFO-FLOW: Append model kNN_PredictAll_mul_mul_11ns_6ns_19_4_1
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_6_Pipeline_2] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_6_Pipeline_3] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_6_Pipeline_4] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_6_Pipeline_5] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_6_Pipeline_6] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_6_Pipeline_7] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_6_Pipeline_VITIS_LOOP_375_4] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_6_Pipeline_VITIS_LOOP_413_5] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kNN_Predict_6] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.compgen.tcl 
INFO-FLOW: Found component kNN_PredictAll_mul_mul_11ns_6ns_17_4_1.
INFO-FLOW: Append model kNN_PredictAll_mul_mul_11ns_6ns_17_4_1
INFO-FLOW: Found component kNN_PredictAll_kNN_Predict_6_bestPointsIdx_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model kNN_PredictAll_kNN_Predict_6_bestPointsIdx_0_RAM_AUTO_1R1W
INFO-FLOW: Found component kNN_PredictAll_kNN_Predict_6_bestDistances_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model kNN_PredictAll_kNN_Predict_6_bestDistances_0_RAM_AUTO_1R1W
INFO-FLOW: Found component kNN_PredictAll_kNN_Predict_6_histogram_q0_RAM_AUTO_1R1W.
INFO-FLOW: Append model kNN_PredictAll_kNN_Predict_6_histogram_q0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [kNN_PredictAll] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.compgen.tcl 
INFO-FLOW: Append model isinf
INFO-FLOW: Append model kNN_UpdateBestCaching
INFO-FLOW: Append model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2
INFO-FLOW: Append model kNN_Predict_6_Pipeline_2
INFO-FLOW: Append model kNN_Predict_6_Pipeline_3
INFO-FLOW: Append model kNN_Predict_6_Pipeline_4
INFO-FLOW: Append model kNN_Predict_6_Pipeline_5
INFO-FLOW: Append model kNN_Predict_6_Pipeline_6
INFO-FLOW: Append model kNN_Predict_6_Pipeline_7
INFO-FLOW: Append model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4
INFO-FLOW: Append model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5
INFO-FLOW: Append model kNN_Predict_6
INFO-FLOW: Append model kNN_PredictAll
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_0 kNN_PredictAll_dadddsub_64ns_64ns_64_5_full_dsp_1 kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1 kNN_PredictAll_ddiv_64ns_64ns_64_22_no_dsp_1 kNN_PredictAll_urem_13ns_4ns_13_17_1 kNN_PredictAll_mux_613_64_1_1 kNN_PredictAll_mul_mul_13ns_14ns_27_4_1 kNN_PredictAll_mul_mul_11ns_6ns_19_4_1 kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_flow_control_loop_pipe_sequential_init kNN_PredictAll_mul_mul_11ns_6ns_17_4_1 kNN_PredictAll_kNN_Predict_6_bestPointsIdx_0_RAM_AUTO_1R1W kNN_PredictAll_kNN_Predict_6_bestDistances_0_RAM_AUTO_1R1W kNN_PredictAll_kNN_Predict_6_histogram_q0_RAM_AUTO_1R1W isinf kNN_UpdateBestCaching kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 kNN_Predict_6_Pipeline_2 kNN_Predict_6_Pipeline_3 kNN_Predict_6_Pipeline_4 kNN_Predict_6_Pipeline_5 kNN_Predict_6_Pipeline_6 kNN_Predict_6_Pipeline_7 kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 kNN_Predict_6 kNN_PredictAll
INFO-FLOW: Generating C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_0
INFO-FLOW: To file: write model kNN_PredictAll_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model kNN_PredictAll_urem_13ns_4ns_13_17_1
INFO-FLOW: To file: write model kNN_PredictAll_mux_613_64_1_1
INFO-FLOW: To file: write model kNN_PredictAll_mul_mul_13ns_14ns_27_4_1
INFO-FLOW: To file: write model kNN_PredictAll_mul_mul_11ns_6ns_19_4_1
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kNN_PredictAll_mul_mul_11ns_6ns_17_4_1
INFO-FLOW: To file: write model kNN_PredictAll_kNN_Predict_6_bestPointsIdx_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kNN_PredictAll_kNN_Predict_6_bestDistances_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kNN_PredictAll_kNN_Predict_6_histogram_q0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model isinf
INFO-FLOW: To file: write model kNN_UpdateBestCaching
INFO-FLOW: To file: write model kNN_Predict_6_Pipeline_VITIS_LOOP_117_2
INFO-FLOW: To file: write model kNN_Predict_6_Pipeline_2
INFO-FLOW: To file: write model kNN_Predict_6_Pipeline_3
INFO-FLOW: To file: write model kNN_Predict_6_Pipeline_4
INFO-FLOW: To file: write model kNN_Predict_6_Pipeline_5
INFO-FLOW: To file: write model kNN_Predict_6_Pipeline_6
INFO-FLOW: To file: write model kNN_Predict_6_Pipeline_7
INFO-FLOW: To file: write model kNN_Predict_6_Pipeline_VITIS_LOOP_375_4
INFO-FLOW: To file: write model kNN_Predict_6_Pipeline_VITIS_LOOP_413_5
INFO-FLOW: To file: write model kNN_Predict_6
INFO-FLOW: To file: write model kNN_PredictAll
INFO-FLOW: Generating C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/vlog' tclDir='C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db' modelList='kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_0
kNN_PredictAll_dadddsub_64ns_64ns_64_5_full_dsp_1
kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1
kNN_PredictAll_ddiv_64ns_64ns_64_22_no_dsp_1
kNN_PredictAll_urem_13ns_4ns_13_17_1
kNN_PredictAll_mux_613_64_1_1
kNN_PredictAll_mul_mul_13ns_14ns_27_4_1
kNN_PredictAll_mul_mul_11ns_6ns_19_4_1
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_mul_mul_11ns_6ns_17_4_1
kNN_PredictAll_kNN_Predict_6_bestPointsIdx_0_RAM_AUTO_1R1W
kNN_PredictAll_kNN_Predict_6_bestDistances_0_RAM_AUTO_1R1W
kNN_PredictAll_kNN_Predict_6_histogram_q0_RAM_AUTO_1R1W
isinf
kNN_UpdateBestCaching
kNN_Predict_6_Pipeline_VITIS_LOOP_117_2
kNN_Predict_6_Pipeline_2
kNN_Predict_6_Pipeline_3
kNN_Predict_6_Pipeline_4
kNN_Predict_6_Pipeline_5
kNN_Predict_6_Pipeline_6
kNN_Predict_6_Pipeline_7
kNN_Predict_6_Pipeline_VITIS_LOOP_375_4
kNN_Predict_6_Pipeline_VITIS_LOOP_413_5
kNN_Predict_6
kNN_PredictAll
' expOnly='0'
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kNN_PredictAll_kNN_Predict_6_bestPointsIdx_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kNN_PredictAll_kNN_Predict_6_bestDistances_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'kNN_PredictAll_kNN_Predict_6_histogram_q0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 13.207 seconds; current allocated memory: 1.442 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kNN_PredictAll_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name isinf
INFO-FLOW: No bind nodes found for module_name kNN_UpdateBestCaching
INFO-FLOW: Done: create_csynth_xml bind info time: 0.7 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_0
kNN_PredictAll_dadddsub_64ns_64ns_64_5_full_dsp_1
kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1
kNN_PredictAll_ddiv_64ns_64ns_64_22_no_dsp_1
kNN_PredictAll_urem_13ns_4ns_13_17_1
kNN_PredictAll_mux_613_64_1_1
kNN_PredictAll_mul_mul_13ns_14ns_27_4_1
kNN_PredictAll_mul_mul_11ns_6ns_19_4_1
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_flow_control_loop_pipe_sequential_init
kNN_PredictAll_mul_mul_11ns_6ns_17_4_1
kNN_PredictAll_kNN_Predict_6_bestPointsIdx_0_RAM_AUTO_1R1W
kNN_PredictAll_kNN_Predict_6_bestDistances_0_RAM_AUTO_1R1W
kNN_PredictAll_kNN_Predict_6_histogram_q0_RAM_AUTO_1R1W
isinf
kNN_UpdateBestCaching
kNN_Predict_6_Pipeline_VITIS_LOOP_117_2
kNN_Predict_6_Pipeline_2
kNN_Predict_6_Pipeline_3
kNN_Predict_6_Pipeline_4
kNN_Predict_6_Pipeline_5
kNN_Predict_6_Pipeline_6
kNN_Predict_6_Pipeline_7
kNN_Predict_6_Pipeline_VITIS_LOOP_375_4
kNN_Predict_6_Pipeline_VITIS_LOOP_413_5
kNN_Predict_6
kNN_PredictAll
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/isinf.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_UpdateBestCaching.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_117_2.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_2.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_3.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_4.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_5.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_6.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_7.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_375_4.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6_Pipeline_VITIS_LOOP_413_5.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_Predict_6.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/kNN_PredictAll.constraint.tcl 
Execute       sc_get_clocks kNN_PredictAll 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_dcmp_64ns_64ns_1_2_no_dsp_0_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/kNNChunkInstantiation/knn_vitis/solution1/impl/misc/kNN_PredictAll_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST kNN_PredictAll MODULE2INSTS {kNN_PredictAll kNN_PredictAll kNN_Predict_6 grp_kNN_Predict_6_fu_82 kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 grp_kNN_Predict_6_Pipeline_VITIS_LOOP_117_2_fu_2242 isinf {grp_isinf_fu_18248 grp_isinf_fu_18253} kNN_UpdateBestCaching {grp_kNN_UpdateBestCaching_fu_18258 grp_kNN_UpdateBestCaching_fu_18270 grp_kNN_UpdateBestCaching_fu_18282 grp_kNN_UpdateBestCaching_fu_18294 grp_kNN_UpdateBestCaching_fu_18306 grp_kNN_UpdateBestCaching_fu_18318} kNN_Predict_6_Pipeline_2 grp_kNN_Predict_6_Pipeline_2_fu_2538 kNN_Predict_6_Pipeline_3 grp_kNN_Predict_6_Pipeline_3_fu_2543 kNN_Predict_6_Pipeline_4 grp_kNN_Predict_6_Pipeline_4_fu_2548 kNN_Predict_6_Pipeline_5 grp_kNN_Predict_6_Pipeline_5_fu_2553 kNN_Predict_6_Pipeline_6 grp_kNN_Predict_6_Pipeline_6_fu_2558 kNN_Predict_6_Pipeline_7 grp_kNN_Predict_6_Pipeline_7_fu_2563 kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 grp_kNN_Predict_6_Pipeline_VITIS_LOOP_375_4_fu_2568 kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 grp_kNN_Predict_6_Pipeline_VITIS_LOOP_413_5_fu_2592} INST2MODULE {kNN_PredictAll kNN_PredictAll grp_kNN_Predict_6_fu_82 kNN_Predict_6 grp_kNN_Predict_6_Pipeline_VITIS_LOOP_117_2_fu_2242 kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 grp_isinf_fu_18248 isinf grp_isinf_fu_18253 isinf grp_kNN_UpdateBestCaching_fu_18258 kNN_UpdateBestCaching grp_kNN_UpdateBestCaching_fu_18270 kNN_UpdateBestCaching grp_kNN_UpdateBestCaching_fu_18282 kNN_UpdateBestCaching grp_kNN_UpdateBestCaching_fu_18294 kNN_UpdateBestCaching grp_kNN_UpdateBestCaching_fu_18306 kNN_UpdateBestCaching grp_kNN_UpdateBestCaching_fu_18318 kNN_UpdateBestCaching grp_kNN_Predict_6_Pipeline_2_fu_2538 kNN_Predict_6_Pipeline_2 grp_kNN_Predict_6_Pipeline_3_fu_2543 kNN_Predict_6_Pipeline_3 grp_kNN_Predict_6_Pipeline_4_fu_2548 kNN_Predict_6_Pipeline_4 grp_kNN_Predict_6_Pipeline_5_fu_2553 kNN_Predict_6_Pipeline_5 grp_kNN_Predict_6_Pipeline_6_fu_2558 kNN_Predict_6_Pipeline_6 grp_kNN_Predict_6_Pipeline_7_fu_2563 kNN_Predict_6_Pipeline_7 grp_kNN_Predict_6_Pipeline_VITIS_LOOP_375_4_fu_2568 kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 grp_kNN_Predict_6_Pipeline_VITIS_LOOP_413_5_fu_2592 kNN_Predict_6_Pipeline_VITIS_LOOP_413_5} INSTDATA {kNN_PredictAll {DEPTH 1 CHILDREN grp_kNN_Predict_6_fu_82} grp_kNN_Predict_6_fu_82 {DEPTH 2 CHILDREN {grp_kNN_Predict_6_Pipeline_VITIS_LOOP_117_2_fu_2242 grp_kNN_Predict_6_Pipeline_2_fu_2538 grp_kNN_Predict_6_Pipeline_3_fu_2543 grp_kNN_Predict_6_Pipeline_4_fu_2548 grp_kNN_Predict_6_Pipeline_5_fu_2553 grp_kNN_Predict_6_Pipeline_6_fu_2558 grp_kNN_Predict_6_Pipeline_7_fu_2563 grp_kNN_Predict_6_Pipeline_VITIS_LOOP_375_4_fu_2568 grp_kNN_Predict_6_Pipeline_VITIS_LOOP_413_5_fu_2592}} grp_kNN_Predict_6_Pipeline_VITIS_LOOP_117_2_fu_2242 {DEPTH 3 CHILDREN {grp_isinf_fu_18248 grp_isinf_fu_18253 grp_kNN_UpdateBestCaching_fu_18258 grp_kNN_UpdateBestCaching_fu_18270 grp_kNN_UpdateBestCaching_fu_18282 grp_kNN_UpdateBestCaching_fu_18294 grp_kNN_UpdateBestCaching_fu_18306 grp_kNN_UpdateBestCaching_fu_18318}} grp_isinf_fu_18248 {DEPTH 4 CHILDREN {}} grp_isinf_fu_18253 {DEPTH 4 CHILDREN {}} grp_kNN_UpdateBestCaching_fu_18258 {DEPTH 4 CHILDREN {}} grp_kNN_UpdateBestCaching_fu_18270 {DEPTH 4 CHILDREN {}} grp_kNN_UpdateBestCaching_fu_18282 {DEPTH 4 CHILDREN {}} grp_kNN_UpdateBestCaching_fu_18294 {DEPTH 4 CHILDREN {}} grp_kNN_UpdateBestCaching_fu_18306 {DEPTH 4 CHILDREN {}} grp_kNN_UpdateBestCaching_fu_18318 {DEPTH 4 CHILDREN {}} grp_kNN_Predict_6_Pipeline_2_fu_2538 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_6_Pipeline_3_fu_2543 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_6_Pipeline_4_fu_2548 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_6_Pipeline_5_fu_2553 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_6_Pipeline_6_fu_2558 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_6_Pipeline_7_fu_2563 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_6_Pipeline_VITIS_LOOP_375_4_fu_2568 {DEPTH 3 CHILDREN {}} grp_kNN_Predict_6_Pipeline_VITIS_LOOP_413_5_fu_2592 {DEPTH 3 CHILDREN {}}} MODULEDATA {kNN_Predict_6_Pipeline_VITIS_LOOP_117_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next99_fu_27335_p2 SOURCE {} VARIABLE indvars_iv_next99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_17_fu_27382_p2 SOURCE {} VARIABLE empty_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE {} VARIABLE sub1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13ns_14ns_27_4_1_U311 SOURCE {} VARIABLE mul50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_19_4_1_U314 SOURCE knn/knn_6.cpp:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_27315_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_1_fu_27340_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_2_fu_27355_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_3_fu_27387_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_4_fu_27418_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_5_fu_27461_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_6_fu_27504_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_7_fu_27547_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_8_fu_27580_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_9_fu_27607_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_10_fu_27670_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_11_fu_28432_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_12_fu_28656_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_13_fu_28768_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_14_fu_28986_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_15_fu_29210_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_16_fu_29434_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_17_fu_29658_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_18_fu_29882_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_19_fu_30216_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_20_fu_30442_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_21_fu_30780_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_22_fu_31004_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_23_fu_31340_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_24_fu_31676_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_25_fu_32017_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_26_fu_32359_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_27_fu_32700_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_28_fu_33041_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_29_fu_33383_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_30_fu_33723_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_31_fu_34065_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_32_fu_34406_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_33_fu_34747_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_34_fu_35089_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_35_fu_35429_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_36_fu_35771_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_37_fu_36112_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_38_fu_36453_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_39_fu_36795_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_40_fu_37135_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_41_fu_37477_p2 SOURCE knn/knn_6.cpp:191 VARIABLE add_ln191_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13ns_14ns_27_4_1_U312 SOURCE {} VARIABLE mul47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_19_4_1_U315 SOURCE knn/knn_6.cpp:192 VARIABLE mul_ln192 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_27433_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_1_fu_27476_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_2_fu_27519_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_3_fu_27562_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_4_fu_27622_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_5_fu_27640_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_6_fu_28447_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_7_fu_28544_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_8_fu_28783_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_9_fu_29001_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_10_fu_29225_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_11_fu_29449_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_12_fu_29673_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_13_fu_29897_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_14_fu_30100_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_15_fu_30457_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_16_fu_30666_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_17_fu_31019_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_18_fu_31228_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_19_fu_31564_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_20_fu_31905_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_21_fu_32247_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_22_fu_32588_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_23_fu_32929_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_24_fu_33271_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_25_fu_33611_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_26_fu_33953_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_27_fu_34294_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_28_fu_34635_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_29_fu_34977_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_30_fu_35317_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_31_fu_35659_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_32_fu_36000_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_33_fu_36341_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_34_fu_36683_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_35_fu_37023_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_36_fu_37365_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_37_fu_37706_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_38_fu_38047_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_39_fu_38276_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_40_fu_38617_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_41_fu_38846_p2 SOURCE knn/knn_6.cpp:192 VARIABLE add_ln192_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13ns_14ns_27_4_1_U313 SOURCE {} VARIABLE mul44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_19_4_1_U316 SOURCE knn/knn_6.cpp:193 VARIABLE mul_ln193 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_27655_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_27685_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_2_fu_28559_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_3_fu_28671_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_4_fu_28880_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_5_fu_29098_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_6_fu_29322_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_7_fu_29546_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_8_fu_29770_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_9_fu_30115_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_10_fu_30328_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_11_fu_30681_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_12_fu_30892_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_13_fu_31243_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_14_fu_31579_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_15_fu_31920_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_16_fu_32262_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_17_fu_32603_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_18_fu_32944_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_19_fu_33286_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_20_fu_33626_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_21_fu_33968_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_22_fu_34309_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_23_fu_34650_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_24_fu_34992_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_25_fu_35332_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_26_fu_35674_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_27_fu_36015_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_28_fu_36356_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_29_fu_36698_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_30_fu_37038_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_31_fu_37380_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_32_fu_37721_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_33_fu_37930_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_34_fu_38291_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_35_fu_38500_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_36_fu_38861_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_37_fu_39070_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_38_fu_39299_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_39_fu_39528_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_40_fu_39758_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_41_fu_39986_p2 SOURCE knn/knn_6.cpp:193 VARIABLE add_ln193_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13ns_14ns_27_4_1_U317 SOURCE {} VARIABLE mul41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_19_4_1_U320 SOURCE knn/knn_6.cpp:194 VARIABLE mul_ln194 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_29113_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_1_fu_29337_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_2_fu_29561_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_3_fu_29785_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_4_fu_29994_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_5_fu_30343_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_6_fu_30554_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_7_fu_30907_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_8_fu_31116_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_9_fu_31446_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_10_fu_31788_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_11_fu_32129_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_12_fu_32471_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_13_fu_32812_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_14_fu_33153_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_15_fu_33495_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_16_fu_33835_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_17_fu_34177_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_18_fu_34518_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_19_fu_34859_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_20_fu_35201_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_21_fu_35541_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_22_fu_35883_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_23_fu_36224_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_24_fu_36565_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_25_fu_36907_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_26_fu_37247_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_27_fu_37589_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_28_fu_37945_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_29_fu_38159_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_30_fu_38515_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_31_fu_38729_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_32_fu_39085_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_33_fu_39314_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_34_fu_39543_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_35_fu_39773_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_36_fu_40001_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_37_fu_40216_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_38_fu_40333_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_39_fu_40560_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_40_fu_40678_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_41_fu_40906_p2 SOURCE knn/knn_6.cpp:194 VARIABLE add_ln194_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13ns_14ns_27_4_1_U318 SOURCE {} VARIABLE mul38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_19_4_1_U321 SOURCE knn/knn_6.cpp:195 VARIABLE mul_ln195 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_30231_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_1_fu_30569_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_2_fu_30795_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_3_fu_31131_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_4_fu_31461_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_5_fu_31803_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_6_fu_32144_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_7_fu_32486_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_8_fu_32827_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_9_fu_33168_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_10_fu_33510_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_11_fu_33850_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_12_fu_34192_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_13_fu_34533_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_14_fu_34874_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_15_fu_35216_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_16_fu_35556_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_17_fu_35898_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_18_fu_36239_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_19_fu_36580_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_20_fu_36922_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_21_fu_37262_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_22_fu_37604_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_23_fu_37818_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_24_fu_38174_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_25_fu_38388_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_26_fu_38744_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_27_fu_38958_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_28_fu_39187_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_29_fu_39416_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_30_fu_39646_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_31_fu_39874_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_32_fu_40104_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_33_fu_40348_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_34_fu_40448_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_35_fu_40693_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_36_fu_40794_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_37_fu_41020_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_38_fu_41132_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_39_fu_41244_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_40_fu_41356_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_41_fu_41468_p2 SOURCE knn/knn_6.cpp:195 VARIABLE add_ln195_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_13ns_14ns_27_4_1_U319 SOURCE {} VARIABLE mul36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_19_4_1_U322 SOURCE knn/knn_6.cpp:196 VARIABLE mul_ln196 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_31691_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_1_fu_32032_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_2_fu_32374_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_3_fu_32715_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_4_fu_33056_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_5_fu_33398_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_6_fu_33738_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_7_fu_34080_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_8_fu_34421_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_9_fu_34762_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_10_fu_35104_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_11_fu_35444_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_12_fu_35786_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_13_fu_36127_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_14_fu_36468_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_15_fu_36810_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_16_fu_37150_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_17_fu_37492_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_18_fu_37833_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_19_fu_38062_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_20_fu_38403_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_21_fu_38632_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_22_fu_38973_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_23_fu_39202_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_24_fu_39431_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_25_fu_39661_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_26_fu_39889_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_27_fu_40119_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_28_fu_40231_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_29_fu_40463_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_30_fu_40575_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_31_fu_40809_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_32_fu_40921_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_33_fu_41035_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_34_fu_41147_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_35_fu_41259_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_36_fu_41371_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_37_fu_41483_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_38_fu_41580_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_39_fu_41595_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_40_fu_41692_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_41_fu_41707_p2 SOURCE knn/knn_6.cpp:196 VARIABLE add_ln196_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:176 VARIABLE sub LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:177 VARIABLE sub2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:178 VARIABLE sub3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:179 VARIABLE sub4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:180 VARIABLE sub5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:181 VARIABLE sub6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:206 VARIABLE mul LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:207 VARIABLE mul1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:208 VARIABLE mul2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:209 VARIABLE mul3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:210 VARIABLE mul4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:221 VARIABLE mul6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:222 VARIABLE mul7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:223 VARIABLE mul8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:224 VARIABLE mul9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:225 VARIABLE mul10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:226 VARIABLE mul11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:236 VARIABLE mul12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:237 VARIABLE mul13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:238 VARIABLE mul14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:240 VARIABLE mul16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:241 VARIABLE mul17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:251 VARIABLE mul18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:252 VARIABLE mul19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:255 VARIABLE mul22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:256 VARIABLE mul23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:266 VARIABLE mul24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:270 VARIABLE mul28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:271 VARIABLE mul29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:282 VARIABLE mul31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:285 VARIABLE mul34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:286 VARIABLE mul35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:176 VARIABLE sub_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:206 VARIABLE mul_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:176 VARIABLE sub_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:206 VARIABLE mul_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:176 VARIABLE sub_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:206 VARIABLE mul_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:176 VARIABLE sub_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:206 VARIABLE mul_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:176 VARIABLE sub_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:176 VARIABLE sub_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:176 VARIABLE sub_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:176 VARIABLE sub_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:176 VARIABLE sub_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:176 VARIABLE sub_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:176 VARIABLE sub_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:176 VARIABLE sub_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:176 VARIABLE sub_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:176 VARIABLE sub_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:176 VARIABLE sub_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:176 VARIABLE sub_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:176 VARIABLE sub_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:176 VARIABLE sub_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:176 VARIABLE sub_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:176 VARIABLE sub_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:176 VARIABLE sub_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:176 VARIABLE sub_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:176 VARIABLE sub_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:206 VARIABLE mul_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:176 VARIABLE sub_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:176 VARIABLE sub_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:176 VARIABLE sub_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:176 VARIABLE sub_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:176 VARIABLE sub_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:176 VARIABLE sub_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:176 VARIABLE sub_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:176 VARIABLE sub_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:176 VARIABLE sub_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:176 VARIABLE sub_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:176 VARIABLE sub_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:176 VARIABLE sub_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:176 VARIABLE sub_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:176 VARIABLE sub_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:206 VARIABLE mul_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:176 VARIABLE sub_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:206 VARIABLE mul_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:176 VARIABLE sub_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:206 VARIABLE mul_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:176 VARIABLE sub_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U11 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U12 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U13 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U14 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:206 VARIABLE mul_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U15 SOURCE knn/knn_6.cpp:176 VARIABLE sub_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:206 VARIABLE mul_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U16 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U17 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U18 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:176 VARIABLE sub_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:176 VARIABLE q0_feat_3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:177 VARIABLE sub2_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:177 VARIABLE q1_feat_3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:178 VARIABLE sub3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:178 VARIABLE q2_feat_3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:179 VARIABLE sub4_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:179 VARIABLE q3_feat_3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:180 VARIABLE sub5_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U47 SOURCE knn/knn_6.cpp:180 VARIABLE q4_feat_3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:181 VARIABLE sub6_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U48 SOURCE knn/knn_6.cpp:181 VARIABLE q5_feat_3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:199 VARIABLE diff_q0_t0_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:200 VARIABLE diff_q1_t1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:201 VARIABLE diff_q2_t2_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:202 VARIABLE diff_q3_t3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:203 VARIABLE diff_q4_t4_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U19 SOURCE knn/knn_6.cpp:204 VARIABLE diff_q5_t5_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:206 VARIABLE mul_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:206 VARIABLE distance_q0_t0_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:207 VARIABLE mul1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:207 VARIABLE distance_q1_t1_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:208 VARIABLE mul2_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:208 VARIABLE distance_q2_t2_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:209 VARIABLE mul3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:209 VARIABLE distance_q3_t3_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:210 VARIABLE mul4_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:210 VARIABLE distance_q4_t4_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE knn/knn_6.cpp:211 VARIABLE mul5_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:211 VARIABLE distance_q5_t5_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:214 VARIABLE diff_q0_t1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:215 VARIABLE diff_q1_t2_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:216 VARIABLE diff_q2_t3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:217 VARIABLE diff_q3_t4_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U20 SOURCE knn/knn_6.cpp:218 VARIABLE diff_q4_t5_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:219 VARIABLE diff_q5_t0_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:221 VARIABLE mul6_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:221 VARIABLE distance_q0_t1_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:222 VARIABLE mul7_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:222 VARIABLE distance_q1_t2_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:223 VARIABLE mul8_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:223 VARIABLE distance_q2_t3_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:224 VARIABLE mul9_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:224 VARIABLE distance_q3_t4_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE knn/knn_6.cpp:225 VARIABLE mul10_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:225 VARIABLE distance_q4_t5_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:226 VARIABLE mul11_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:226 VARIABLE distance_q5_t0_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:229 VARIABLE diff_q0_t2_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:230 VARIABLE diff_q1_t3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:231 VARIABLE diff_q2_t4_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U21 SOURCE knn/knn_6.cpp:232 VARIABLE diff_q3_t5_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:233 VARIABLE diff_q4_t0_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:234 VARIABLE diff_q5_t1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:236 VARIABLE mul12_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:236 VARIABLE distance_q0_t2_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:237 VARIABLE mul13_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:237 VARIABLE distance_q1_t3_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:238 VARIABLE mul14_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:238 VARIABLE distance_q2_t4_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U42 SOURCE knn/knn_6.cpp:239 VARIABLE mul15_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:239 VARIABLE distance_q3_t5_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:240 VARIABLE mul16_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:240 VARIABLE distance_q4_t0_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:241 VARIABLE mul17_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:241 VARIABLE distance_q5_t1_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:244 VARIABLE diff_q0_t3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:245 VARIABLE diff_q1_t4_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U22 SOURCE knn/knn_6.cpp:246 VARIABLE diff_q2_t5_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:247 VARIABLE diff_q3_t0_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:248 VARIABLE diff_q4_t1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:249 VARIABLE diff_q5_t2_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:251 VARIABLE mul18_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:251 VARIABLE distance_q0_t3_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:252 VARIABLE mul19_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U25 SOURCE knn/knn_6.cpp:252 VARIABLE distance_q1_t4_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U43 SOURCE knn/knn_6.cpp:253 VARIABLE mul20_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U27 SOURCE knn/knn_6.cpp:253 VARIABLE distance_q2_t5_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:254 VARIABLE mul21_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:254 VARIABLE distance_q3_t0_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:255 VARIABLE mul22_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U30 SOURCE knn/knn_6.cpp:255 VARIABLE distance_q4_t1_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:256 VARIABLE mul23_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U31 SOURCE knn/knn_6.cpp:256 VARIABLE distance_q5_t2_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:259 VARIABLE diff_q0_t4_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U23 SOURCE knn/knn_6.cpp:260 VARIABLE diff_q1_t5_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:261 VARIABLE diff_q2_t0_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:262 VARIABLE diff_q3_t1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:263 VARIABLE diff_q4_t2_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:264 VARIABLE diff_q5_t3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:266 VARIABLE mul24_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U26 SOURCE knn/knn_6.cpp:266 VARIABLE distance_q0_t4_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U44 SOURCE knn/knn_6.cpp:267 VARIABLE mul25_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U28 SOURCE knn/knn_6.cpp:267 VARIABLE distance_q1_t5_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:268 VARIABLE mul26_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:268 VARIABLE distance_q2_t0_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:269 VARIABLE mul27_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U32 SOURCE knn/knn_6.cpp:269 VARIABLE distance_q3_t1_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:270 VARIABLE mul28_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U33 SOURCE knn/knn_6.cpp:270 VARIABLE distance_q4_t2_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:271 VARIABLE mul29_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:271 VARIABLE distance_q5_t3_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U24 SOURCE knn/knn_6.cpp:274 VARIABLE diff_q0_t5_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:275 VARIABLE diff_q1_t0_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:276 VARIABLE diff_q2_t1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:277 VARIABLE diff_q3_t2_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:278 VARIABLE diff_q4_t3_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:279 VARIABLE diff_q5_t4_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U45 SOURCE knn/knn_6.cpp:281 VARIABLE mul30_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:281 VARIABLE distance_q0_t5_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:282 VARIABLE mul31_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:282 VARIABLE distance_q1_t0_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:283 VARIABLE mul32_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:283 VARIABLE distance_q2_t1_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:284 VARIABLE mul33_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U35 SOURCE knn/knn_6.cpp:284 VARIABLE distance_q3_t2_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:285 VARIABLE mul34_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U34 SOURCE knn/knn_6.cpp:285 VARIABLE distance_q4_t3_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U46 SOURCE knn/knn_6.cpp:286 VARIABLE mul35_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U29 SOURCE knn/knn_6.cpp:286 VARIABLE distance_q5_t4_1_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}}} AREA {DSP 211 BRAM 0 URAM 0}} kNN_Predict_6_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_58_p2 SOURCE {} VARIABLE empty_78 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_6_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_76_fu_58_p2 SOURCE {} VARIABLE empty_76 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_6_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_58_p2 SOURCE {} VARIABLE empty_74 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_6_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_58_p2 SOURCE {} VARIABLE empty_72 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_6_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_58_p2 SOURCE {} VARIABLE empty_70 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_6_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_58_p2 SOURCE {} VARIABLE empty_68 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_6_Pipeline_VITIS_LOOP_375_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_403_p2 SOURCE knn/knn_6.cpp:375 VARIABLE add_ln375 LOOP VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME histogram_q0_d0 SOURCE knn/knn_6.cpp:392 VARIABLE add_ln392 LOOP VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME histogram_q1_d0 SOURCE knn/knn_6.cpp:393 VARIABLE add_ln393 LOOP VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME histogram_q2_d0 SOURCE knn/knn_6.cpp:394 VARIABLE add_ln394 LOOP VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME histogram_q3_d0 SOURCE knn/knn_6.cpp:395 VARIABLE add_ln395 LOOP VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME histogram_q4_d0 SOURCE knn/knn_6.cpp:396 VARIABLE add_ln396 LOOP VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME histogram_q5_d0 SOURCE knn/knn_6.cpp:397 VARIABLE add_ln397 LOOP VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_6_Pipeline_VITIS_LOOP_413_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_300_p2 SOURCE knn/knn_6.cpp:413 VARIABLE i LOOP VITIS_LOOP_413_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kNN_Predict_6 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U639 SOURCE knn/knn_6.cpp:173 VARIABLE mul_ln173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_2647_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_2658_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_2_fu_2669_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_3_fu_2680_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_4_fu_2691_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_5_fu_2702_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_6_fu_2713_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_7_fu_2724_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_8_fu_2735_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_9_fu_2746_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_10_fu_2757_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_11_fu_2768_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_12_fu_2779_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_13_fu_2790_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_14_fu_2801_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_15_fu_2812_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_16_fu_2823_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_17_fu_2834_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_18_fu_2845_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_19_fu_2856_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_20_fu_2867_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_21_fu_2878_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_22_fu_2889_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_23_fu_2900_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_24_fu_2911_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_25_fu_2922_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_26_fu_2933_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_27_fu_2944_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_28_fu_2955_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_29_fu_2966_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_30_fu_2977_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_31_fu_2988_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_32_fu_2999_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_33_fu_3010_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_34_fu_3021_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_35_fu_3032_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_36_fu_3043_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_37_fu_3054_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_38_fu_3065_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_39_fu_3076_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_40_fu_3087_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_41_fu_3098_p2 SOURCE knn/knn_6.cpp:173 VARIABLE add_ln173_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U640 SOURCE knn/knn_6.cpp:172 VARIABLE mul_ln172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_3119_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_3130_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_2_fu_3141_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_3_fu_3152_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_4_fu_3163_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_5_fu_3174_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_6_fu_3185_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_7_fu_3196_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_8_fu_3207_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_9_fu_3218_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_10_fu_3229_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_11_fu_3240_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_12_fu_3251_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_13_fu_3262_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_14_fu_3273_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_15_fu_3284_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_16_fu_3295_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_17_fu_3306_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_18_fu_3317_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_19_fu_3328_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_20_fu_3339_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_21_fu_3350_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_22_fu_3361_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_23_fu_3372_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_24_fu_3383_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_25_fu_3394_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_26_fu_3405_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_27_fu_3416_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_28_fu_3427_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_29_fu_3438_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_30_fu_3449_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_31_fu_3460_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_32_fu_3471_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_33_fu_3482_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_34_fu_3493_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_35_fu_3504_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_36_fu_3515_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_37_fu_3526_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_38_fu_3537_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_39_fu_3548_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_40_fu_3559_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_41_fu_3570_p2 SOURCE knn/knn_6.cpp:172 VARIABLE add_ln172_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U641 SOURCE knn/knn_6.cpp:171 VARIABLE mul_ln171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_3591_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_1_fu_3602_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_2_fu_3613_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_3_fu_3624_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_4_fu_3635_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_5_fu_3646_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_6_fu_3657_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_7_fu_3668_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_8_fu_3679_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_9_fu_3690_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_10_fu_3701_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_11_fu_3712_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_12_fu_3723_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_13_fu_3734_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_14_fu_3745_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_15_fu_3756_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_16_fu_3767_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_17_fu_3778_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_18_fu_3789_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_19_fu_3800_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_20_fu_3811_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_21_fu_3822_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_22_fu_3833_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_23_fu_3844_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_24_fu_3855_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_25_fu_3866_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_26_fu_3877_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_27_fu_3888_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_28_fu_3899_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_29_fu_3910_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_30_fu_3921_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_31_fu_3932_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_32_fu_3943_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_33_fu_3954_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_34_fu_3965_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_35_fu_3976_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_36_fu_3987_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_37_fu_3998_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_38_fu_4009_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_39_fu_4020_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_40_fu_4031_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_41_fu_4042_p2 SOURCE knn/knn_6.cpp:171 VARIABLE add_ln171_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U642 SOURCE knn/knn_6.cpp:170 VARIABLE mul_ln170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_4063_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_1_fu_4074_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_2_fu_4085_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_3_fu_4096_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_4_fu_4107_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_5_fu_4118_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_6_fu_4129_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_7_fu_4140_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_8_fu_4151_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_9_fu_4162_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_10_fu_4173_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_11_fu_4184_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_12_fu_4195_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_13_fu_4206_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_14_fu_4217_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_15_fu_4228_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_16_fu_4239_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_17_fu_4250_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_18_fu_4261_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_19_fu_4272_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_20_fu_4283_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_21_fu_4294_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_22_fu_4305_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_23_fu_4316_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_24_fu_4327_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_25_fu_4338_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_26_fu_4349_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_27_fu_4360_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_28_fu_4371_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_29_fu_4382_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_30_fu_4393_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_31_fu_4404_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_32_fu_4415_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_33_fu_4426_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_34_fu_4437_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_35_fu_4448_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_36_fu_4459_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_37_fu_4470_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_38_fu_4481_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_39_fu_4492_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_40_fu_4503_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_41_fu_4514_p2 SOURCE knn/knn_6.cpp:170 VARIABLE add_ln170_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U643 SOURCE knn/knn_6.cpp:169 VARIABLE mul_ln169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_4535_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1_fu_4546_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_2_fu_4557_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_3_fu_4568_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_4_fu_4579_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_5_fu_4590_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_6_fu_4601_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_7_fu_4612_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_8_fu_4623_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_9_fu_4634_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_10_fu_4645_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_11_fu_4656_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_12_fu_4667_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_13_fu_4678_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_14_fu_4689_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_15_fu_4700_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_16_fu_4711_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_17_fu_4722_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_18_fu_4733_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_19_fu_4744_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_20_fu_4755_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_21_fu_4766_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_22_fu_4777_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_23_fu_4788_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_24_fu_4799_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_25_fu_4810_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_26_fu_4821_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_27_fu_4832_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_28_fu_4843_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_29_fu_4854_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_30_fu_4865_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_31_fu_4876_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_32_fu_4887_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_33_fu_4898_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_34_fu_4909_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_35_fu_4920_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_36_fu_4931_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_37_fu_4942_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_38_fu_4953_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_39_fu_4964_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_40_fu_4975_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_41_fu_4986_p2 SOURCE knn/knn_6.cpp:169 VARIABLE add_ln169_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_11ns_6ns_17_4_1_U644 SOURCE knn/knn_6.cpp:168 VARIABLE mul_ln168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_5007_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_1_fu_5018_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_2_fu_5029_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_3_fu_5040_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_4_fu_5051_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_5_fu_5062_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_6_fu_5073_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_7_fu_5084_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_8_fu_5095_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_9_fu_5106_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_10_fu_5117_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_11_fu_5128_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_12_fu_5139_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_13_fu_5150_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_14_fu_5161_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_15_fu_5172_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_16_fu_5183_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_17_fu_5194_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_18_fu_5205_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_19_fu_5216_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_20_fu_5227_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_21_fu_5238_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_22_fu_5249_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_23_fu_5260_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_24_fu_5271_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_25_fu_5282_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_26_fu_5293_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_27_fu_5304_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_28_fu_5315_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_29_fu_5326_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_30_fu_5337_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_31_fu_5348_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_32_fu_5359_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_33_fu_5370_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_34_fu_5381_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_35_fu_5392_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_36_fu_5403_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_37_fu_5414_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_38_fu_5425_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_39_fu_5436_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_40_fu_5447_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_41_fu_5458_p2 SOURCE knn/knn_6.cpp:168 VARIABLE add_ln168_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bestDistances_0_U SOURCE knn/knn_6.cpp:82 VARIABLE bestDistances_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bestDistances_1_U SOURCE knn/knn_6.cpp:85 VARIABLE bestDistances_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bestDistances_2_U SOURCE knn/knn_6.cpp:88 VARIABLE bestDistances_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bestDistances_3_U SOURCE knn/knn_6.cpp:91 VARIABLE bestDistances_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bestDistances_4_U SOURCE knn/knn_6.cpp:94 VARIABLE bestDistances_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bestDistances_5_U SOURCE knn/knn_6.cpp:97 VARIABLE bestDistances_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q0_U SOURCE knn/knn_6.cpp:368 VARIABLE histogram_q0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q1_U SOURCE knn/knn_6.cpp:369 VARIABLE histogram_q1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q2_U SOURCE knn/knn_6.cpp:370 VARIABLE histogram_q2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q3_U SOURCE knn/knn_6.cpp:371 VARIABLE histogram_q3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q4_U SOURCE knn/knn_6.cpp:372 VARIABLE histogram_q4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME histogram_q5_U SOURCE knn/knn_6.cpp:373 VARIABLE histogram_q5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_5488_p2 SOURCE knn/knn_6.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bestPointsIdx_0_U SOURCE {} VARIABLE bestPointsIdx_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bestPointsIdx_1_U SOURCE {} VARIABLE bestPointsIdx_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bestPointsIdx_2_U SOURCE {} VARIABLE bestPointsIdx_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bestPointsIdx_3_U SOURCE {} VARIABLE bestPointsIdx_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bestPointsIdx_4_U SOURCE {} VARIABLE bestPointsIdx_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bestPointsIdx_5_U SOURCE {} VARIABLE bestPointsIdx_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 217 BRAM 24 URAM 0}} kNN_PredictAll {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_148_p2 SOURCE knn/knn.cpp:212 VARIABLE add_ln212 LOOP VITIS_LOOP_209_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_1_fu_155_p2 SOURCE knn/knn.cpp:212 VARIABLE add_ln212_1 LOOP VITIS_LOOP_209_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_2_fu_162_p2 SOURCE knn/knn.cpp:212 VARIABLE add_ln212_2 LOOP VITIS_LOOP_209_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_3_fu_169_p2 SOURCE knn/knn.cpp:212 VARIABLE add_ln212_3 LOOP VITIS_LOOP_209_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_176_p2 SOURCE knn/knn.cpp:209 VARIABLE add_ln209 LOOP VITIS_LOOP_209_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 217 BRAM 24 URAM 0}} isinf {AREA {DSP 0 BRAM 0 URAM 0}} kNN_UpdateBestCaching {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.321 seconds; current allocated memory: 1.474 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kNN_PredictAll.
INFO: [VLOG 209-307] Generating Verilog RTL for kNN_PredictAll.
Execute       syn_report -model kNN_PredictAll -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 126.98 MHz
Command     autosyn done; 962.016 sec.
Command   csynth_design done; 999.792 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 666 seconds. CPU system time: 13 seconds. Elapsed time: 999.792 seconds; current allocated memory: 32.715 MB.
Command ap_source done; 1001.82 sec.
Execute cleanup_all 
Command cleanup_all done; 0.328 sec.
