 
****************************************
Report : power
        -analysis_effort low
Design : Adder64
Version: M-2016.12-SP5
Date   : Sun Nov  5 13:08:42 2017
****************************************


Library(s) Used:

    gscl45nm (File: /tools/library/FreePDK45/osu_soc/lib/files/gscl45nm.db)


Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 484.0232 uW   (81%)
  Net Switching Power  = 109.9643 uW   (19%)
                         ---------
Total Dynamic Power    = 593.9875 uW  (100%)

Cell Leakage Power     =   2.5095 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.4840            0.1100        2.5095e+03            0.5965  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total              0.4840 mW         0.1100 mW     2.5095e+03 nW         0.5965 mW
1
