INFO: [VRFC 10-2263] Analyzing Verilog file "C:/esempiVIVADO/1_MUX/1_MUX.sim/sim_1/synth/timing/xsim/mux2_1_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/esempiVIVADO/1_MUX/1_MUX.srcs/sources_1/imports/1-multiplexer21_dataflow/mux_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/esempiVIVADO/1_MUX/1_MUX.srcs/sim_1/new/mux2_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2_1_tb'
