============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 09:33:24 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 26 trigger nets, 26 data nets.
KIT-1004 : Chipwatcher code = 0000111100000110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2099/23 useful/useless nets, 1182/12 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1832/20 useful/useless nets, 1529/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 318 better
SYN-1014 : Optimize round 2
SYN-1032 : 1576/45 useful/useless nets, 1273/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1600/157 useful/useless nets, 1320/31 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 209 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1992/5 useful/useless nets, 1712/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 190 (3.63), #lev = 6 (1.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 218 (3.61), #lev = 4 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 454 instances into 218 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.195729s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (74.5%)

RUN-1004 : used memory is 143 MB, reserved memory is 110 MB, peak memory is 147 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (207 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1209 instances
RUN-0007 : 475 luts, 519 seqs, 103 mslices, 61 lslices, 18 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1500 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 842 nets have 2 pins
RUN-1001 : 507 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     257     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     254     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1207 instances, 475 luts, 519 seqs, 164 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 344092
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1207.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 233471, overlap = 72
PHY-3002 : Step(2): len = 168207, overlap = 72
PHY-3002 : Step(3): len = 120024, overlap = 72
PHY-3002 : Step(4): len = 100032, overlap = 67.5
PHY-3002 : Step(5): len = 73205.9, overlap = 72
PHY-3002 : Step(6): len = 63955.6, overlap = 72
PHY-3002 : Step(7): len = 60416.8, overlap = 72
PHY-3002 : Step(8): len = 53786.5, overlap = 72
PHY-3002 : Step(9): len = 50465, overlap = 72
PHY-3002 : Step(10): len = 45690.6, overlap = 72
PHY-3002 : Step(11): len = 43715.7, overlap = 72
PHY-3002 : Step(12): len = 42905.9, overlap = 72
PHY-3002 : Step(13): len = 40088.6, overlap = 72
PHY-3002 : Step(14): len = 38583.1, overlap = 72
PHY-3002 : Step(15): len = 37183.8, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.52683e-06
PHY-3002 : Step(16): len = 38147.2, overlap = 65.25
PHY-3002 : Step(17): len = 39164.6, overlap = 67.5
PHY-3002 : Step(18): len = 37150.5, overlap = 60.75
PHY-3002 : Step(19): len = 37301.3, overlap = 63
PHY-3002 : Step(20): len = 35377.4, overlap = 65.25
PHY-3002 : Step(21): len = 35564.9, overlap = 72
PHY-3002 : Step(22): len = 36132.1, overlap = 69.75
PHY-3002 : Step(23): len = 33876.7, overlap = 67.5
PHY-3002 : Step(24): len = 33790.6, overlap = 69.75
PHY-3002 : Step(25): len = 33136.4, overlap = 67.75
PHY-3002 : Step(26): len = 31488.6, overlap = 67.8438
PHY-3002 : Step(27): len = 31253, overlap = 68.3438
PHY-3002 : Step(28): len = 31338.8, overlap = 70.5938
PHY-3002 : Step(29): len = 29625.8, overlap = 71.3125
PHY-3002 : Step(30): len = 29694.7, overlap = 69.1875
PHY-3002 : Step(31): len = 29493.1, overlap = 68.625
PHY-3002 : Step(32): len = 28638.5, overlap = 69.2812
PHY-3002 : Step(33): len = 28464.7, overlap = 70.1562
PHY-3002 : Step(34): len = 28660.4, overlap = 72.1562
PHY-3002 : Step(35): len = 26989.1, overlap = 73.4062
PHY-3002 : Step(36): len = 27323.3, overlap = 73.0938
PHY-3002 : Step(37): len = 27444.1, overlap = 68.2812
PHY-3002 : Step(38): len = 26484.3, overlap = 72.375
PHY-3002 : Step(39): len = 26484.3, overlap = 72.375
PHY-3002 : Step(40): len = 25931.1, overlap = 72.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.05366e-06
PHY-3002 : Step(41): len = 26195, overlap = 72.2812
PHY-3002 : Step(42): len = 26225.4, overlap = 72.2812
PHY-3002 : Step(43): len = 26562, overlap = 72.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.10731e-06
PHY-3002 : Step(44): len = 28823.1, overlap = 72.2812
PHY-3002 : Step(45): len = 28990.9, overlap = 72.2812
PHY-3002 : Step(46): len = 30113.5, overlap = 65.4375
PHY-3002 : Step(47): len = 30370.5, overlap = 65.4375
PHY-3002 : Step(48): len = 30337, overlap = 63.1875
PHY-3002 : Step(49): len = 30203.2, overlap = 58.6875
PHY-3002 : Step(50): len = 29574.3, overlap = 65.3438
PHY-3002 : Step(51): len = 29452, overlap = 65.3438
PHY-3002 : Step(52): len = 29389.9, overlap = 67.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.22146e-05
PHY-3002 : Step(53): len = 31572.1, overlap = 60.75
PHY-3002 : Step(54): len = 32024.5, overlap = 58.3125
PHY-3002 : Step(55): len = 32469.1, overlap = 58.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.44292e-05
PHY-3002 : Step(56): len = 32936.4, overlap = 58.125
PHY-3002 : Step(57): len = 32965.9, overlap = 58.125
PHY-3002 : Step(58): len = 32564.1, overlap = 62.375
PHY-3002 : Step(59): len = 32616.8, overlap = 62.125
PHY-3002 : Step(60): len = 32601.3, overlap = 55.375
PHY-3002 : Step(61): len = 32546.5, overlap = 55.375
PHY-3002 : Step(62): len = 32018.5, overlap = 55.375
PHY-3002 : Step(63): len = 31929.7, overlap = 55.2812
PHY-3002 : Step(64): len = 32567.1, overlap = 57.2812
PHY-3002 : Step(65): len = 32923.9, overlap = 57.1562
PHY-3002 : Step(66): len = 33011.7, overlap = 57.1562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.88585e-05
PHY-3002 : Step(67): len = 33016.1, overlap = 57.1562
PHY-3002 : Step(68): len = 33022.9, overlap = 57.1562
PHY-3002 : Step(69): len = 33103.8, overlap = 54.9062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.21508e-05
PHY-3002 : Step(70): len = 33377.6, overlap = 54.9062
PHY-3002 : Step(71): len = 33459.9, overlap = 54.9062
PHY-3002 : Step(72): len = 34322.4, overlap = 50.4062
PHY-3002 : Step(73): len = 34590.1, overlap = 50.2812
PHY-3002 : Step(74): len = 34908.3, overlap = 50.2812
PHY-3002 : Step(75): len = 34910.7, overlap = 50.2812
PHY-3002 : Step(76): len = 34850, overlap = 50.2812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000184302
PHY-3002 : Step(77): len = 34888.4, overlap = 50.1562
PHY-3002 : Step(78): len = 34931.5, overlap = 50.1562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000368603
PHY-3002 : Step(79): len = 34980.3, overlap = 50.1562
PHY-3002 : Step(80): len = 34980.3, overlap = 50.1562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0005964
PHY-3002 : Step(81): len = 35017.1, overlap = 50.0312
PHY-3002 : Step(82): len = 35080.6, overlap = 49.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019992s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.30289e-05
PHY-3002 : Step(83): len = 40447.1, overlap = 16.5312
PHY-3002 : Step(84): len = 40666.5, overlap = 16.7188
PHY-3002 : Step(85): len = 39387.5, overlap = 14.5625
PHY-3002 : Step(86): len = 39711.7, overlap = 14.375
PHY-3002 : Step(87): len = 38633.1, overlap = 15.8438
PHY-3002 : Step(88): len = 38819.3, overlap = 18.0625
PHY-3002 : Step(89): len = 38051.5, overlap = 16.6875
PHY-3002 : Step(90): len = 38212.1, overlap = 17
PHY-3002 : Step(91): len = 37488.6, overlap = 19.0625
PHY-3002 : Step(92): len = 37587.1, overlap = 19.625
PHY-3002 : Step(93): len = 36974.3, overlap = 20.4062
PHY-3002 : Step(94): len = 37001.9, overlap = 21.0312
PHY-3002 : Step(95): len = 36981.5, overlap = 21.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.60578e-05
PHY-3002 : Step(96): len = 36535.3, overlap = 21.9688
PHY-3002 : Step(97): len = 36535.3, overlap = 21.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000132116
PHY-3002 : Step(98): len = 36416.3, overlap = 22.3438
PHY-3002 : Step(99): len = 36516.1, overlap = 22.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3194e-05
PHY-3002 : Step(100): len = 37187.8, overlap = 53.2812
PHY-3002 : Step(101): len = 37764.2, overlap = 52.8125
PHY-3002 : Step(102): len = 38082.4, overlap = 52.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6388e-05
PHY-3002 : Step(103): len = 37430.9, overlap = 49.9062
PHY-3002 : Step(104): len = 37685.9, overlap = 49.1875
PHY-3002 : Step(105): len = 38476, overlap = 44.6562
PHY-3002 : Step(106): len = 38595, overlap = 40.2812
PHY-3002 : Step(107): len = 38124.4, overlap = 41.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.27761e-05
PHY-3002 : Step(108): len = 37928, overlap = 38.7188
PHY-3002 : Step(109): len = 38014.4, overlap = 38.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000105552
PHY-3002 : Step(110): len = 38381.4, overlap = 30.7188
PHY-3002 : Step(111): len = 38381.4, overlap = 30.7188
PHY-3002 : Step(112): len = 37954.6, overlap = 32.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000211104
PHY-3002 : Step(113): len = 38494.4, overlap = 29.9688
PHY-3002 : Step(114): len = 38494.4, overlap = 29.9688
PHY-3002 : Step(115): len = 38141.6, overlap = 30.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000422208
PHY-3002 : Step(116): len = 38640.9, overlap = 27.4688
PHY-3002 : Step(117): len = 38785, overlap = 26.3125
PHY-3002 : Step(118): len = 38870, overlap = 26.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000844417
PHY-3002 : Step(119): len = 38970.4, overlap = 27.9688
PHY-3002 : Step(120): len = 38991.2, overlap = 27.8438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 74.53 peak overflow 4.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1500.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 50224, over cnt = 186(0%), over = 667, worst = 16
PHY-1001 : End global iterations;  0.114936s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (27.2%)

PHY-1001 : Congestion index: top1 = 34.66, top5 = 19.43, top10 = 12.95, top15 = 9.50.
PHY-1001 : End incremental global routing;  0.183226s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (51.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6417, tnet num: 1498, tinst num: 1207, tnode num: 8503, tedge num: 10760.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.187348s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (83.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.397229s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (66.9%)

OPT-1001 : Current memory(MB): used = 200, reserve = 166, peak = 200.
OPT-1001 : End physical optimization;  0.415106s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (67.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 475 LUT to BLE ...
SYN-4008 : Packed 475 LUT and 206 SEQ to BLE.
SYN-4003 : Packing 313 remaining SEQ's ...
SYN-4005 : Packed 200 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 113 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 588/937 primitive instances ...
PHY-3001 : End packing;  0.047355s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 544 instances
RUN-1001 : 247 mslices, 246 lslices, 18 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1299 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 529 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 542 instances, 493 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 39751.6, Over = 36.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43973e-05
PHY-3002 : Step(121): len = 38482.9, overlap = 38.75
PHY-3002 : Step(122): len = 38473.3, overlap = 40
PHY-3002 : Step(123): len = 37981.8, overlap = 42
PHY-3002 : Step(124): len = 37853.1, overlap = 44.25
PHY-3002 : Step(125): len = 37772.1, overlap = 43
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87946e-05
PHY-3002 : Step(126): len = 37962, overlap = 42
PHY-3002 : Step(127): len = 37962, overlap = 42
PHY-3002 : Step(128): len = 37885, overlap = 39
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.75892e-05
PHY-3002 : Step(129): len = 38684.4, overlap = 36.75
PHY-3002 : Step(130): len = 39023.6, overlap = 36
PHY-3002 : Step(131): len = 39277.3, overlap = 35.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.189692s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (24.7%)

PHY-3001 : Trial Legalized: Len = 52124.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00090228
PHY-3002 : Step(132): len = 46813.1, overlap = 7
PHY-3002 : Step(133): len = 44272.4, overlap = 12.25
PHY-3002 : Step(134): len = 42783.5, overlap = 15.5
PHY-3002 : Step(135): len = 41932, overlap = 19.75
PHY-3002 : Step(136): len = 41924.2, overlap = 19.75
PHY-3002 : Step(137): len = 41457.1, overlap = 20.5
PHY-3002 : Step(138): len = 41395.7, overlap = 20.75
PHY-3002 : Step(139): len = 41247.9, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00180456
PHY-3002 : Step(140): len = 41304.9, overlap = 19.25
PHY-3002 : Step(141): len = 41304.9, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00360912
PHY-3002 : Step(142): len = 41356.1, overlap = 19.75
PHY-3002 : Step(143): len = 41356.1, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005163s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47075.4, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006260s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 4, deltaY = 5, maxDist = 2.
PHY-3001 : Final: Len = 47299.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 49/1299.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61960, over cnt = 213(0%), over = 355, worst = 6
PHY-1002 : len = 63568, over cnt = 130(0%), over = 176, worst = 4
PHY-1002 : len = 65360, over cnt = 26(0%), over = 42, worst = 4
PHY-1002 : len = 65480, over cnt = 11(0%), over = 18, worst = 3
PHY-1002 : len = 65728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.230875s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.78, top5 = 21.77, top10 = 16.27, top15 = 12.38.
PHY-1001 : End incremental global routing;  0.304650s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (15.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5562, tnet num: 1297, tinst num: 542, tnode num: 7112, tedge num: 9680.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.212118s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (88.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.542774s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (46.1%)

OPT-1001 : Current memory(MB): used = 204, reserve = 170, peak = 204.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1109/1299.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 65728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009367s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.78, top5 = 21.77, top10 = 16.27, top15 = 12.38.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.633084s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (51.8%)

RUN-1003 : finish command "place" in  6.530096s wall, 2.203125s user + 1.765625s system = 3.968750s CPU (60.8%)

RUN-1004 : used memory is 183 MB, reserved memory is 150 MB, peak memory is 205 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 544 instances
RUN-1001 : 247 mslices, 246 lslices, 18 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1299 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 529 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5562, tnet num: 1297, tinst num: 542, tnode num: 7112, tedge num: 9680.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 247 mslices, 246 lslices, 18 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 736 clock pins, and constraint 1550 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61584, over cnt = 208(0%), over = 353, worst = 5
PHY-1002 : len = 63176, over cnt = 126(0%), over = 173, worst = 4
PHY-1002 : len = 64944, over cnt = 16(0%), over = 30, worst = 4
PHY-1002 : len = 65080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.226915s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (48.2%)

PHY-1001 : Congestion index: top1 = 30.00, top5 = 21.73, top10 = 16.23, top15 = 12.33.
PHY-1001 : End global routing;  0.293213s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (58.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 232, reserve = 199, peak = 246.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 498, reserve = 469, peak = 498.
PHY-1001 : End build detailed router design. 4.265259s wall, 3.500000s user + 0.078125s system = 3.578125s CPU (83.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 28432, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.095548s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (97.0%)

PHY-1001 : Current memory(MB): used = 530, reserve = 502, peak = 530.
PHY-1001 : End phase 1; 1.109384s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (97.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 226456, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 532, reserve = 504, peak = 532.
PHY-1001 : End initial routed; 5.951459s wall, 4.062500s user + 0.031250s system = 4.093750s CPU (68.8%)

PHY-1001 : Current memory(MB): used = 532, reserve = 504, peak = 532.
PHY-1001 : End phase 2; 5.951542s wall, 4.062500s user + 0.031250s system = 4.093750s CPU (68.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 226552, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.039062s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 226640, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.030730s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 226664, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.027925s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : End commit to database; 0.203991s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (68.9%)

PHY-1001 : Current memory(MB): used = 545, reserve = 517, peak = 545.
PHY-1001 : End phase 3; 0.449763s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (73.0%)

PHY-1003 : Routed, final wirelength = 226664
PHY-1001 : Current memory(MB): used = 546, reserve = 517, peak = 546.
PHY-1001 : End export database. 0.014672s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.5%)

PHY-1001 : End detail routing;  12.068644s wall, 9.203125s user + 0.140625s system = 9.343750s CPU (77.4%)

RUN-1003 : finish command "route" in  12.712198s wall, 9.625000s user + 0.187500s system = 9.812500s CPU (77.2%)

RUN-1004 : used memory is 475 MB, reserved memory is 448 MB, peak memory is 546 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      825   out of  19600    4.21%
#reg                      540   out of  19600    2.76%
#le                       938
  #lut only               398   out of    938   42.43%
  #reg only               113   out of    938   12.05%
  #lut&reg                427   out of    938   45.52%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                245
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            115
#3        adc/clk_adc          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |938    |661     |164     |555     |28      |0       |
|  adc                               |adc_ctrl       |11     |11      |0       |11      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |141    |93      |45      |59      |4       |0       |
|    fifo_list                       |fifo           |106    |67      |36      |47      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |56     |50      |6       |35      |0       |0       |
|  tx                                |uart_tx        |70     |48      |8       |37      |0       |0       |
|  type                              |type_choice    |113    |105     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |502    |317     |91      |310     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |502    |317     |91      |310     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |202    |123     |0       |198     |0       |0       |
|        reg_inst                    |register       |200    |121     |0       |196     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |300    |194     |91      |112     |0       |0       |
|        bus_inst                    |bus_top        |85     |46      |30      |31      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |26     |12      |10      |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |28     |14      |10      |9       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |26     |15      |10      |9       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |3      |3       |0       |3       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |133    |104     |29      |58      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       599   
    #2          2       395   
    #3          3        83   
    #4          4        51   
    #5        5-10       79   
    #6        11-50      55   
    #7       51-100      5    
    #8       101-500     1    
  Average     3.04            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 7158798d3ac9d088d4bb0dda9efa02569fe81c809ac7f47025b818318154f57a -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 542
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1299, pip num: 14005
BIT-1002 : Init feedthrough completely, num: 6
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1522 valid insts, and 37229 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010000010000111100000110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.067403s wall, 14.656250s user + 0.234375s system = 14.890625s CPU (485.4%)

RUN-1004 : used memory is 499 MB, reserved memory is 471 MB, peak memory is 678 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_093324.log"
