<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ARM_INT.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ARM_INT.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ARM_INT.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ARM_INT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ARM_INT.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Data_path.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Data_path.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Data_path_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Ext_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HexTo8SEG.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MUX2T1_5.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_64.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX4T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX8T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX8T1_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Multi_8CH32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MyMC14495.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MyMC14495.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Regs.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SCPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SCPU.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCPU_SCPU_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SCPU_SCPU_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SCPU_SCPU_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCPU_SCPU_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCPU_ctrl_INT.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SCPU_ctrl_INT.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SCPU_ctrl_INT.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SCPU_ctrl_INT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SCPU_ctrl_INT.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SCPU_ctrl_INT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCPU_ctrl_INT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SCPU_ctrl_more.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SCPU_drc.vf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SPIO.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPIO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSeg7_Dev.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSeg7_Dev.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSeg_map.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="add_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_div.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="top.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="top.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="top.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1598148537" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1598148537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598148737" xil_pn:in_ck="-8279376666739553193" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1598148737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ARM_INT.v"/>
      <outfile xil_pn:name="Counter_x_IO.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="LEDP2S_IO.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SCPU_INT_sim.v"/>
      <outfile xil_pn:name="SCPU_ctrl_INT.v"/>
      <outfile xil_pn:name="SCPU_ctrl_more.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SPIO.v"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
    </transform>
    <transform xil_pn:end_ts="1598148754" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8606625777807297993" xil_pn:start_ts="1598148754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598148756" xil_pn:in_ck="3490274409729646213" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="536354335301388907" xil_pn:start_ts="1598148754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Data_path.vf"/>
      <outfile xil_pn:name="MUX2T1_5.vf"/>
      <outfile xil_pn:name="SCPU.vf"/>
    </transform>
    <transform xil_pn:end_ts="1598148562" xil_pn:in_ck="911016719092967904" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4264660644874842198" xil_pn:start_ts="1598148562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:end_ts="1598148756" xil_pn:in_ck="-4167953123175892077" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1598148756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ARM_INT.v"/>
      <outfile xil_pn:name="Counter_x_IO.v"/>
      <outfile xil_pn:name="Data_path.vf"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="LEDP2S_IO.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_5.vf"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SCPU.vf"/>
      <outfile xil_pn:name="SCPU_INT_sim.v"/>
      <outfile xil_pn:name="SCPU_ctrl_INT.v"/>
      <outfile xil_pn:name="SCPU_ctrl_more.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SPIO.v"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:end_ts="1598148775" xil_pn:in_ck="-4167953123175892077" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-927106187832545425" xil_pn:start_ts="1598148756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCPU_SCPU_sch_tb_beh.prj"/>
      <outfile xil_pn:name="SCPU_SCPU_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1598148775" xil_pn:in_ck="-8690813502216884226" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9131503504960199218" xil_pn:start_ts="1598148775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCPU_SCPU_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1597125335" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1597125335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597305867" xil_pn:in_ck="3490274409729646213" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6048817141569665431" xil_pn:start_ts="1597305862">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Data_path.vf"/>
      <outfile xil_pn:name="MUX2T1_5.vf"/>
      <outfile xil_pn:name="MyMC14495.vf"/>
      <outfile xil_pn:name="SCPU.vf"/>
      <outfile xil_pn:name="SSeg7_Dev.vf"/>
      <outfile xil_pn:name="top.vf"/>
    </transform>
    <transform xil_pn:end_ts="1597326329" xil_pn:in_ck="911016719092967904" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4264660644874842198" xil_pn:start_ts="1597326329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:end_ts="1597125338" xil_pn:in_ck="6324541827786612510" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1597125338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597125338" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="588004348262624291" xil_pn:start_ts="1597125338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597125338" xil_pn:in_ck="6324541827786612510" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1597125338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597125338" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5070701548035227424" xil_pn:start_ts="1597125338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597326364" xil_pn:in_ck="-1103400416665704873" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7616831636130646295" xil_pn:start_ts="1597326329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top.jhd"/>
      <outfile xil_pn:name="top.lso"/>
      <outfile xil_pn:name="top.ngc"/>
      <outfile xil_pn:name="top.ngr"/>
      <outfile xil_pn:name="top.prj"/>
      <outfile xil_pn:name="top.stx"/>
      <outfile xil_pn:name="top.syr"/>
      <outfile xil_pn:name="top.xst"/>
      <outfile xil_pn:name="top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1597304084" xil_pn:in_ck="8557826411608917488" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952611957" xil_pn:start_ts="1597304084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597326377" xil_pn:in_ck="9105466375070444899" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3074763860663747726" xil_pn:start_ts="1597326364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top.bld"/>
      <outfile xil_pn:name="top.ngd"/>
      <outfile xil_pn:name="top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1597326440" xil_pn:in_ck="-7983726744632446806" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1597326377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top.pcf"/>
      <outfile xil_pn:name="top_map.map"/>
      <outfile xil_pn:name="top_map.mrp"/>
      <outfile xil_pn:name="top_map.ncd"/>
      <outfile xil_pn:name="top_map.ngm"/>
      <outfile xil_pn:name="top_map.xrpt"/>
      <outfile xil_pn:name="top_summary.xml"/>
      <outfile xil_pn:name="top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1597326500" xil_pn:in_ck="-1107726636144999229" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1597326440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top.ncd"/>
      <outfile xil_pn:name="top.pad"/>
      <outfile xil_pn:name="top.par"/>
      <outfile xil_pn:name="top.ptwx"/>
      <outfile xil_pn:name="top.unroutes"/>
      <outfile xil_pn:name="top.xpi"/>
      <outfile xil_pn:name="top_pad.csv"/>
      <outfile xil_pn:name="top_pad.txt"/>
      <outfile xil_pn:name="top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1597326565" xil_pn:in_ck="154288912438" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="4442102758195522631" xil_pn:start_ts="1597326500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top.bgn"/>
      <outfile xil_pn:name="top.bit"/>
      <outfile xil_pn:name="top.drc"/>
      <outfile xil_pn:name="top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1597125941" xil_pn:in_ck="154288899584" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5505904082297326742" xil_pn:start_ts="1597125941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1597999481" xil_pn:in_ck="154288899584" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7801172297726357142" xil_pn:start_ts="1597999479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597326500" xil_pn:in_ck="-7983726744632446938" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1597326481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top.twr"/>
      <outfile xil_pn:name="top.twx"/>
    </transform>
  </transforms>

</generated_project>
