 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : test_pe_unq1
Version: L-2016.03-SP5-5
Date   : Fri May 10 12:24:26 2019
****************************************


Library(s) Used:

    tcbn40lpbwphvttc (File: /cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwphvt_110b/tcbn40lpbwphvttc.db)


Operating Conditions: NCCOM   Library: tcbn40lpbwphvttc
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
test_pe_unq1           ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_file_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth1_3
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth1_4
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth1_5
                       ZeroWireload      tcbn40lpbwphvttc
test_pe_comp_unq1_0    ZeroWireload      tcbn40lpbwphvttc
test_lut_DataWidth1_0  ZeroWireload      tcbn40lpbwphvttc
test_debug_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_debug_reg_DataWidth1_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_full_add_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_cmpr_0            ZeroWireload      tcbn40lpbwphvttc
test_mult_add_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_shifter_unq1_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
test_pe_unq1                           2.21e-03 2.65e-02   67.198 2.88e-02 100.0
  test_debug_bit (test_debug_reg_DataWidth1_0)
                                       4.80e-08 2.39e-04    0.196 2.40e-04   0.8
  test_debug_data (test_debug_reg_DataWidth16_0)
                                       2.86e-06 3.56e-03    2.907 3.56e-03  12.4
  test_lut (test_lut_DataWidth1_0)     4.14e-05 1.98e-03    1.445 2.02e-03   7.0
  test_pe_comp (test_pe_comp_unq1_0)   1.92e-05 5.28e-05   46.077 1.18e-04   0.4
    test_shifter (test_shifter_unq1_DataWidth16_0)
                                       3.02e-06 4.77e-06    3.588 1.14e-05   0.0
    test_mult_add (test_mult_add_DataWidth16_0)
                                       1.26e-05 3.65e-05   33.207 8.24e-05   0.3
    cmpr (test_cmpr_0)                 2.18e-07 3.10e-07    0.183 7.12e-07   0.0
    GEN_ADD[0].full_add (test_full_add_DataWidth16_0)
                                       3.65e-07 6.68e-06    3.136 1.02e-05   0.0
  test_opt_reg_f (test_opt_reg_DataWidth1_5)
                                       2.49e-05 3.28e-04    0.312 3.53e-04   1.2
  test_opt_reg_e (test_opt_reg_DataWidth1_4)
                                       2.55e-05 3.30e-04    0.312 3.56e-04   1.2
  test_opt_reg_d (test_opt_reg_DataWidth1_3)
                                       2.62e-05 3.32e-04    0.312 3.59e-04   1.2
  test_opt_reg_file (test_opt_reg_file_DataWidth16_0)
                                       3.78e-04 5.82e-03    3.685 6.20e-03  21.5
  test_opt_reg_a (test_opt_reg_DataWidth16_0)
                                       3.85e-04 5.82e-03    3.674 6.21e-03  21.6
1
