// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cordic_circ_apfixed_11_3_0_s_HH_
#define _cordic_circ_apfixed_11_3_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct cordic_circ_apfixed_11_3_0_s : public sc_module {
    // Port declarations 6
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<10> > z_V_read;
    sc_out< sc_lv<11> > ap_return_0;
    sc_out< sc_lv<11> > ap_return_1;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    cordic_circ_apfixed_11_3_0_s(sc_module_name name);
    SC_HAS_PROCESS(cordic_circ_apfixed_11_3_0_s);

    ~cordic_circ_apfixed_11_3_0_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<11> > add_ln101_6_fu_422_p2;
    sc_signal< sc_lv<11> > add_ln101_6_reg_1079;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_13_reg_1084;
    sc_signal< sc_lv<10> > select_ln101_11_fu_512_p3;
    sc_signal< sc_lv<10> > select_ln101_11_reg_1089;
    sc_signal< sc_lv<10> > select_ln101_12_fu_520_p3;
    sc_signal< sc_lv<10> > select_ln101_12_reg_1094;
    sc_signal< sc_lv<5> > tmp_14_reg_1100;
    sc_signal< sc_lv<5> > tmp_15_reg_1105;
    sc_signal< sc_lv<11> > select_ln101_20_fu_841_p3;
    sc_signal< sc_lv<11> > select_ln101_20_reg_1110;
    sc_signal< sc_lv<10> > select_ln101_21_fu_849_p3;
    sc_signal< sc_lv<10> > select_ln101_21_reg_1116;
    sc_signal< sc_lv<2> > tmp_26_reg_1122;
    sc_signal< sc_lv<3> > tmp_27_reg_1127;
    sc_signal< sc_lv<1> > tmp_28_reg_1132;
    sc_signal< sc_lv<10> > z_V_read_cast_fu_114_p0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<10> > tmp_fu_118_p1;
    sc_signal< sc_lv<1> > tmp_fu_118_p3;
    sc_signal< sc_lv<11> > z_V_read_cast_fu_114_p1;
    sc_signal< sc_lv<11> > select_ln101_fu_126_p3;
    sc_signal< sc_lv<11> > add_ln101_fu_134_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_180_p3;
    sc_signal< sc_lv<11> > select_ln101_1_fu_188_p3;
    sc_signal< sc_lv<11> > add_ln101_1_fu_196_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_140_p3;
    sc_signal< sc_lv<9> > select_ln203_1_fu_156_p3;
    sc_signal< sc_lv<9> > select_ln203_3_fu_172_p3;
    sc_signal< sc_lv<9> > select_ln101_2_fu_208_p3;
    sc_signal< sc_lv<8> > select_ln203_fu_148_p3;
    sc_signal< sc_lv<8> > select_ln203_2_fu_164_p3;
    sc_signal< sc_lv<8> > select_ln101_3_fu_220_p3;
    sc_signal< sc_lv<6> > lshr_ln_fu_232_p4;
    sc_signal< sc_lv<7> > tmp_3_fu_246_p4;
    sc_signal< sc_lv<11> > add_ln101_2_fu_202_p2;
    sc_signal< sc_lv<9> > sext_ln101_1_fu_256_p1;
    sc_signal< sc_lv<9> > zext_ln1333_2_fu_228_p1;
    sc_signal< sc_lv<10> > sext_ln101_fu_216_p1;
    sc_signal< sc_lv<10> > zext_ln1333_fu_242_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_292_p3;
    sc_signal< sc_lv<11> > select_ln101_4_fu_300_p3;
    sc_signal< sc_lv<11> > add_ln101_3_fu_308_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_260_p3;
    sc_signal< sc_lv<10> > sub_ln203_fu_274_p2;
    sc_signal< sc_lv<10> > add_ln203_1_fu_286_p2;
    sc_signal< sc_lv<9> > add_ln203_fu_268_p2;
    sc_signal< sc_lv<9> > sub_ln203_1_fu_280_p2;
    sc_signal< sc_lv<9> > select_ln101_6_fu_328_p3;
    sc_signal< sc_lv<6> > tmp_6_fu_340_p4;
    sc_signal< sc_lv<10> > select_ln101_5_fu_320_p3;
    sc_signal< sc_lv<7> > tmp_7_fu_354_p4;
    sc_signal< sc_lv<11> > add_ln101_4_fu_314_p2;
    sc_signal< sc_lv<10> > sext_ln101_3_fu_364_p1;
    sc_signal< sc_lv<10> > zext_ln101_fu_336_p1;
    sc_signal< sc_lv<10> > zext_ln1333_1_fu_350_p1;
    sc_signal< sc_lv<1> > tmp_9_fu_400_p3;
    sc_signal< sc_lv<11> > select_ln101_7_fu_408_p3;
    sc_signal< sc_lv<11> > add_ln101_5_fu_416_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_368_p3;
    sc_signal< sc_lv<10> > sub_ln203_2_fu_382_p2;
    sc_signal< sc_lv<10> > add_ln203_3_fu_394_p2;
    sc_signal< sc_lv<10> > add_ln203_2_fu_376_p2;
    sc_signal< sc_lv<10> > sub_ln203_3_fu_388_p2;
    sc_signal< sc_lv<10> > select_ln101_9_fu_436_p3;
    sc_signal< sc_lv<6> > tmp_10_fu_444_p4;
    sc_signal< sc_lv<10> > select_ln101_8_fu_428_p3;
    sc_signal< sc_lv<6> > tmp_11_fu_458_p4;
    sc_signal< sc_lv<10> > sext_ln101_4_fu_468_p1;
    sc_signal< sc_lv<10> > sext_ln1333_fu_454_p1;
    sc_signal< sc_lv<1> > tmp_12_fu_472_p3;
    sc_signal< sc_lv<10> > sub_ln203_4_fu_486_p2;
    sc_signal< sc_lv<10> > add_ln203_11_fu_498_p2;
    sc_signal< sc_lv<10> > add_ln203_4_fu_480_p2;
    sc_signal< sc_lv<10> > sub_ln203_11_fu_492_p2;
    sc_signal< sc_lv<11> > select_ln101_10_fu_548_p3;
    sc_signal< sc_lv<11> > add_ln101_7_fu_555_p2;
    sc_signal< sc_lv<11> > add_ln101_8_fu_560_p2;
    sc_signal< sc_lv<10> > sext_ln101_5_fu_572_p1;
    sc_signal< sc_lv<11> > sext_ln101_2_fu_566_p1;
    sc_signal< sc_lv<11> > sext_ln1371_fu_569_p1;
    sc_signal< sc_lv<1> > tmp_17_fu_605_p3;
    sc_signal< sc_lv<11> > select_ln101_13_fu_613_p3;
    sc_signal< sc_lv<11> > add_ln101_9_fu_621_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_575_p3;
    sc_signal< sc_lv<11> > sub_ln203_5_fu_588_p2;
    sc_signal< sc_lv<11> > add_ln203_12_fu_599_p2;
    sc_signal< sc_lv<10> > add_ln203_5_fu_583_p2;
    sc_signal< sc_lv<10> > sub_ln203_12_fu_594_p2;
    sc_signal< sc_lv<10> > select_ln101_15_fu_641_p3;
    sc_signal< sc_lv<4> > tmp_18_fu_649_p4;
    sc_signal< sc_lv<11> > select_ln101_14_fu_633_p3;
    sc_signal< sc_lv<5> > tmp_19_fu_663_p4;
    sc_signal< sc_lv<11> > add_ln101_10_fu_627_p2;
    sc_signal< sc_lv<10> > sext_ln101_6_fu_673_p1;
    sc_signal< sc_lv<11> > sext_ln1371_1_fu_659_p1;
    sc_signal< sc_lv<1> > tmp_21_fu_709_p3;
    sc_signal< sc_lv<11> > select_ln101_16_fu_717_p3;
    sc_signal< sc_lv<11> > add_ln101_11_fu_725_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_677_p3;
    sc_signal< sc_lv<11> > sub_ln203_6_fu_691_p2;
    sc_signal< sc_lv<11> > add_ln203_13_fu_703_p2;
    sc_signal< sc_lv<10> > add_ln203_6_fu_685_p2;
    sc_signal< sc_lv<10> > sub_ln203_13_fu_697_p2;
    sc_signal< sc_lv<10> > select_ln101_18_fu_745_p3;
    sc_signal< sc_lv<3> > tmp_22_fu_753_p4;
    sc_signal< sc_lv<11> > select_ln101_17_fu_737_p3;
    sc_signal< sc_lv<4> > tmp_23_fu_767_p4;
    sc_signal< sc_lv<11> > add_ln101_12_fu_731_p2;
    sc_signal< sc_lv<10> > sext_ln101_7_fu_777_p1;
    sc_signal< sc_lv<11> > sext_ln1371_2_fu_763_p1;
    sc_signal< sc_lv<1> > tmp_25_fu_813_p3;
    sc_signal< sc_lv<11> > select_ln101_19_fu_821_p3;
    sc_signal< sc_lv<11> > add_ln101_13_fu_829_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_781_p3;
    sc_signal< sc_lv<11> > sub_ln203_7_fu_795_p2;
    sc_signal< sc_lv<11> > add_ln203_14_fu_807_p2;
    sc_signal< sc_lv<10> > add_ln203_7_fu_789_p2;
    sc_signal< sc_lv<10> > sub_ln203_14_fu_801_p2;
    sc_signal< sc_lv<11> > add_ln101_14_fu_835_p2;
    sc_signal< sc_lv<10> > sext_ln101_8_fu_888_p1;
    sc_signal< sc_lv<11> > sext_ln1371_3_fu_885_p1;
    sc_signal< sc_lv<11> > sub_ln203_8_fu_896_p2;
    sc_signal< sc_lv<11> > add_ln203_15_fu_906_p2;
    sc_signal< sc_lv<10> > add_ln203_8_fu_891_p2;
    sc_signal< sc_lv<10> > sub_ln203_15_fu_901_p2;
    sc_signal< sc_lv<10> > select_ln101_23_fu_918_p3;
    sc_signal< sc_lv<1> > tmp_29_fu_925_p3;
    sc_signal< sc_lv<11> > select_ln101_22_fu_911_p3;
    sc_signal< sc_lv<2> > tmp_30_fu_941_p4;
    sc_signal< sc_lv<10> > sext_ln203_fu_951_p1;
    sc_signal< sc_lv<11> > select_ln1371_fu_933_p3;
    sc_signal< sc_lv<11> > sub_ln203_9_fu_961_p2;
    sc_signal< sc_lv<11> > add_ln203_16_fu_973_p2;
    sc_signal< sc_lv<10> > add_ln203_9_fu_955_p2;
    sc_signal< sc_lv<10> > sub_ln203_16_fu_967_p2;
    sc_signal< sc_lv<10> > select_ln101_25_fu_986_p3;
    sc_signal< sc_lv<1> > tmp_31_fu_993_p3;
    sc_signal< sc_lv<11> > select_ln101_24_fu_979_p3;
    sc_signal< sc_lv<1> > tmp_32_fu_1009_p3;
    sc_signal< sc_lv<10> > select_ln1371_2_fu_1017_p3;
    sc_signal< sc_lv<11> > select_ln1371_1_fu_1001_p3;
    sc_signal< sc_lv<11> > sub_ln203_10_fu_1031_p2;
    sc_signal< sc_lv<11> > add_ln203_17_fu_1043_p2;
    sc_signal< sc_lv<10> > add_ln203_10_fu_1025_p2;
    sc_signal< sc_lv<10> > sub_ln203_17_fu_1037_p2;
    sc_signal< sc_lv<10> > select_ln101_27_fu_1056_p3;
    sc_signal< sc_lv<11> > sext_ln101_9_fu_1063_p1;
    sc_signal< sc_lv<11> > select_ln101_26_fu_1049_p3;
    sc_signal< sc_lv<10> > z_V_read_int_reg;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<11> ap_const_lv11_C9;
    static const sc_lv<11> ap_const_lv11_737;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<8> ap_const_lv8_4D;
    static const sc_lv<8> ap_const_lv8_E8;
    static const sc_lv<9> ap_const_lv9_118;
    static const sc_lv<9> ap_const_lv9_4E;
    static const sc_lv<8> ap_const_lv8_E9;
    static const sc_lv<8> ap_const_lv8_4E;
    static const sc_lv<9> ap_const_lv9_1B2;
    static const sc_lv<9> ap_const_lv9_E8;
    static const sc_lv<11> ap_const_lv11_EC;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_78A;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<11> ap_const_lv11_7C;
    static const sc_lv<11> ap_const_lv11_7C2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<11> ap_const_lv11_3E;
    static const sc_lv<11> ap_const_lv11_7E1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<11> ap_const_lv11_1E;
    static const sc_lv<11> ap_const_lv11_7F1;
    static const sc_lv<11> ap_const_lv11_E;
    static const sc_lv<11> ap_const_lv11_7F9;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<11> ap_const_lv11_6;
    static const sc_lv<11> ap_const_lv11_7FD;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln101_10_fu_627_p2();
    void thread_add_ln101_11_fu_725_p2();
    void thread_add_ln101_12_fu_731_p2();
    void thread_add_ln101_13_fu_829_p2();
    void thread_add_ln101_14_fu_835_p2();
    void thread_add_ln101_1_fu_196_p2();
    void thread_add_ln101_2_fu_202_p2();
    void thread_add_ln101_3_fu_308_p2();
    void thread_add_ln101_4_fu_314_p2();
    void thread_add_ln101_5_fu_416_p2();
    void thread_add_ln101_6_fu_422_p2();
    void thread_add_ln101_7_fu_555_p2();
    void thread_add_ln101_8_fu_560_p2();
    void thread_add_ln101_9_fu_621_p2();
    void thread_add_ln101_fu_134_p2();
    void thread_add_ln203_10_fu_1025_p2();
    void thread_add_ln203_11_fu_498_p2();
    void thread_add_ln203_12_fu_599_p2();
    void thread_add_ln203_13_fu_703_p2();
    void thread_add_ln203_14_fu_807_p2();
    void thread_add_ln203_15_fu_906_p2();
    void thread_add_ln203_16_fu_973_p2();
    void thread_add_ln203_17_fu_1043_p2();
    void thread_add_ln203_1_fu_286_p2();
    void thread_add_ln203_2_fu_376_p2();
    void thread_add_ln203_3_fu_394_p2();
    void thread_add_ln203_4_fu_480_p2();
    void thread_add_ln203_5_fu_583_p2();
    void thread_add_ln203_6_fu_685_p2();
    void thread_add_ln203_7_fu_789_p2();
    void thread_add_ln203_8_fu_891_p2();
    void thread_add_ln203_9_fu_955_p2();
    void thread_add_ln203_fu_268_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_lshr_ln_fu_232_p4();
    void thread_select_ln101_10_fu_548_p3();
    void thread_select_ln101_11_fu_512_p3();
    void thread_select_ln101_12_fu_520_p3();
    void thread_select_ln101_13_fu_613_p3();
    void thread_select_ln101_14_fu_633_p3();
    void thread_select_ln101_15_fu_641_p3();
    void thread_select_ln101_16_fu_717_p3();
    void thread_select_ln101_17_fu_737_p3();
    void thread_select_ln101_18_fu_745_p3();
    void thread_select_ln101_19_fu_821_p3();
    void thread_select_ln101_1_fu_188_p3();
    void thread_select_ln101_20_fu_841_p3();
    void thread_select_ln101_21_fu_849_p3();
    void thread_select_ln101_22_fu_911_p3();
    void thread_select_ln101_23_fu_918_p3();
    void thread_select_ln101_24_fu_979_p3();
    void thread_select_ln101_25_fu_986_p3();
    void thread_select_ln101_26_fu_1049_p3();
    void thread_select_ln101_27_fu_1056_p3();
    void thread_select_ln101_2_fu_208_p3();
    void thread_select_ln101_3_fu_220_p3();
    void thread_select_ln101_4_fu_300_p3();
    void thread_select_ln101_5_fu_320_p3();
    void thread_select_ln101_6_fu_328_p3();
    void thread_select_ln101_7_fu_408_p3();
    void thread_select_ln101_8_fu_428_p3();
    void thread_select_ln101_9_fu_436_p3();
    void thread_select_ln101_fu_126_p3();
    void thread_select_ln1371_1_fu_1001_p3();
    void thread_select_ln1371_2_fu_1017_p3();
    void thread_select_ln1371_fu_933_p3();
    void thread_select_ln203_1_fu_156_p3();
    void thread_select_ln203_2_fu_164_p3();
    void thread_select_ln203_3_fu_172_p3();
    void thread_select_ln203_fu_148_p3();
    void thread_sext_ln101_1_fu_256_p1();
    void thread_sext_ln101_2_fu_566_p1();
    void thread_sext_ln101_3_fu_364_p1();
    void thread_sext_ln101_4_fu_468_p1();
    void thread_sext_ln101_5_fu_572_p1();
    void thread_sext_ln101_6_fu_673_p1();
    void thread_sext_ln101_7_fu_777_p1();
    void thread_sext_ln101_8_fu_888_p1();
    void thread_sext_ln101_9_fu_1063_p1();
    void thread_sext_ln101_fu_216_p1();
    void thread_sext_ln1333_fu_454_p1();
    void thread_sext_ln1371_1_fu_659_p1();
    void thread_sext_ln1371_2_fu_763_p1();
    void thread_sext_ln1371_3_fu_885_p1();
    void thread_sext_ln1371_fu_569_p1();
    void thread_sext_ln203_fu_951_p1();
    void thread_sub_ln203_10_fu_1031_p2();
    void thread_sub_ln203_11_fu_492_p2();
    void thread_sub_ln203_12_fu_594_p2();
    void thread_sub_ln203_13_fu_697_p2();
    void thread_sub_ln203_14_fu_801_p2();
    void thread_sub_ln203_15_fu_901_p2();
    void thread_sub_ln203_16_fu_967_p2();
    void thread_sub_ln203_17_fu_1037_p2();
    void thread_sub_ln203_1_fu_280_p2();
    void thread_sub_ln203_2_fu_382_p2();
    void thread_sub_ln203_3_fu_388_p2();
    void thread_sub_ln203_4_fu_486_p2();
    void thread_sub_ln203_5_fu_588_p2();
    void thread_sub_ln203_6_fu_691_p2();
    void thread_sub_ln203_7_fu_795_p2();
    void thread_sub_ln203_8_fu_896_p2();
    void thread_sub_ln203_9_fu_961_p2();
    void thread_sub_ln203_fu_274_p2();
    void thread_tmp_10_fu_444_p4();
    void thread_tmp_11_fu_458_p4();
    void thread_tmp_12_fu_472_p3();
    void thread_tmp_16_fu_575_p3();
    void thread_tmp_17_fu_605_p3();
    void thread_tmp_18_fu_649_p4();
    void thread_tmp_19_fu_663_p4();
    void thread_tmp_1_fu_140_p3();
    void thread_tmp_20_fu_677_p3();
    void thread_tmp_21_fu_709_p3();
    void thread_tmp_22_fu_753_p4();
    void thread_tmp_23_fu_767_p4();
    void thread_tmp_24_fu_781_p3();
    void thread_tmp_25_fu_813_p3();
    void thread_tmp_29_fu_925_p3();
    void thread_tmp_2_fu_180_p3();
    void thread_tmp_30_fu_941_p4();
    void thread_tmp_31_fu_993_p3();
    void thread_tmp_32_fu_1009_p3();
    void thread_tmp_3_fu_246_p4();
    void thread_tmp_4_fu_260_p3();
    void thread_tmp_5_fu_292_p3();
    void thread_tmp_6_fu_340_p4();
    void thread_tmp_7_fu_354_p4();
    void thread_tmp_8_fu_368_p3();
    void thread_tmp_9_fu_400_p3();
    void thread_tmp_fu_118_p1();
    void thread_tmp_fu_118_p3();
    void thread_z_V_read_cast_fu_114_p0();
    void thread_z_V_read_cast_fu_114_p1();
    void thread_zext_ln101_fu_336_p1();
    void thread_zext_ln1333_1_fu_350_p1();
    void thread_zext_ln1333_2_fu_228_p1();
    void thread_zext_ln1333_fu_242_p1();
};

}

using namespace ap_rtl;

#endif
