// Seed: 2494120261
module module_0 (
    output tri id_0,
    output wand id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9
);
  wire [-1 : 1] id_11;
  wire id_12;
  assign module_1.id_3 = 0;
  wire id_13;
  ;
  wire id_14;
  ;
  wire id_15;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd25
) (
    output uwire id_0,
    input supply1 id_1,
    output wor id_2,
    output wand _id_3,
    input supply0 id_4
);
  for (id_6 = 1; id_1 == ""; id_6 = -1) begin : LABEL_0
    logic [-1 : id_3] id_7;
    ;
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_4,
      id_4,
      id_2,
      id_0,
      id_1,
      id_4,
      id_1
  );
  assign id_2 = id_4;
endmodule
