

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Fri Jan 26 21:45:24 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.221|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4639572|  4639572|  4639572|  4639572|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |                       |            |      Latency      |      Interval     | Pipeline|
        |        Instance       |   Module   |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |grp_flat_fu_446        |flat        |      802|      802|      802|      802|   none  |
        |grp_conv_2_fu_454      |conv_2      |  4460550|  4460550|  4460550|  4460550|   none  |
        |grp_dense_fu_656       |dense       |    32051|    32051|    32051|    32051|   none  |
        |grp_conv_1_fu_666      |conv_1      |   108178|   108178|   108178|   108178|   none  |
        |grp_max_pool_1_fu_692  |max_pool_1  |    10818|    10818|    10818|    10818|   none  |
        |grp_max_pool_2_fu_699  |max_pool_2  |     3202|     3202|     3202|     3202|   none  |
        +-----------------------+------------+---------+---------+---------+---------+---------+

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|    28|    no    |
        |- memset_conv_1_out     |  22333|  22333|       859|          -|          -|    26|    no    |
        | + memset_conv_1_out    |    857|    857|        33|          -|          -|    26|    no    |
        |  ++ memset_conv_1_out  |     31|     31|         1|          -|          -|    32|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 7 6 5 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !31"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !37"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%conv_1_input_0 = alloca [784 x float], align 4" [cnn/cnn.cpp:13]   --->   Operation 23 'alloca' 'conv_1_input_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%conv_1_out = alloca [21632 x float], align 4" [cnn/cnn.cpp:29]   --->   Operation 24 'alloca' 'conv_1_out' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind" [cnn/cnn.cpp:12]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind" [cnn/cnn.cpp:12]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str238, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [9 x i8]* @p_str339, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind" [cnn/cnn.cpp:12]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x float]* %prediction, [1 x i8]* @p_str137, [12 x i8]* @p_str440, [1 x i8]* @p_str137, i32 -1, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind" [cnn/cnn.cpp:12]   --->   Operation 28 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 31 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:17]   --->   Operation 32 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:17]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %meminst.preheader, label %1" [cnn/cnn.cpp:17]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:24]   --->   Operation 36 'add' 'ix_in' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:23]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %tmp to i11" [cnn/cnn.cpp:23]   --->   Operation 38 'zext' 'zext_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:23]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %tmp_s to i11" [cnn/cnn.cpp:23]   --->   Operation 40 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23, %zext_ln23_1" [cnn/cnn.cpp:23]   --->   Operation 41 'sub' 'sub_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:19]   --->   Operation 42 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (1.76ns)   --->   "br label %meminst" [cnn/cnn.cpp:29]   --->   Operation 43 'br' <Predicate = (icmp_ln17)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln24, %3 ]" [cnn/cnn.cpp:24]   --->   Operation 44 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j, %3 ]"   --->   Operation 45 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln19 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn/cnn.cpp:19]   --->   Operation 48 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:19]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln24 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:24]   --->   Operation 50 'add' 'add_ln24' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:23]   --->   Operation 51 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %sub_ln23, %zext_ln23_3" [cnn/cnn.cpp:23]   --->   Operation 52 'add' 'add_ln23' <Predicate = (!icmp_ln19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:23]   --->   Operation 53 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln23_2" [cnn/cnn.cpp:23]   --->   Operation 54 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 55 'load' 'cnn_input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 56 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23 to i64" [cnn/cnn.cpp:23]   --->   Operation 57 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%conv_1_input_0_addr = getelementptr [784 x float]* %conv_1_input_0, i64 0, i64 %sext_ln23" [cnn/cnn.cpp:23]   --->   Operation 58 'getelementptr' 'conv_1_input_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 59 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:19]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.78>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i5 [ %add_ln29, %meminst1 ], [ 0, %meminst.preheader ]" [cnn/cnn.cpp:29]   --->   Operation 62 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ %add_ln29_4, %meminst1 ], [ 0, %meminst.preheader ]" [cnn/cnn.cpp:29]   --->   Operation 63 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln29_4 = add i10 %phi_mul, 26" [cnn/cnn.cpp:29]   --->   Operation 64 'add' 'add_ln29_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln29 = add i5 %phi_ln29, 1" [cnn/cnn.cpp:29]   --->   Operation 65 'add' 'add_ln29' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %meminst2"   --->   Operation 67 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 1.78>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%phi_ln29_1 = phi i5 [ 0, %meminst ], [ %add_ln29_1, %meminst25 ]" [cnn/cnn.cpp:29]   --->   Operation 68 'phi' 'phi_ln29_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln29_1 = add i5 %phi_ln29_1, 1" [cnn/cnn.cpp:29]   --->   Operation 69 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %phi_ln29_1 to i10" [cnn/cnn.cpp:29]   --->   Operation 70 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln29_3 = add i10 %zext_ln29, %phi_mul" [cnn/cnn.cpp:29]   --->   Operation 71 'add' 'add_ln29_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.76ns)   --->   "br label %meminst6"   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%phi_ln29_2 = phi i5 [ 0, %meminst2 ], [ %add_ln29_2, %meminst6 ]" [cnn/cnn.cpp:29]   --->   Operation 74 'phi' 'phi_ln29_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.78ns)   --->   "%add_ln29_2 = add i5 %phi_ln29_2, 1" [cnn/cnn.cpp:29]   --->   Operation 75 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_15 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln29_3, i5 %phi_ln29_2)" [cnn/cnn.cpp:29]   --->   Operation 76 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i15 %tmp_15 to i64" [cnn/cnn.cpp:29]   --->   Operation 77 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln29_1" [cnn/cnn.cpp:29]   --->   Operation 78 'getelementptr' 'conv_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %conv_1_out_addr, align 4" [cnn/cnn.cpp:29]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 80 [1/1] (1.36ns)   --->   "%icmp_ln29 = icmp eq i5 %phi_ln29_2, -1" [cnn/cnn.cpp:29]   --->   Operation 80 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 82 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %meminst25, label %meminst6" [cnn/cnn.cpp:29]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.36ns)   --->   "%icmp_ln29_1 = icmp eq i5 %phi_ln29_1, -7" [cnn/cnn.cpp:29]   --->   Operation 84 'icmp' 'icmp_ln29_1' <Predicate = (icmp_ln29)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 85 'specloopname' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29_1, label %meminst1, label %meminst2" [cnn/cnn.cpp:29]   --->   Operation 86 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.36ns)   --->   "%icmp_ln29_2 = icmp eq i5 %phi_ln29, -7" [cnn/cnn.cpp:29]   --->   Operation 87 'icmp' 'icmp_ln29_2' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 88 'specloopname' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29_2, label %4, label %meminst" [cnn/cnn.cpp:29]   --->   Operation 89 'br' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input_0, [21632 x float]* %conv_1_out) nounwind" [cnn/cnn.cpp:30]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input_0, [21632 x float]* %conv_1_out) nounwind" [cnn/cnn.cpp:30]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:36]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:36]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 94 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([7744 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:41]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([7744 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:41]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 96 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1600 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:46]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1600 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:46]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 0.00>
ST_16 : Operation 98 [2/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* @flat_array) nounwind" [cnn/cnn.cpp:49]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 0.00>
ST_17 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* @flat_array) nounwind" [cnn/cnn.cpp:49]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 0.00>
ST_18 : Operation 100 [2/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:51]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 0.00>
ST_19 : Operation 101 [1/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:51]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:52]   --->   Operation 102 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ conv_1_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000000000]
conv_1_input_0      (alloca           ) [ 00111111110000000000]
conv_1_out          (alloca           ) [ 00111111111100000000]
specinterface_ln12  (specinterface    ) [ 00000000000000000000]
specinterface_ln12  (specinterface    ) [ 00000000000000000000]
specinterface_ln12  (specinterface    ) [ 00000000000000000000]
specmemcore_ln12    (specmemcore      ) [ 00000000000000000000]
br_ln17             (br               ) [ 01111000000000000000]
i_0                 (phi              ) [ 00100000000000000000]
ix_in_0             (phi              ) [ 00111000000000000000]
icmp_ln17           (icmp             ) [ 00111000000000000000]
empty               (speclooptripcount) [ 00000000000000000000]
i                   (add              ) [ 01111000000000000000]
br_ln17             (br               ) [ 00000000000000000000]
ix_in               (add              ) [ 01111000000000000000]
tmp                 (bitconcatenate   ) [ 00000000000000000000]
zext_ln23           (zext             ) [ 00000000000000000000]
tmp_s               (bitconcatenate   ) [ 00000000000000000000]
zext_ln23_1         (zext             ) [ 00000000000000000000]
sub_ln23            (sub              ) [ 00011000000000000000]
br_ln19             (br               ) [ 00111000000000000000]
br_ln29             (br               ) [ 00111111000000000000]
ix_in_1             (phi              ) [ 00010000000000000000]
j_0                 (phi              ) [ 00010000000000000000]
icmp_ln19           (icmp             ) [ 00111000000000000000]
empty_16            (speclooptripcount) [ 00000000000000000000]
j                   (add              ) [ 00111000000000000000]
br_ln19             (br               ) [ 00000000000000000000]
add_ln24            (add              ) [ 00111000000000000000]
zext_ln23_3         (zext             ) [ 00000000000000000000]
add_ln23            (add              ) [ 00001000000000000000]
zext_ln23_2         (zext             ) [ 00000000000000000000]
cnn_input_addr      (getelementptr    ) [ 00001000000000000000]
br_ln0              (br               ) [ 01111000000000000000]
sext_ln23           (sext             ) [ 00000000000000000000]
conv_1_input_0_addr (getelementptr    ) [ 00000000000000000000]
cnn_input_load      (load             ) [ 00000000000000000000]
store_ln23          (store            ) [ 00000000000000000000]
br_ln19             (br               ) [ 00111000000000000000]
phi_ln29            (phi              ) [ 00000111000000000000]
phi_mul             (phi              ) [ 00000110000000000000]
add_ln29_4          (add              ) [ 00100111000000000000]
add_ln29            (add              ) [ 00100111000000000000]
empty_17            (speclooptripcount) [ 00000000000000000000]
br_ln0              (br               ) [ 00000111000000000000]
phi_ln29_1          (phi              ) [ 00000011000000000000]
add_ln29_1          (add              ) [ 00000111000000000000]
zext_ln29           (zext             ) [ 00000000000000000000]
add_ln29_3          (add              ) [ 00000001000000000000]
empty_18            (speclooptripcount) [ 00000000000000000000]
br_ln0              (br               ) [ 00000111000000000000]
phi_ln29_2          (phi              ) [ 00000001000000000000]
add_ln29_2          (add              ) [ 00000111000000000000]
tmp_15              (bitconcatenate   ) [ 00000000000000000000]
zext_ln29_1         (zext             ) [ 00000000000000000000]
conv_1_out_addr     (getelementptr    ) [ 00000000000000000000]
store_ln29          (store            ) [ 00000000000000000000]
icmp_ln29           (icmp             ) [ 00000111000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
empty_19            (speclooptripcount) [ 00000000000000000000]
br_ln29             (br               ) [ 00000111000000000000]
icmp_ln29_1         (icmp             ) [ 00000111000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
br_ln29             (br               ) [ 00000111000000000000]
icmp_ln29_2         (icmp             ) [ 00000111000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
br_ln29             (br               ) [ 00100111000000000000]
call_ln30           (call             ) [ 00000000000000000000]
call_ln36           (call             ) [ 00000000000000000000]
call_ln41           (call             ) [ 00000000000000000000]
call_ln46           (call             ) [ 00000000000000000000]
call_ln49           (call             ) [ 00000000000000000000]
call_ln51           (call             ) [ 00000000000000000000]
ret_ln52            (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_0_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_1_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_1_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_1_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_weights_2_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_weights_2_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_weights_2_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_bias">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_2_bias">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_2_weights_0_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_2_weights_0_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_2_weights_0_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_2_weights_0_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_2_weights_0_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_2_weights_0_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_2_weights_0_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_2_weights_0_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_2_weights_0_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_2_weights_0_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_2_weights_0_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_2_weights_0_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_2_weights_0_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_2_weights_0_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_2_weights_0_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_2_weights_0_15">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_2_weights_0_16">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_2_weights_0_17">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_2_weights_0_18">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_2_weights_0_19">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_2_weights_0_20">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_2_weights_0_21">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_2_weights_0_22">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_2_weights_0_23">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_2_weights_0_24">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_2_weights_0_25">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_2_weights_0_26">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_2_weights_0_27">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_2_weights_0_28">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_2_weights_0_29">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_2_weights_0_30">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_2_weights_0_31">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_2_weights_1_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_2_weights_1_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_2_weights_1_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_2_weights_1_3">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_2_weights_1_4">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_2_weights_1_5">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv_2_weights_1_6">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_2_weights_1_7">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_2_weights_1_8">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv_2_weights_1_9">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_2_weights_1_10">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_2_weights_1_11">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv_2_weights_1_12">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv_2_weights_1_13">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv_2_weights_1_14">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv_2_weights_1_15">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv_2_weights_1_16">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv_2_weights_1_17">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv_2_weights_1_18">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="conv_2_weights_1_19">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="conv_2_weights_1_20">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="conv_2_weights_1_21">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="conv_2_weights_1_22">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="conv_2_weights_1_23">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="conv_2_weights_1_24">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="conv_2_weights_1_25">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="conv_2_weights_1_26">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="conv_2_weights_1_27">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="conv_2_weights_1_28">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="conv_2_weights_1_29">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="conv_2_weights_1_30">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="conv_2_weights_1_31">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="conv_2_weights_2_0">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="conv_2_weights_2_1">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="conv_2_weights_2_2">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="conv_2_weights_2_3">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="conv_2_weights_2_4">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="conv_2_weights_2_5">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="conv_2_weights_2_6">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="conv_2_weights_2_7">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="conv_2_weights_2_8">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="conv_2_weights_2_9">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="conv_2_weights_2_10">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="conv_2_weights_2_11">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="conv_2_weights_2_12">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="conv_2_weights_2_13">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="conv_2_weights_2_14">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="conv_2_weights_2_15">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="conv_2_weights_2_16">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="conv_2_weights_2_17">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="conv_2_weights_2_18">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="conv_2_weights_2_19">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="conv_2_weights_2_20">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="conv_2_weights_2_21">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="conv_2_weights_2_22">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="conv_2_weights_2_23">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="conv_2_weights_2_24">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="conv_2_weights_2_25">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="conv_2_weights_2_26">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="conv_2_weights_2_27">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="conv_2_weights_2_28">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="conv_2_weights_2_29">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="conv_2_weights_2_30">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="conv_2_weights_2_31">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="conv_2_out">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="flat_array">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="dense_weights">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str440"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv_1_out_st"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense"/></StgValue>
</bind>
</comp>

<comp id="308" class="1004" name="conv_1_input_0_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="conv_1_out_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="cnn_input_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="10" slack="0"/>
<pin id="320" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="conv_1_input_0_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="11" slack="0"/>
<pin id="333" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_addr/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln23_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="conv_1_out_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="15" slack="0"/>
<pin id="346" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln29_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/7 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_0_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="i_0_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="ix_in_0_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="1"/>
<pin id="368" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="ix_in_0_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="10" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="378" class="1005" name="ix_in_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="380" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="ix_in_1_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="10" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="388" class="1005" name="j_0_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="1"/>
<pin id="390" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="j_0_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="5" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="399" class="1005" name="phi_ln29_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="1"/>
<pin id="401" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="phi_ln29_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="1" slack="1"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/5 "/>
</bind>
</comp>

<comp id="411" class="1005" name="phi_mul_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="1"/>
<pin id="413" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="phi_mul_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="423" class="1005" name="phi_ln29_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="1"/>
<pin id="425" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29_1 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="phi_ln29_1_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29_1/6 "/>
</bind>
</comp>

<comp id="435" class="1005" name="phi_ln29_2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="1"/>
<pin id="437" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29_2 (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="phi_ln29_2_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29_2/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_flat_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="32" slack="0"/>
<pin id="450" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/16 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_conv_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="0" index="3" bw="32" slack="0"/>
<pin id="459" dir="0" index="4" bw="32" slack="0"/>
<pin id="460" dir="0" index="5" bw="32" slack="0"/>
<pin id="461" dir="0" index="6" bw="32" slack="0"/>
<pin id="462" dir="0" index="7" bw="32" slack="0"/>
<pin id="463" dir="0" index="8" bw="32" slack="0"/>
<pin id="464" dir="0" index="9" bw="32" slack="0"/>
<pin id="465" dir="0" index="10" bw="32" slack="0"/>
<pin id="466" dir="0" index="11" bw="32" slack="0"/>
<pin id="467" dir="0" index="12" bw="32" slack="0"/>
<pin id="468" dir="0" index="13" bw="32" slack="0"/>
<pin id="469" dir="0" index="14" bw="32" slack="0"/>
<pin id="470" dir="0" index="15" bw="32" slack="0"/>
<pin id="471" dir="0" index="16" bw="32" slack="0"/>
<pin id="472" dir="0" index="17" bw="32" slack="0"/>
<pin id="473" dir="0" index="18" bw="32" slack="0"/>
<pin id="474" dir="0" index="19" bw="32" slack="0"/>
<pin id="475" dir="0" index="20" bw="32" slack="0"/>
<pin id="476" dir="0" index="21" bw="32" slack="0"/>
<pin id="477" dir="0" index="22" bw="32" slack="0"/>
<pin id="478" dir="0" index="23" bw="32" slack="0"/>
<pin id="479" dir="0" index="24" bw="32" slack="0"/>
<pin id="480" dir="0" index="25" bw="32" slack="0"/>
<pin id="481" dir="0" index="26" bw="32" slack="0"/>
<pin id="482" dir="0" index="27" bw="32" slack="0"/>
<pin id="483" dir="0" index="28" bw="32" slack="0"/>
<pin id="484" dir="0" index="29" bw="32" slack="0"/>
<pin id="485" dir="0" index="30" bw="32" slack="0"/>
<pin id="486" dir="0" index="31" bw="32" slack="0"/>
<pin id="487" dir="0" index="32" bw="32" slack="0"/>
<pin id="488" dir="0" index="33" bw="32" slack="0"/>
<pin id="489" dir="0" index="34" bw="32" slack="0"/>
<pin id="490" dir="0" index="35" bw="32" slack="0"/>
<pin id="491" dir="0" index="36" bw="32" slack="0"/>
<pin id="492" dir="0" index="37" bw="32" slack="0"/>
<pin id="493" dir="0" index="38" bw="32" slack="0"/>
<pin id="494" dir="0" index="39" bw="32" slack="0"/>
<pin id="495" dir="0" index="40" bw="32" slack="0"/>
<pin id="496" dir="0" index="41" bw="32" slack="0"/>
<pin id="497" dir="0" index="42" bw="32" slack="0"/>
<pin id="498" dir="0" index="43" bw="32" slack="0"/>
<pin id="499" dir="0" index="44" bw="32" slack="0"/>
<pin id="500" dir="0" index="45" bw="32" slack="0"/>
<pin id="501" dir="0" index="46" bw="32" slack="0"/>
<pin id="502" dir="0" index="47" bw="32" slack="0"/>
<pin id="503" dir="0" index="48" bw="32" slack="0"/>
<pin id="504" dir="0" index="49" bw="32" slack="0"/>
<pin id="505" dir="0" index="50" bw="32" slack="0"/>
<pin id="506" dir="0" index="51" bw="32" slack="0"/>
<pin id="507" dir="0" index="52" bw="32" slack="0"/>
<pin id="508" dir="0" index="53" bw="32" slack="0"/>
<pin id="509" dir="0" index="54" bw="32" slack="0"/>
<pin id="510" dir="0" index="55" bw="32" slack="0"/>
<pin id="511" dir="0" index="56" bw="32" slack="0"/>
<pin id="512" dir="0" index="57" bw="32" slack="0"/>
<pin id="513" dir="0" index="58" bw="32" slack="0"/>
<pin id="514" dir="0" index="59" bw="32" slack="0"/>
<pin id="515" dir="0" index="60" bw="32" slack="0"/>
<pin id="516" dir="0" index="61" bw="32" slack="0"/>
<pin id="517" dir="0" index="62" bw="32" slack="0"/>
<pin id="518" dir="0" index="63" bw="32" slack="0"/>
<pin id="519" dir="0" index="64" bw="32" slack="0"/>
<pin id="520" dir="0" index="65" bw="32" slack="0"/>
<pin id="521" dir="0" index="66" bw="32" slack="0"/>
<pin id="522" dir="0" index="67" bw="32" slack="0"/>
<pin id="523" dir="0" index="68" bw="32" slack="0"/>
<pin id="524" dir="0" index="69" bw="32" slack="0"/>
<pin id="525" dir="0" index="70" bw="32" slack="0"/>
<pin id="526" dir="0" index="71" bw="32" slack="0"/>
<pin id="527" dir="0" index="72" bw="32" slack="0"/>
<pin id="528" dir="0" index="73" bw="32" slack="0"/>
<pin id="529" dir="0" index="74" bw="32" slack="0"/>
<pin id="530" dir="0" index="75" bw="32" slack="0"/>
<pin id="531" dir="0" index="76" bw="32" slack="0"/>
<pin id="532" dir="0" index="77" bw="32" slack="0"/>
<pin id="533" dir="0" index="78" bw="32" slack="0"/>
<pin id="534" dir="0" index="79" bw="32" slack="0"/>
<pin id="535" dir="0" index="80" bw="32" slack="0"/>
<pin id="536" dir="0" index="81" bw="32" slack="0"/>
<pin id="537" dir="0" index="82" bw="32" slack="0"/>
<pin id="538" dir="0" index="83" bw="32" slack="0"/>
<pin id="539" dir="0" index="84" bw="32" slack="0"/>
<pin id="540" dir="0" index="85" bw="32" slack="0"/>
<pin id="541" dir="0" index="86" bw="32" slack="0"/>
<pin id="542" dir="0" index="87" bw="32" slack="0"/>
<pin id="543" dir="0" index="88" bw="32" slack="0"/>
<pin id="544" dir="0" index="89" bw="32" slack="0"/>
<pin id="545" dir="0" index="90" bw="32" slack="0"/>
<pin id="546" dir="0" index="91" bw="32" slack="0"/>
<pin id="547" dir="0" index="92" bw="32" slack="0"/>
<pin id="548" dir="0" index="93" bw="32" slack="0"/>
<pin id="549" dir="0" index="94" bw="32" slack="0"/>
<pin id="550" dir="0" index="95" bw="32" slack="0"/>
<pin id="551" dir="0" index="96" bw="32" slack="0"/>
<pin id="552" dir="0" index="97" bw="32" slack="0"/>
<pin id="553" dir="0" index="98" bw="32" slack="0"/>
<pin id="554" dir="0" index="99" bw="32" slack="0"/>
<pin id="555" dir="1" index="100" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_dense_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="0" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="0"/>
<pin id="660" dir="0" index="3" bw="32" slack="0"/>
<pin id="661" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/18 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_conv_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="0" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="669" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="670" dir="0" index="3" bw="32" slack="0"/>
<pin id="671" dir="0" index="4" bw="32" slack="0"/>
<pin id="672" dir="0" index="5" bw="32" slack="0"/>
<pin id="673" dir="0" index="6" bw="32" slack="0"/>
<pin id="674" dir="0" index="7" bw="32" slack="0"/>
<pin id="675" dir="0" index="8" bw="32" slack="0"/>
<pin id="676" dir="0" index="9" bw="32" slack="0"/>
<pin id="677" dir="0" index="10" bw="32" slack="0"/>
<pin id="678" dir="0" index="11" bw="32" slack="0"/>
<pin id="679" dir="0" index="12" bw="32" slack="0"/>
<pin id="680" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_max_pool_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="0" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="695" dir="0" index="2" bw="32" slack="0"/>
<pin id="696" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/10 "/>
</bind>
</comp>

<comp id="699" class="1004" name="grp_max_pool_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="0" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="32" slack="0"/>
<pin id="703" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/14 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln17_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="i_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="ix_in_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="0"/>
<pin id="721" dir="0" index="1" bw="6" slack="0"/>
<pin id="722" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="10" slack="0"/>
<pin id="727" dir="0" index="1" bw="5" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln23_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_s_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="0"/>
<pin id="739" dir="0" index="1" bw="5" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln23_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sub_ln23_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="10" slack="0"/>
<pin id="751" dir="0" index="1" bw="7" slack="0"/>
<pin id="752" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln19_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="0"/>
<pin id="757" dir="0" index="1" bw="3" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="j_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln24_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln23_3_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln23_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="11" slack="1"/>
<pin id="779" dir="0" index="1" bw="5" slack="0"/>
<pin id="780" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln23_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln23_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="1"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln29_4_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="0"/>
<pin id="793" dir="0" index="1" bw="6" slack="0"/>
<pin id="794" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add_ln29_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln29_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln29_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="5" slack="0"/>
<pin id="811" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln29_3_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="0"/>
<pin id="815" dir="0" index="1" bw="10" slack="1"/>
<pin id="816" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln29_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/7 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_15_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="15" slack="0"/>
<pin id="827" dir="0" index="1" bw="10" slack="1"/>
<pin id="828" dir="0" index="2" bw="5" slack="0"/>
<pin id="829" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln29_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="15" slack="0"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/7 "/>
</bind>
</comp>

<comp id="837" class="1004" name="icmp_ln29_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/7 "/>
</bind>
</comp>

<comp id="843" class="1004" name="icmp_ln29_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="5" slack="1"/>
<pin id="845" dir="0" index="1" bw="4" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/7 "/>
</bind>
</comp>

<comp id="849" class="1004" name="icmp_ln29_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="5" slack="2"/>
<pin id="851" dir="0" index="1" bw="4" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/7 "/>
</bind>
</comp>

<comp id="858" class="1005" name="i_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="0"/>
<pin id="860" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="863" class="1005" name="ix_in_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="10" slack="0"/>
<pin id="865" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="868" class="1005" name="sub_ln23_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="11" slack="1"/>
<pin id="870" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23 "/>
</bind>
</comp>

<comp id="876" class="1005" name="j_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="0"/>
<pin id="878" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="881" class="1005" name="add_ln24_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="0"/>
<pin id="883" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="886" class="1005" name="add_ln23_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="11" slack="1"/>
<pin id="888" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="891" class="1005" name="cnn_input_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="10" slack="1"/>
<pin id="893" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="896" class="1005" name="add_ln29_4_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="0"/>
<pin id="898" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_4 "/>
</bind>
</comp>

<comp id="901" class="1005" name="add_ln29_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="0"/>
<pin id="903" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="906" class="1005" name="add_ln29_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="0"/>
<pin id="908" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="add_ln29_3_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="1"/>
<pin id="913" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_3 "/>
</bind>
</comp>

<comp id="916" class="1005" name="add_ln29_2_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="0"/>
<pin id="918" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="311"><net_src comp="234" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="234" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="276" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="276" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="323" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="329" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="276" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="284" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="254" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="256" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="387"><net_src comp="366" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="254" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="254" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="410"><net_src comp="403" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="414"><net_src comp="256" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="426"><net_src comp="254" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="438"><net_src comp="254" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="451"><net_src comp="304" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="224" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="222" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="556"><net_src comp="300" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="557"><net_src comp="220" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="558"><net_src comp="26" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="559"><net_src comp="28" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="560"><net_src comp="24" pin="0"/><net_sink comp="454" pin=4"/></net>

<net id="561"><net_src comp="30" pin="0"/><net_sink comp="454" pin=5"/></net>

<net id="562"><net_src comp="32" pin="0"/><net_sink comp="454" pin=6"/></net>

<net id="563"><net_src comp="34" pin="0"/><net_sink comp="454" pin=7"/></net>

<net id="564"><net_src comp="36" pin="0"/><net_sink comp="454" pin=8"/></net>

<net id="565"><net_src comp="38" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="566"><net_src comp="40" pin="0"/><net_sink comp="454" pin=10"/></net>

<net id="567"><net_src comp="42" pin="0"/><net_sink comp="454" pin=11"/></net>

<net id="568"><net_src comp="44" pin="0"/><net_sink comp="454" pin=12"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="454" pin=13"/></net>

<net id="570"><net_src comp="48" pin="0"/><net_sink comp="454" pin=14"/></net>

<net id="571"><net_src comp="50" pin="0"/><net_sink comp="454" pin=15"/></net>

<net id="572"><net_src comp="52" pin="0"/><net_sink comp="454" pin=16"/></net>

<net id="573"><net_src comp="54" pin="0"/><net_sink comp="454" pin=17"/></net>

<net id="574"><net_src comp="56" pin="0"/><net_sink comp="454" pin=18"/></net>

<net id="575"><net_src comp="58" pin="0"/><net_sink comp="454" pin=19"/></net>

<net id="576"><net_src comp="60" pin="0"/><net_sink comp="454" pin=20"/></net>

<net id="577"><net_src comp="62" pin="0"/><net_sink comp="454" pin=21"/></net>

<net id="578"><net_src comp="64" pin="0"/><net_sink comp="454" pin=22"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="454" pin=23"/></net>

<net id="580"><net_src comp="68" pin="0"/><net_sink comp="454" pin=24"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="454" pin=25"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="454" pin=26"/></net>

<net id="583"><net_src comp="74" pin="0"/><net_sink comp="454" pin=27"/></net>

<net id="584"><net_src comp="76" pin="0"/><net_sink comp="454" pin=28"/></net>

<net id="585"><net_src comp="78" pin="0"/><net_sink comp="454" pin=29"/></net>

<net id="586"><net_src comp="80" pin="0"/><net_sink comp="454" pin=30"/></net>

<net id="587"><net_src comp="82" pin="0"/><net_sink comp="454" pin=31"/></net>

<net id="588"><net_src comp="84" pin="0"/><net_sink comp="454" pin=32"/></net>

<net id="589"><net_src comp="86" pin="0"/><net_sink comp="454" pin=33"/></net>

<net id="590"><net_src comp="88" pin="0"/><net_sink comp="454" pin=34"/></net>

<net id="591"><net_src comp="90" pin="0"/><net_sink comp="454" pin=35"/></net>

<net id="592"><net_src comp="92" pin="0"/><net_sink comp="454" pin=36"/></net>

<net id="593"><net_src comp="94" pin="0"/><net_sink comp="454" pin=37"/></net>

<net id="594"><net_src comp="96" pin="0"/><net_sink comp="454" pin=38"/></net>

<net id="595"><net_src comp="98" pin="0"/><net_sink comp="454" pin=39"/></net>

<net id="596"><net_src comp="100" pin="0"/><net_sink comp="454" pin=40"/></net>

<net id="597"><net_src comp="102" pin="0"/><net_sink comp="454" pin=41"/></net>

<net id="598"><net_src comp="104" pin="0"/><net_sink comp="454" pin=42"/></net>

<net id="599"><net_src comp="106" pin="0"/><net_sink comp="454" pin=43"/></net>

<net id="600"><net_src comp="108" pin="0"/><net_sink comp="454" pin=44"/></net>

<net id="601"><net_src comp="110" pin="0"/><net_sink comp="454" pin=45"/></net>

<net id="602"><net_src comp="112" pin="0"/><net_sink comp="454" pin=46"/></net>

<net id="603"><net_src comp="114" pin="0"/><net_sink comp="454" pin=47"/></net>

<net id="604"><net_src comp="116" pin="0"/><net_sink comp="454" pin=48"/></net>

<net id="605"><net_src comp="118" pin="0"/><net_sink comp="454" pin=49"/></net>

<net id="606"><net_src comp="120" pin="0"/><net_sink comp="454" pin=50"/></net>

<net id="607"><net_src comp="122" pin="0"/><net_sink comp="454" pin=51"/></net>

<net id="608"><net_src comp="124" pin="0"/><net_sink comp="454" pin=52"/></net>

<net id="609"><net_src comp="126" pin="0"/><net_sink comp="454" pin=53"/></net>

<net id="610"><net_src comp="128" pin="0"/><net_sink comp="454" pin=54"/></net>

<net id="611"><net_src comp="130" pin="0"/><net_sink comp="454" pin=55"/></net>

<net id="612"><net_src comp="132" pin="0"/><net_sink comp="454" pin=56"/></net>

<net id="613"><net_src comp="134" pin="0"/><net_sink comp="454" pin=57"/></net>

<net id="614"><net_src comp="136" pin="0"/><net_sink comp="454" pin=58"/></net>

<net id="615"><net_src comp="138" pin="0"/><net_sink comp="454" pin=59"/></net>

<net id="616"><net_src comp="140" pin="0"/><net_sink comp="454" pin=60"/></net>

<net id="617"><net_src comp="142" pin="0"/><net_sink comp="454" pin=61"/></net>

<net id="618"><net_src comp="144" pin="0"/><net_sink comp="454" pin=62"/></net>

<net id="619"><net_src comp="146" pin="0"/><net_sink comp="454" pin=63"/></net>

<net id="620"><net_src comp="148" pin="0"/><net_sink comp="454" pin=64"/></net>

<net id="621"><net_src comp="150" pin="0"/><net_sink comp="454" pin=65"/></net>

<net id="622"><net_src comp="152" pin="0"/><net_sink comp="454" pin=66"/></net>

<net id="623"><net_src comp="154" pin="0"/><net_sink comp="454" pin=67"/></net>

<net id="624"><net_src comp="156" pin="0"/><net_sink comp="454" pin=68"/></net>

<net id="625"><net_src comp="158" pin="0"/><net_sink comp="454" pin=69"/></net>

<net id="626"><net_src comp="160" pin="0"/><net_sink comp="454" pin=70"/></net>

<net id="627"><net_src comp="162" pin="0"/><net_sink comp="454" pin=71"/></net>

<net id="628"><net_src comp="164" pin="0"/><net_sink comp="454" pin=72"/></net>

<net id="629"><net_src comp="166" pin="0"/><net_sink comp="454" pin=73"/></net>

<net id="630"><net_src comp="168" pin="0"/><net_sink comp="454" pin=74"/></net>

<net id="631"><net_src comp="170" pin="0"/><net_sink comp="454" pin=75"/></net>

<net id="632"><net_src comp="172" pin="0"/><net_sink comp="454" pin=76"/></net>

<net id="633"><net_src comp="174" pin="0"/><net_sink comp="454" pin=77"/></net>

<net id="634"><net_src comp="176" pin="0"/><net_sink comp="454" pin=78"/></net>

<net id="635"><net_src comp="178" pin="0"/><net_sink comp="454" pin=79"/></net>

<net id="636"><net_src comp="180" pin="0"/><net_sink comp="454" pin=80"/></net>

<net id="637"><net_src comp="182" pin="0"/><net_sink comp="454" pin=81"/></net>

<net id="638"><net_src comp="184" pin="0"/><net_sink comp="454" pin=82"/></net>

<net id="639"><net_src comp="186" pin="0"/><net_sink comp="454" pin=83"/></net>

<net id="640"><net_src comp="188" pin="0"/><net_sink comp="454" pin=84"/></net>

<net id="641"><net_src comp="190" pin="0"/><net_sink comp="454" pin=85"/></net>

<net id="642"><net_src comp="192" pin="0"/><net_sink comp="454" pin=86"/></net>

<net id="643"><net_src comp="194" pin="0"/><net_sink comp="454" pin=87"/></net>

<net id="644"><net_src comp="196" pin="0"/><net_sink comp="454" pin=88"/></net>

<net id="645"><net_src comp="198" pin="0"/><net_sink comp="454" pin=89"/></net>

<net id="646"><net_src comp="200" pin="0"/><net_sink comp="454" pin=90"/></net>

<net id="647"><net_src comp="202" pin="0"/><net_sink comp="454" pin=91"/></net>

<net id="648"><net_src comp="204" pin="0"/><net_sink comp="454" pin=92"/></net>

<net id="649"><net_src comp="206" pin="0"/><net_sink comp="454" pin=93"/></net>

<net id="650"><net_src comp="208" pin="0"/><net_sink comp="454" pin=94"/></net>

<net id="651"><net_src comp="210" pin="0"/><net_sink comp="454" pin=95"/></net>

<net id="652"><net_src comp="212" pin="0"/><net_sink comp="454" pin=96"/></net>

<net id="653"><net_src comp="214" pin="0"/><net_sink comp="454" pin=97"/></net>

<net id="654"><net_src comp="216" pin="0"/><net_sink comp="454" pin=98"/></net>

<net id="655"><net_src comp="218" pin="0"/><net_sink comp="454" pin=99"/></net>

<net id="662"><net_src comp="306" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="2" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="226" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="224" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="681"><net_src comp="296" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="682"><net_src comp="4" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="683"><net_src comp="6" pin="0"/><net_sink comp="666" pin=4"/></net>

<net id="684"><net_src comp="8" pin="0"/><net_sink comp="666" pin=5"/></net>

<net id="685"><net_src comp="10" pin="0"/><net_sink comp="666" pin=6"/></net>

<net id="686"><net_src comp="12" pin="0"/><net_sink comp="666" pin=7"/></net>

<net id="687"><net_src comp="14" pin="0"/><net_sink comp="666" pin=8"/></net>

<net id="688"><net_src comp="16" pin="0"/><net_sink comp="666" pin=9"/></net>

<net id="689"><net_src comp="18" pin="0"/><net_sink comp="666" pin=10"/></net>

<net id="690"><net_src comp="20" pin="0"/><net_sink comp="666" pin=11"/></net>

<net id="691"><net_src comp="22" pin="0"/><net_sink comp="666" pin=12"/></net>

<net id="697"><net_src comp="298" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="24" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="302" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="222" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="220" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="359" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="258" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="359" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="264" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="370" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="266" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="268" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="359" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="254" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="270" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="359" pin="4"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="272" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="733" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="392" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="258" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="392" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="264" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="381" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="274" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="392" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="381" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="790"><net_src comp="787" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="795"><net_src comp="415" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="278" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="403" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="264" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="427" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="264" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="427" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="411" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="439" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="264" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="282" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="439" pin="4"/><net_sink comp="825" pin=2"/></net>

<net id="835"><net_src comp="825" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="841"><net_src comp="439" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="286" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="423" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="294" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="399" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="294" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="861"><net_src comp="713" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="866"><net_src comp="719" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="871"><net_src comp="749" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="879"><net_src comp="761" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="884"><net_src comp="767" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="889"><net_src comp="777" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="894"><net_src comp="316" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="899"><net_src comp="791" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="904"><net_src comp="797" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="909"><net_src comp="803" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="914"><net_src comp="813" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="919"><net_src comp="819" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="439" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {18 19 }
	Port: max_pool_1_out | {10 11 }
	Port: conv_2_out | {12 13 }
	Port: max_pool_2_out | {14 15 }
	Port: flat_array | {16 17 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_0_0_0 | {8 9 }
	Port: cnn : conv_1_weights_0_1_0 | {8 9 }
	Port: cnn : conv_1_weights_0_2_0 | {8 9 }
	Port: cnn : conv_1_weights_1_0_0 | {8 9 }
	Port: cnn : conv_1_weights_1_1_0 | {8 9 }
	Port: cnn : conv_1_weights_1_2_0 | {8 9 }
	Port: cnn : conv_1_weights_2_0_0 | {8 9 }
	Port: cnn : conv_1_weights_2_1_0 | {8 9 }
	Port: cnn : conv_1_weights_2_2_0 | {8 9 }
	Port: cnn : conv_1_bias | {8 9 }
	Port: cnn : max_pool_1_out | {12 13 }
	Port: cnn : conv_2_bias | {12 13 }
	Port: cnn : conv_2_weights_0_0 | {12 13 }
	Port: cnn : conv_2_weights_0_1 | {12 13 }
	Port: cnn : conv_2_weights_0_2 | {12 13 }
	Port: cnn : conv_2_weights_0_3 | {12 13 }
	Port: cnn : conv_2_weights_0_4 | {12 13 }
	Port: cnn : conv_2_weights_0_5 | {12 13 }
	Port: cnn : conv_2_weights_0_6 | {12 13 }
	Port: cnn : conv_2_weights_0_7 | {12 13 }
	Port: cnn : conv_2_weights_0_8 | {12 13 }
	Port: cnn : conv_2_weights_0_9 | {12 13 }
	Port: cnn : conv_2_weights_0_10 | {12 13 }
	Port: cnn : conv_2_weights_0_11 | {12 13 }
	Port: cnn : conv_2_weights_0_12 | {12 13 }
	Port: cnn : conv_2_weights_0_13 | {12 13 }
	Port: cnn : conv_2_weights_0_14 | {12 13 }
	Port: cnn : conv_2_weights_0_15 | {12 13 }
	Port: cnn : conv_2_weights_0_16 | {12 13 }
	Port: cnn : conv_2_weights_0_17 | {12 13 }
	Port: cnn : conv_2_weights_0_18 | {12 13 }
	Port: cnn : conv_2_weights_0_19 | {12 13 }
	Port: cnn : conv_2_weights_0_20 | {12 13 }
	Port: cnn : conv_2_weights_0_21 | {12 13 }
	Port: cnn : conv_2_weights_0_22 | {12 13 }
	Port: cnn : conv_2_weights_0_23 | {12 13 }
	Port: cnn : conv_2_weights_0_24 | {12 13 }
	Port: cnn : conv_2_weights_0_25 | {12 13 }
	Port: cnn : conv_2_weights_0_26 | {12 13 }
	Port: cnn : conv_2_weights_0_27 | {12 13 }
	Port: cnn : conv_2_weights_0_28 | {12 13 }
	Port: cnn : conv_2_weights_0_29 | {12 13 }
	Port: cnn : conv_2_weights_0_30 | {12 13 }
	Port: cnn : conv_2_weights_0_31 | {12 13 }
	Port: cnn : conv_2_weights_1_0 | {12 13 }
	Port: cnn : conv_2_weights_1_1 | {12 13 }
	Port: cnn : conv_2_weights_1_2 | {12 13 }
	Port: cnn : conv_2_weights_1_3 | {12 13 }
	Port: cnn : conv_2_weights_1_4 | {12 13 }
	Port: cnn : conv_2_weights_1_5 | {12 13 }
	Port: cnn : conv_2_weights_1_6 | {12 13 }
	Port: cnn : conv_2_weights_1_7 | {12 13 }
	Port: cnn : conv_2_weights_1_8 | {12 13 }
	Port: cnn : conv_2_weights_1_9 | {12 13 }
	Port: cnn : conv_2_weights_1_10 | {12 13 }
	Port: cnn : conv_2_weights_1_11 | {12 13 }
	Port: cnn : conv_2_weights_1_12 | {12 13 }
	Port: cnn : conv_2_weights_1_13 | {12 13 }
	Port: cnn : conv_2_weights_1_14 | {12 13 }
	Port: cnn : conv_2_weights_1_15 | {12 13 }
	Port: cnn : conv_2_weights_1_16 | {12 13 }
	Port: cnn : conv_2_weights_1_17 | {12 13 }
	Port: cnn : conv_2_weights_1_18 | {12 13 }
	Port: cnn : conv_2_weights_1_19 | {12 13 }
	Port: cnn : conv_2_weights_1_20 | {12 13 }
	Port: cnn : conv_2_weights_1_21 | {12 13 }
	Port: cnn : conv_2_weights_1_22 | {12 13 }
	Port: cnn : conv_2_weights_1_23 | {12 13 }
	Port: cnn : conv_2_weights_1_24 | {12 13 }
	Port: cnn : conv_2_weights_1_25 | {12 13 }
	Port: cnn : conv_2_weights_1_26 | {12 13 }
	Port: cnn : conv_2_weights_1_27 | {12 13 }
	Port: cnn : conv_2_weights_1_28 | {12 13 }
	Port: cnn : conv_2_weights_1_29 | {12 13 }
	Port: cnn : conv_2_weights_1_30 | {12 13 }
	Port: cnn : conv_2_weights_1_31 | {12 13 }
	Port: cnn : conv_2_weights_2_0 | {12 13 }
	Port: cnn : conv_2_weights_2_1 | {12 13 }
	Port: cnn : conv_2_weights_2_2 | {12 13 }
	Port: cnn : conv_2_weights_2_3 | {12 13 }
	Port: cnn : conv_2_weights_2_4 | {12 13 }
	Port: cnn : conv_2_weights_2_5 | {12 13 }
	Port: cnn : conv_2_weights_2_6 | {12 13 }
	Port: cnn : conv_2_weights_2_7 | {12 13 }
	Port: cnn : conv_2_weights_2_8 | {12 13 }
	Port: cnn : conv_2_weights_2_9 | {12 13 }
	Port: cnn : conv_2_weights_2_10 | {12 13 }
	Port: cnn : conv_2_weights_2_11 | {12 13 }
	Port: cnn : conv_2_weights_2_12 | {12 13 }
	Port: cnn : conv_2_weights_2_13 | {12 13 }
	Port: cnn : conv_2_weights_2_14 | {12 13 }
	Port: cnn : conv_2_weights_2_15 | {12 13 }
	Port: cnn : conv_2_weights_2_16 | {12 13 }
	Port: cnn : conv_2_weights_2_17 | {12 13 }
	Port: cnn : conv_2_weights_2_18 | {12 13 }
	Port: cnn : conv_2_weights_2_19 | {12 13 }
	Port: cnn : conv_2_weights_2_20 | {12 13 }
	Port: cnn : conv_2_weights_2_21 | {12 13 }
	Port: cnn : conv_2_weights_2_22 | {12 13 }
	Port: cnn : conv_2_weights_2_23 | {12 13 }
	Port: cnn : conv_2_weights_2_24 | {12 13 }
	Port: cnn : conv_2_weights_2_25 | {12 13 }
	Port: cnn : conv_2_weights_2_26 | {12 13 }
	Port: cnn : conv_2_weights_2_27 | {12 13 }
	Port: cnn : conv_2_weights_2_28 | {12 13 }
	Port: cnn : conv_2_weights_2_29 | {12 13 }
	Port: cnn : conv_2_weights_2_30 | {12 13 }
	Port: cnn : conv_2_weights_2_31 | {12 13 }
	Port: cnn : conv_2_out | {14 15 }
	Port: cnn : max_pool_2_out | {16 17 }
	Port: cnn : flat_array | {18 19 }
	Port: cnn : dense_weights | {18 19 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		ix_in : 1
		tmp : 1
		zext_ln23 : 2
		tmp_s : 1
		zext_ln23_1 : 2
		sub_ln23 : 3
	State 3
		icmp_ln19 : 1
		j : 1
		br_ln19 : 2
		add_ln24 : 1
		zext_ln23_3 : 1
		add_ln23 : 2
		zext_ln23_2 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
	State 4
		conv_1_input_0_addr : 1
		store_ln23 : 2
	State 5
		add_ln29_4 : 1
		add_ln29 : 1
	State 6
		add_ln29_1 : 1
		zext_ln29 : 1
		add_ln29_3 : 2
	State 7
		add_ln29_2 : 1
		tmp_15 : 1
		zext_ln29_1 : 2
		conv_1_out_addr : 3
		store_ln29 : 4
		icmp_ln29 : 1
		br_ln29 : 2
		br_ln29 : 1
		br_ln29 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_flat_fu_446    |    0    |    0    | 16.2605 |   3664  |  11457  |    0    |
|          |   grp_conv_2_fu_454   |    0    |    6    | 233.788 |   8916  |   4255  |    0    |
|   call   |    grp_dense_fu_656   |    0    |    14   | 17.7815 |   1465  |   3246  |    0    |
|          |   grp_conv_1_fu_666   |    0    |    11   | 36.6262 |   1874  |   2512  |    0    |
|          | grp_max_pool_1_fu_692 |    0    |    1    |  7.259  |   340   |   1234  |    0    |
|          | grp_max_pool_2_fu_699 |    0    |    0    |  7.259  |   314   |   1253  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_713       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_719     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        j_fu_761       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln24_fu_767    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |    add_ln23_fu_777    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   add_ln29_4_fu_791   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    add_ln29_fu_797    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln29_1_fu_803   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln29_3_fu_813   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |   add_ln29_2_fu_819   |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln17_fu_707   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln19_fu_755   |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |    icmp_ln29_fu_837   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln29_1_fu_843  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln29_2_fu_849  |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln23_fu_749    |    0    |    0    |    0    |    0    |    14   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |       tmp_fu_725      |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_737     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_15_fu_825     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln23_fu_733   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln23_1_fu_745  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln23_3_fu_773  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln23_2_fu_782  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln29_fu_809   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln29_1_fu_832  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln23_fu_787   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    32   | 318.975 |  16573  |  24170  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|     conv_1_bias    |    1   |    0   |    0   |    -   |
|   conv_1_input_0   |    2   |    0   |    0   |    0   |
|     conv_1_out     |   64   |    0   |    0   |    0   |
|conv_1_weights_0_0_0|    1   |    0   |    0   |    -   |
|conv_1_weights_0_1_0|    1   |    0   |    0   |    -   |
|conv_1_weights_0_2_0|    1   |    0   |    0   |    -   |
|conv_1_weights_1_0_0|    1   |    0   |    0   |    -   |
|conv_1_weights_1_1_0|    1   |    0   |    0   |    -   |
|conv_1_weights_1_2_0|    1   |    0   |    0   |    -   |
|conv_1_weights_2_0_0|    1   |    0   |    0   |    -   |
|conv_1_weights_2_1_0|    1   |    0   |    0   |    -   |
|conv_1_weights_2_2_0|    1   |    0   |    0   |    -   |
|     conv_2_bias    |    1   |    0   |    0   |    -   |
|     conv_2_out     |   16   |    0   |    0   |    0   |
| conv_2_weights_0_0 |    1   |    0   |    0   |    -   |
| conv_2_weights_0_1 |    1   |    0   |    0   |    -   |
| conv_2_weights_0_10|    1   |    0   |    0   |    -   |
| conv_2_weights_0_11|    1   |    0   |    0   |    -   |
| conv_2_weights_0_12|    1   |    0   |    0   |    -   |
| conv_2_weights_0_13|    1   |    0   |    0   |    -   |
| conv_2_weights_0_14|    1   |    0   |    0   |    -   |
| conv_2_weights_0_15|    1   |    0   |    0   |    -   |
| conv_2_weights_0_16|    1   |    0   |    0   |    -   |
| conv_2_weights_0_17|    1   |    0   |    0   |    -   |
| conv_2_weights_0_18|    1   |    0   |    0   |    -   |
| conv_2_weights_0_19|    1   |    0   |    0   |    -   |
| conv_2_weights_0_2 |    1   |    0   |    0   |    -   |
| conv_2_weights_0_20|    1   |    0   |    0   |    -   |
| conv_2_weights_0_21|    1   |    0   |    0   |    -   |
| conv_2_weights_0_22|    1   |    0   |    0   |    -   |
| conv_2_weights_0_23|    1   |    0   |    0   |    -   |
| conv_2_weights_0_24|    1   |    0   |    0   |    -   |
| conv_2_weights_0_25|    1   |    0   |    0   |    -   |
| conv_2_weights_0_26|    1   |    0   |    0   |    -   |
| conv_2_weights_0_27|    1   |    0   |    0   |    -   |
| conv_2_weights_0_28|    1   |    0   |    0   |    -   |
| conv_2_weights_0_29|    1   |    0   |    0   |    -   |
| conv_2_weights_0_3 |    1   |    0   |    0   |    -   |
| conv_2_weights_0_30|    1   |    0   |    0   |    -   |
| conv_2_weights_0_31|    1   |    0   |    0   |    -   |
| conv_2_weights_0_4 |    1   |    0   |    0   |    -   |
| conv_2_weights_0_5 |    1   |    0   |    0   |    -   |
| conv_2_weights_0_6 |    1   |    0   |    0   |    -   |
| conv_2_weights_0_7 |    1   |    0   |    0   |    -   |
| conv_2_weights_0_8 |    1   |    0   |    0   |    -   |
| conv_2_weights_0_9 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_0 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_1 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_10|    1   |    0   |    0   |    -   |
| conv_2_weights_1_11|    1   |    0   |    0   |    -   |
| conv_2_weights_1_12|    1   |    0   |    0   |    -   |
| conv_2_weights_1_13|    1   |    0   |    0   |    -   |
| conv_2_weights_1_14|    1   |    0   |    0   |    -   |
| conv_2_weights_1_15|    1   |    0   |    0   |    -   |
| conv_2_weights_1_16|    1   |    0   |    0   |    -   |
| conv_2_weights_1_17|    1   |    0   |    0   |    -   |
| conv_2_weights_1_18|    1   |    0   |    0   |    -   |
| conv_2_weights_1_19|    1   |    0   |    0   |    -   |
| conv_2_weights_1_2 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_20|    1   |    0   |    0   |    -   |
| conv_2_weights_1_21|    1   |    0   |    0   |    -   |
| conv_2_weights_1_22|    1   |    0   |    0   |    -   |
| conv_2_weights_1_23|    1   |    0   |    0   |    -   |
| conv_2_weights_1_24|    1   |    0   |    0   |    -   |
| conv_2_weights_1_25|    1   |    0   |    0   |    -   |
| conv_2_weights_1_26|    1   |    0   |    0   |    -   |
| conv_2_weights_1_27|    1   |    0   |    0   |    -   |
| conv_2_weights_1_28|    1   |    0   |    0   |    -   |
| conv_2_weights_1_29|    1   |    0   |    0   |    -   |
| conv_2_weights_1_3 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_30|    1   |    0   |    0   |    -   |
| conv_2_weights_1_31|    1   |    0   |    0   |    -   |
| conv_2_weights_1_4 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_5 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_6 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_7 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_8 |    1   |    0   |    0   |    -   |
| conv_2_weights_1_9 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_0 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_1 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_10|    1   |    0   |    0   |    -   |
| conv_2_weights_2_11|    1   |    0   |    0   |    -   |
| conv_2_weights_2_12|    1   |    0   |    0   |    -   |
| conv_2_weights_2_13|    1   |    0   |    0   |    -   |
| conv_2_weights_2_14|    1   |    0   |    0   |    -   |
| conv_2_weights_2_15|    1   |    0   |    0   |    -   |
| conv_2_weights_2_16|    1   |    0   |    0   |    -   |
| conv_2_weights_2_17|    1   |    0   |    0   |    -   |
| conv_2_weights_2_18|    1   |    0   |    0   |    -   |
| conv_2_weights_2_19|    1   |    0   |    0   |    -   |
| conv_2_weights_2_2 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_20|    1   |    0   |    0   |    -   |
| conv_2_weights_2_21|    1   |    0   |    0   |    -   |
| conv_2_weights_2_22|    1   |    0   |    0   |    -   |
| conv_2_weights_2_23|    1   |    0   |    0   |    -   |
| conv_2_weights_2_24|    1   |    0   |    0   |    -   |
| conv_2_weights_2_25|    1   |    0   |    0   |    -   |
| conv_2_weights_2_26|    1   |    0   |    0   |    -   |
| conv_2_weights_2_27|    1   |    0   |    0   |    -   |
| conv_2_weights_2_28|    1   |    0   |    0   |    -   |
| conv_2_weights_2_29|    1   |    0   |    0   |    -   |
| conv_2_weights_2_3 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_30|    1   |    0   |    0   |    -   |
| conv_2_weights_2_31|    1   |    0   |    0   |    -   |
| conv_2_weights_2_4 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_5 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_6 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_7 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_8 |    1   |    0   |    0   |    -   |
| conv_2_weights_2_9 |    1   |    0   |    0   |    -   |
|    dense_weights   |   32   |    0   |    0   |    -   |
|     flat_array     |    4   |    0   |    0   |    0   |
|   max_pool_1_out   |   16   |    0   |    0   |    0   |
|   max_pool_2_out   |    4   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   245  |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln23_reg_886   |   11   |
|   add_ln24_reg_881   |   10   |
|  add_ln29_1_reg_906  |    5   |
|  add_ln29_2_reg_916  |    5   |
|  add_ln29_3_reg_911  |   10   |
|  add_ln29_4_reg_896  |   10   |
|   add_ln29_reg_901   |    5   |
|cnn_input_addr_reg_891|   10   |
|      i_0_reg_355     |    5   |
|       i_reg_858      |    5   |
|    ix_in_0_reg_366   |   10   |
|    ix_in_1_reg_378   |   10   |
|     ix_in_reg_863    |   10   |
|      j_0_reg_388     |    5   |
|       j_reg_876      |    5   |
|  phi_ln29_1_reg_423  |    5   |
|  phi_ln29_2_reg_435  |    5   |
|   phi_ln29_reg_399   |    5   |
|    phi_mul_reg_411   |   10   |
|   sub_ln23_reg_868   |   11   |
+----------------------+--------+
|         Total        |   152  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_323 |  p0  |   2  |  10  |   20   ||    9    |
|   ix_in_0_reg_366  |  p0  |   2  |  10  |   20   ||    9    |
|  phi_ln29_reg_399  |  p0  |   2  |   5  |   10   ||    9    |
|   phi_mul_reg_411  |  p0  |   2  |  10  |   20   ||    9    |
| phi_ln29_1_reg_423 |  p0  |   2  |   5  |   10   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   80   ||  8.845  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   32   |   318  |  16573 |  24170 |    0   |
|   Memory  |   245  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   152  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   245  |   32   |   327  |  16725 |  24215 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
