===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.3180 seconds

  ----Wall Time----  ----Name----
    3.8368 ( 11.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.1787 (  9.5%)    Parse modules
    0.6305 (  1.9%)    Verify circuit
   17.5803 ( 52.8%)  'firrtl.circuit' Pipeline
    1.3629 (  4.1%)    'firrtl.module' Pipeline
    1.2717 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0911 (  0.3%)      LowerCHIRRTLPass
    0.1062 (  0.3%)    InferWidths
    0.7840 (  2.4%)    InferResets
    0.0501 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0801 (  0.2%)    WireDFT
    0.0844 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7056 (  2.1%)    LowerFIRRTLTypes
    7.2225 ( 21.7%)    'firrtl.module' Pipeline
    0.7759 (  2.3%)      ExpandWhens
    0.0206 (  0.1%)      RemoveInvalid
    6.0050 ( 18.0%)      Canonicalizer
    0.4211 (  1.3%)      InferReadWrite
    0.5629 (  1.7%)    Inliner
    1.1192 (  3.4%)    IMConstProp
    0.0657 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0657 (  0.2%)    BlackBoxReader
    0.0656 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.5229 ( 13.6%)    'firrtl.module' Pipeline
    4.5229 ( 13.6%)      Canonicalizer
    0.4260 (  1.3%)    RemoveUnusedPorts
    0.0628 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3947 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4174 ( 10.3%)  LowerFIRRTLToHW
    0.0601 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.9174 ( 11.8%)  'hw.module' Pipeline
    0.8553 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4374 (  7.3%)    Canonicalizer
    0.6247 (  1.9%)    HWCleanup
    0.7824 (  2.3%)  'hw.module' Pipeline
    0.0768 (  0.2%)    HWLegalizeModules
    0.7056 (  2.1%)    PrettifyVerilog
    3.5897 ( 10.8%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   33.3180 (100.0%)  Total

{
  totalTime: 33.344,
  maxMemory: 697868288
}
