# OpenFile ./rtl_src/tas.sv
vlog *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 15:32:09 on Jun 11,2014
# vlog -reportprogress 300 rtl_src/averager.sv rtl_src/ctrl_blk_2.sv rtl_src/ctrl_blk_50.sv rtl_src/fifo.sv rtl_src/ram_addresser.sv rtl_src/shift_reg.sv rtl_src/tas.sv tb_src/tb.sv 
# -- Compiling module averager
# -- Compiling module ctrl_blk_2
# -- Compiling module ctrl_blk_50
# -- Compiling module fifo
# -- Compiling module ram_addresser
# -- Compiling module shift_reg
# ** Error: rtl_src/shift_reg.sv(19): (vlog-2730) Undefined variable: 'ps'.
# 
# -- Compiling module tas
# -- Compiling module tb
# End time: 15:32:09 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/Modeltech_pe_edu_10.3b/win32pe_edu/vlog failed.
vlog *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 15:32:19 on Jun 11,2014
# vlog -reportprogress 300 rtl_src/averager.sv rtl_src/ctrl_blk_2.sv rtl_src/ctrl_blk_50.sv rtl_src/fifo.sv rtl_src/ram_addresser.sv rtl_src/shift_reg.sv rtl_src/tas.sv tb_src/tb.sv 
# -- Compiling module averager
# -- Compiling module ctrl_blk_2
# -- Compiling module ctrl_blk_50
# -- Compiling module fifo
# -- Compiling module ram_addresser
# -- Compiling module shift_reg
# ** Error: rtl_src/shift_reg.sv(17): (vlog-2110) Illegal reference to net "parallel_data".
# 
# ** Error: rtl_src/shift_reg.sv(19): (vlog-2110) Illegal reference to net "parallel_data".
# 
# -- Compiling module tas
# -- Compiling module tb
# End time: 15:32:19 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/Modeltech_pe_edu_10.3b/win32pe_edu/vlog failed.
vlog *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 15:32:26 on Jun 11,2014
# vlog -reportprogress 300 rtl_src/averager.sv rtl_src/ctrl_blk_2.sv rtl_src/ctrl_blk_50.sv rtl_src/fifo.sv rtl_src/ram_addresser.sv rtl_src/shift_reg.sv rtl_src/tas.sv tb_src/tb.sv 
# -- Compiling module averager
# -- Compiling module ctrl_blk_2
# -- Compiling module ctrl_blk_50
# -- Compiling module fifo
# -- Compiling module ram_addresser
# -- Compiling module shift_reg
# -- Compiling module tas
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:32:26 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -novopt work.tb
# //  ModelSim PE Student Edition 10.3b Jun  2 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim .\rtl_src\tas.sv 
# Start time: 15:32:33 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addresser
run 100000
# ** Warning: (vsim-8315) rtl_src/ctrl_blk_2.sv(44): No condition is true in the unique/priority if/case statement.
# 
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:   0 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# sending: a5
# write to RAM:: address: 7fe  data:  14 
# 
# sending: 02
# sending: 04
# sending: 06
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# write to RAM:: address: 7fd  data:   2 
# 
# sending: 10
# write to RAM:: address: 7fc  data:   0 
# 
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:   6 
# 
# sending: 1e
# sending: 1f
# write to RAM:: address: 7fa  data:   4 
# 
# sending: a5
# sending: 7f
# sending: 7f
# sending: 7f
# sending: 7f
# write to RAM:: address: 7f9  data:   6 
# 
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c3
# sending: 2a
# write to RAM:: address: 7f8  data:  10 
# 
# sending: 2c
# sending: 2e
# sending: 30
# write to RAM:: address: 7f7  data:   8 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# sending: 08
# sending: 83
# sending: a5
# sending: c3
# sending: a5
# write to RAM:: address: 7f6  data:  10 
# 
# sending: c3
