
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.405446                       # Number of seconds simulated
sim_ticks                                405446289000                       # Number of ticks simulated
final_tick                               405446289000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340501                       # Simulator instruction rate (inst/s)
host_op_rate                                   340501                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              371347965                       # Simulator tick rate (ticks/s)
host_mem_usage                                 186128                       # Number of bytes of host memory used
host_seconds                                  1091.82                       # Real time elapsed on the host
sim_insts                                   371766395                       # Number of instructions simulated
sim_ops                                     371766395                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 405446289000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       52813568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         261120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           53074688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     52813568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      52813568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        49920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           49920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          825212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              829292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                780                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         130260331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            644031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             130904363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    130260331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        130260331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         123124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               123124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         123124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        130260331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           644031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            131027486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    439580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    328435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.591360169750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1474963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             414616                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      829292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     825485                       # Number of write requests accepted
system.mem_ctrls.readBursts                    829292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   825485                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21273984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31800704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                28131584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                53074688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             52831040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 496886                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                385905                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             97942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            103994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            120282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            158842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5854                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  405446272000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                829292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               825485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  304148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  26082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       149599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.223384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.399329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.164825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37704     25.20%     25.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31603     21.13%     46.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24347     16.27%     62.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17537     11.72%     74.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12011      8.03%     82.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11343      7.58%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5307      3.55%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3891      2.60%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5856      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       149599                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.851802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     12.395125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.013264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          20328     78.60%     78.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5527     21.37%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25864                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.994896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.941290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.392382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15678     60.62%     60.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              345      1.33%     61.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6524     25.22%     87.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1922      7.43%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              762      2.95%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              286      1.11%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              334      1.29%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25864                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst     21019840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       254144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     28131584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51843710.425476357341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 626825.320381709025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69384243.396046966314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       825212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       825485                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12011227000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    181129500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11448519999750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     14555.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44394.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13868840.74                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5959744000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12192356500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1662030000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17929.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36679.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        52.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    130.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    130.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   252038                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  370313                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     245015.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                925765260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                492036930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2232499500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2140946460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5252098800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7808746920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            121485120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     21316321350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       907621920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      81358680720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           122556284790                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            302.275019                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         388006476750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     56802000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2221700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 338895373750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2363894750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   15161268000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  46747250500                       # Time in different power states
system.mem_ctrls_1.actEnergy                142457280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 75691275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               140879340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              153535860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5186332320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11899730400                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            538218240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      7854090990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8090495520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      81695788920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           115779302055                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            285.560147                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         377943754500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1149909500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2193880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 339651222500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  21068848000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   24158498750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  17223930250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 405446289000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                61216459                       # Number of BP lookups
system.cpu.branchPred.condPredicted          44829979                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8908088                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             55979701                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                34281937                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.239943                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 4542361                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1013722                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             890679                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           123043                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        95017                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     58251109                       # DTB read hits
system.cpu.dtb.read_misses                         33                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 58251142                       # DTB read accesses
system.cpu.dtb.write_hits                    33550453                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                33550459                       # DTB write accesses
system.cpu.dtb.data_hits                     91801562                       # DTB hits
system.cpu.dtb.data_misses                         39                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 91801601                       # DTB accesses
system.cpu.itb.fetch_hits                   263272969                       # ITB hits
system.cpu.itb.fetch_misses                        69                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               263273038                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99399                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    405446289000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        810892599                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          290802787                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      464049606                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    61216459                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           39714977                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     475881092                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17816420                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1073                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                 263272969                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2721963                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          775593227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.598316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.796881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                464601551     59.90%     59.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                157933746     20.36%     80.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                153057930     19.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            775593227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.075493                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.572270                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 79580812                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             483340671                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  25277016                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             180356566                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7038162                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32863800                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred               2047295                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              401578793                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 43282                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                7038162                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 83087208                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               390838204                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5703127                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  41195442                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             247731084                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              393165974                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              88431784                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      8                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  21439                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           306663297                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             575995556                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        571795298                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3574689                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             294232297                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12431000                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1033754                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         253689                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 346192051                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             59182821                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            33604791                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            144415                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  377652988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              407984                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 377556534                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            183914                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         6294576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2673194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     775593227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.486797                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.568457                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           426469046     54.99%     54.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           320691828     41.35%     96.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28432353      3.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       775593227                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                39220893     99.90%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 27925      0.07%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   449      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  9044      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  306      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               246      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             280615506     74.32%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2413218      0.64%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              946111      0.25%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              196811      0.05%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              281437      0.07%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             205804      0.05%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               60615      0.02%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4714      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             58648460     15.53%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            32940835      8.72%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          578822      0.15%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         663955      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              377556534                       # Type of FU issued
system.cpu.iq.rate                           0.465606                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    39258617                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.103981                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1564234564                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         381354811                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    371492577                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5914262                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3000744                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2887470                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              413838912                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2975993                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           180049                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2164504                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       402133                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        52799                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7038162                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  150367                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5369                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           384255521                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           3153987                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              59182821                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             33604791                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             253691                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5364                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2753792                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      4379696                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              7133488                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             375498787                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              58251142                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2057747                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       6194549                       # number of nop insts executed
system.cpu.iew.exec_refs                     91801601                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 48933829                       # Number of branches executed
system.cpu.iew.exec_stores                   33550459                       # Number of stores executed
system.cpu.iew.exec_rate                     0.463068                       # Inst execution rate
system.cpu.iew.wb_sent                      374380148                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     374380047                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  94035778                       # num instructions producing a value
system.cpu.iew.wb_consumers                  96749428                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.461689                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.971952                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         6682588                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          407984                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7038091                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    768508604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.491306                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.569007                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    419310915     54.56%     54.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    320822498     41.75%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     28375191      3.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    768508604                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            377572880                       # Number of instructions committed
system.cpu.commit.committedOps              377572880                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       90220975                       # Number of memory references committed
system.cpu.commit.loads                      57018317                       # Number of loads committed
system.cpu.commit.membars                      154292                       # Number of memory barriers committed
system.cpu.commit.branches                   48310610                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2876366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 365935926                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4078765                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      5806669      1.54%      1.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        277344814     73.45%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2406685      0.64%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         897130      0.24%     75.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         191234      0.05%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         281149      0.07%     75.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        204955      0.05%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60615      0.02%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        56599548     14.99%     91.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       32538798      8.62%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       573061      0.15%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       663861      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         377572880                       # Class of committed instruction
system.cpu.commit.bw_lim_events              28375191                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1124388062                       # The number of ROB reads
system.cpu.rob.rob_writes                   775595559                       # The number of ROB writes
system.cpu.timesIdled                          623096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        35299372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   371766395                       # Number of Instructions Simulated
system.cpu.committedOps                     371766395                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.181189                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.181189                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.458466                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.458466                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                558846322                       # number of integer regfile reads
system.cpu.int_regfile_writes               294294630                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3449575                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1783081                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 1337254                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 308588                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 405446289000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           990.178812                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              860189                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            279.645319                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   990.178812                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.966971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1004                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          989                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         182445918                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        182445918                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 405446289000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     57859948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57859948                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     33045637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       33045637                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       154290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       154290                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       154292                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       154292                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     90905585                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         90905585                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     90905585                       # number of overall hits
system.cpu.dcache.overall_hits::total        90905585                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4021                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4021                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2729                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         6750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6750                       # number of overall misses
system.cpu.dcache.overall_misses::total          6750                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    305886000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    305886000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    189758500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    189758500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       131500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       131500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    495644500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    495644500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    495644500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    495644500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     57863969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57863969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     33048366                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     33048366                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       154292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       154292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       154292                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       154292                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     90912335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     90912335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     90912335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     90912335                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000083                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000074                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000074                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76072.121363                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76072.121363                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69534.078417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69534.078417                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        65750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        65750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73428.814815                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73428.814815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73428.814815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73428.814815                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          780                       # number of writebacks
system.cpu.dcache.writebacks::total               780                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          822                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          822                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1850                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         2672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2672                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2672                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3199                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3199                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          879                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          879                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4078                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    240488500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    240488500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68901500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68901500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    309390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    309390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    309390000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    309390000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000045                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000045                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75176.148796                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75176.148796                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78386.234357                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78386.234357                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        64750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        64750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75868.072585                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75868.072585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75868.072585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75868.072585                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3076                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 405446289000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.990623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            75610437                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            824705                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.681798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.990623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         527371150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        527371150                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 405446289000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst    262312873                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       262312873                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst    262312873                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        262312873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    262312873                       # number of overall hits
system.cpu.icache.overall_hits::total       262312873                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       960096                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        960096                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       960096                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         960096                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       960096                       # number of overall misses
system.cpu.icache.overall_misses::total        960096                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  38532229000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  38532229000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  38532229000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  38532229000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  38532229000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  38532229000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    263272969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    263272969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst    263272969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    263272969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    263272969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    263272969                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003647                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003647                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003647                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003647                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003647                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003647                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40133.725169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40133.725169                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40133.725169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40133.725169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40133.725169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40133.725169                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1122                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   280.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       824705                       # number of writebacks
system.cpu.icache.writebacks::total            824705                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       134883                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       134883                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst       134883                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       134883                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       134883                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       134883                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       825213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       825213                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       825213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       825213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       825213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       825213                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  32979627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32979627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  32979627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32979627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  32979627500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32979627500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003134                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39964.987827                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39964.987827                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39964.987827                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39964.987827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39964.987827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39964.987827                       # average overall mshr miss latency
system.cpu.icache.replacements                 824705                       # number of replacements
system.membus.snoop_filter.tot_requests       1657073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       827781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 405446289000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             828413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          780                       # Transaction distribution
system.membus.trans_dist::WritebackClean       824705                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2296                       # Transaction distribution
system.membus.trans_dist::ReadExReq               879                       # Transaction distribution
system.membus.trans_dist::ReadExResp              879                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         825212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3201                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2475129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2486365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    105594688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       311040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               105905728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            829292                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  829292    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              829292                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5109988000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4228166746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22194500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
