-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(6): INFO: analyzing entity reveal_coretop (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(21): INFO: analyzing architecture one (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(5): INFO: analyzing package typepackage (VHDL-1014)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(24): INFO: analyzing package body typepackage (VHDL-1013)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: analyzing entity count8 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(16): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: analyzing entity count16 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(50): INFO: analyzing architecture rtl (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: analyzing entity typecount (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: elaborating typecount(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: elaborating count8_uniq_0(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: elaborating count16_uniq_0(rtl) (VHDL-1067)
INFO: input pin clk has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(8): INFO: clk is declared here (VHDL-1259)
INFO: input pin reset_n has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(9): INFO: reset_n is declared here (VHDL-1259)
INFO: input pin trigger_din has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(10): INFO: trigger_din is declared here (VHDL-1259)
INFO: input pin trace_din has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(12): INFO: trace_din is declared here (VHDL-1259)
-- Pretty printing all units in library work to file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/typecount_rvl_top.vhd (VHDL-1490)
