From 231ac35a84902f3790edcccbba0ad413798d2f2b Mon Sep 17 00:00:00 2001
From: Rex Zhu <Rex.Zhu@amd.com>
Date: Mon, 27 Mar 2017 19:43:05 +0800
Subject: [PATCH 1027/2094] Revert "drm/amd/powerplay: fix wrong socvid value."
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

This reverts commit b0be94d8a2096b76718ea10cccdf82dcd6101ca3.

This patch canâ€™t fix the smu hang issue.
the socvid value has no difference.
so revert it.

Change-Id: I96a9201389f8dbfee1286b6df94de5954307ba77
Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
---
 drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c | 27 +++++++++++++++++-----
 1 file changed, 21 insertions(+), 6 deletions(-)

diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c b/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c
index f4a237d..235c8a3 100644
--- a/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c
+++ b/drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c
@@ -1604,6 +1604,21 @@ static int vega10_populate_single_soc_level(struct pp_hwmgr *hwmgr,
 	return 0;
 }
 
+uint16_t vega10_locate_vddc_given_clock(struct pp_hwmgr *hwmgr,
+		uint32_t clk,
+		struct phm_ppt_v1_clock_voltage_dependency_table *dep_table)
+{
+	uint16_t i;
+
+	for (i = 0; i < dep_table->count; i++) {
+		if (dep_table->entries[i].clk == clk)
+			return dep_table->entries[i].vddc;
+	}
+
+	pr_info("[LocateVddcGivenClock] Cannot locate SOC Vddc for this clock!");
+	return 0;
+}
+
 /**
 * Populates all SMC SCLK levels' structure based on the trimmed allowed dpm engine clock states
 *
@@ -1615,8 +1630,8 @@ static int vega10_populate_all_graphic_levels(struct pp_hwmgr *hwmgr)
 			(struct vega10_hwmgr *)(hwmgr->backend);
 	struct phm_ppt_v2_information *table_info =
 			(struct phm_ppt_v2_information *)(hwmgr->pptable);
-	struct phm_ppt_v1_voltage_lookup_table *lookup_table =
-			table_info->vddc_lookup_table;
+	struct phm_ppt_v1_clock_voltage_dependency_table *dep_table =
+			table_info->vdd_dep_on_socclk;
 	PPTable_t *pp_table = &(data->smc_state_table.pp_table);
 	struct vega10_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table);
 	int result = 0;
@@ -1645,11 +1660,11 @@ static int vega10_populate_all_graphic_levels(struct pp_hwmgr *hwmgr)
 
 	dpm_table = &(data->dpm_table.soc_table);
 	for (i = 0; i < dpm_table->count; i++) {
-		for (j = 0; j < lookup_table->count; j++) {
-			pp_table->SocVid[j] =
+		pp_table->SocVid[i] =
 				(uint8_t)convert_to_vid(
-				lookup_table->entries[j].us_vdd);
-		}
+				vega10_locate_vddc_given_clock(hwmgr,
+						dpm_table->dpm_levels[i].value,
+						dep_table));
 		result = vega10_populate_single_soc_level(hwmgr,
 				dpm_table->dpm_levels[i].value,
 				&(pp_table->SocclkDid[i]),
-- 
2.7.4

