
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021697                       # Number of seconds simulated
sim_ticks                                 21697422000                       # Number of ticks simulated
final_tick                                21732703500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224872                       # Simulator instruction rate (inst/s)
host_op_rate                                   248444                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55753852                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813772                       # Number of bytes of host memory used
host_seconds                                   389.16                       # Real time elapsed on the host
sim_insts                                    87512087                       # Number of instructions simulated
sim_ops                                      96685734                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4316672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2221376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2221376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34709                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34709                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            188778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198759834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             198948612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       188778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           188778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102379721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102379721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102379721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           188778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198759834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301328333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001934770500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2037                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2037                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34709                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34709                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4316736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2219840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4316736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2221376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2194                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21697464500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34709                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   51991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    546.847775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   395.643690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.108327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          848      7.09%      7.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2850     23.84%     30.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1003      8.39%     39.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          810      6.77%     46.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          799      6.68%     52.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1496     12.51%     65.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          915      7.65%     72.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          513      4.29%     77.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2722     22.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11956                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.471772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.314088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    660.511717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2035     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2037                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.027491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.997427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              991     48.65%     48.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      1.13%     49.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              999     49.04%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      1.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2037                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2219840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 188778.187565324566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198762783.892021805048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102308928.682863786817                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34709                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1942000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2497077250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297587121250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30343.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37056.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8573773.99                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1234350500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2499019250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18300.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37050.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       198.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    198.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212391.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 42682920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22678920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241967460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90718380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1226821440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            908784630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             52302720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5019167490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       939616800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1554531840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10100433600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            465.513073                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19567040500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     62441250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     518960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6115677500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2446812250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1549005000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11004550750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42747180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22713075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240203880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90337320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1223748240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            891855630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             53175840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5008065600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       950010720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1565556780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10089665625                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            465.016794                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19601170750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     65704500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     517660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6147604000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2473676750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1513130500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10979890000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21122683                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17044996                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            312452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13138508                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12972782                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.738624                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  416291                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13594                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58023                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52772                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5251                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1990                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43394844                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9638831                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100945962                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21122683                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13441845                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33437193                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  628598                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           131                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9423559                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 77663                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43390486                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.561235                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.104553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20525700     47.30%     47.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2020082      4.66%     51.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6100653     14.06%     66.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   475874      1.10%     67.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2605032      6.00%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   369958      0.85%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2707818      6.24%     80.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1715561      3.95%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6869808     15.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43390486                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.486756                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.326220                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7561418                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15056259                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18697602                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1762919                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 312288                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12819487                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2057                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109688381                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15803                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 312288                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8363366                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6723462                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         214375                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19509597                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8267398                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108555685                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2362825                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2470809                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3321966                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117705936                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             484980025                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109827895                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104969990                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12735934                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10064                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10071                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7766347                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37517171                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7169129                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6580705                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           680517                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106421708                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15886                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102942927                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14464                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9763630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22375909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            375                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43390486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.372477                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.129528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12541581     28.90%     28.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5185337     11.95%     40.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7229522     16.66%     57.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4828406     11.13%     68.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5205847     12.00%     80.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4114591      9.48%     90.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2999946      6.91%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              864739      1.99%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              420517      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43390486                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  770721     35.26%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1255617     57.45%     92.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                159270      7.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59114427     57.42%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5897      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37056733     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6765851      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102942927                       # Type of FU issued
system.cpu.iq.rate                           2.372239                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2185608                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021231                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251476412                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116203449                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101411481                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105128516                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11119448                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4191111                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121707                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2319                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       676493                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       125407                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 312288                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5866530                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                103257                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106437594                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             67570                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37517171                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7169129                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8134                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3161                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 73280                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2319                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         179991                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222610                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               402601                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102418680                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36621971                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            524247                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43373785                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19303145                       # Number of branches executed
system.cpu.iew.exec_stores                    6751814                       # Number of stores executed
system.cpu.iew.exec_rate                     2.360158                       # Inst execution rate
system.cpu.iew.wb_sent                      101786007                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101411481                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69782876                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100248386                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.336948                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696100                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9763711                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            310460                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     41967076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.303567                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.800104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15057086     35.88%     35.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10877768     25.92%     61.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3295614      7.85%     69.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1024863      2.44%     72.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1618891      3.86%     75.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1173306      2.80%     78.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2946364      7.02%     85.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1675370      3.99%     89.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4297814     10.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     41967076                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502343                       # Number of instructions committed
system.cpu.commit.committedOps               96673965                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818699                       # Number of memory references committed
system.cpu.commit.loads                      33326057                       # Number of loads committed
system.cpu.commit.membars                        7752                       # Number of memory barriers committed
system.cpu.commit.branches                   18659806                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78808546                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377339                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849443     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326057     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492642      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96673965                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4297814                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144106860                       # The number of ROB reads
system.cpu.rob.rob_writes                   214298875                       # The number of ROB writes
system.cpu.timesIdled                              55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            4358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502343                       # Number of Instructions Simulated
system.cpu.committedOps                      96673965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.495928                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.495928                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.016423                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.016423                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101382096                       # number of integer regfile reads
system.cpu.int_regfile_writes                59727488                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414914147                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50043780                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42630977                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31008                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.995752                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23550152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69736                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            337.704371                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.995752                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63149723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63149723                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25023940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25023940                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5806445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5806445                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7823                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7823                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30830385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30830385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30830385                       # number of overall hits
system.cpu.dcache.overall_hits::total        30830385                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       158628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158628                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       535240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       535240                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       693868                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         693868                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       693868                       # number of overall misses
system.cpu.dcache.overall_misses::total        693868                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12912328000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12912328000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47150109497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47150109497                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       111000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       111000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  60062437497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60062437497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60062437497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60062437497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25182568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25182568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31524253                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31524253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31524253                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31524253                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006299                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.084400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.084400                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001149                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001149                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022011                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81400.055476                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81400.055476                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88091.528094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88091.528094                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86561.763184                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86561.763184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86561.763184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86561.763184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68933                       # number of writebacks
system.cpu.dcache.writebacks::total             68933                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       124959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       124959                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       498858                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       498858                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       623817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       623817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       623817                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       623817                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33669                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36382                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        70051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70051                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2763803000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2763803000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3302889000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3302889000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6066692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6066692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6066692000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6066692000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005737                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005737                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002222                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002222                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002222                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002222                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82087.469185                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82087.469185                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90783.601781                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90783.601781                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86603.931421                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86603.931421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86603.931421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86603.931421                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69736                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.991634                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               35630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               735                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             48.476190                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.991634                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18847884                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18847884                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9422623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9422623                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9422623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9422623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9422623                       # number of overall hits
system.cpu.icache.overall_hits::total         9422623                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          936                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           936                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          936                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          936                       # number of overall misses
system.cpu.icache.overall_misses::total           936                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17032000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17032000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     17032000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17032000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17032000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17032000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9423559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9423559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9423559                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9423559                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9423559                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9423559                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000099                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000099                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18196.581197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18196.581197                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18196.581197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18196.581197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18196.581197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18196.581197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          735                       # number of writebacks
system.cpu.icache.writebacks::total               735                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          172                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          172                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          764                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          764                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          764                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          764                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          764                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13812500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13812500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18079.188482                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18079.188482                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18079.188482                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18079.188482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18079.188482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18079.188482                       # average overall mshr miss latency
system.cpu.icache.replacements                    735                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25201.806420                       # Cycle average of tags in use
system.l2.tags.total_refs                       70742                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35422                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.997120                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.435415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       283.476333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24917.894672                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769098                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1860                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1195010                       # Number of tag accesses
system.l2.tags.data_accesses                  1195010                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        68933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68933                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          728                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              728                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              1018                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1018                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                701                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          1646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1646                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  701                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2664                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3365                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 701                       # number of overall hits
system.l2.overall_hits::.cpu.data                2664                       # number of overall hits
system.l2.overall_hits::total                    3365                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               63                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32017                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 63                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67386                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67449                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                63                       # number of overall misses
system.l2.overall_misses::.cpu.data             67386                       # number of overall misses
system.l2.overall_misses::total                 67449                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3237617000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3237617000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      5288500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5288500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2695488500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2695488500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      5288500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5933105500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5938394000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      5288500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5933105500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5938394000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        68933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          728                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          728                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         36387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        33663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            70050                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70814                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           70050                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70814                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.972023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972023                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.082461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.082461                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.951104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.951104                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.082461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.961970                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952481                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.082461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.961970                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952481                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91538.267975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91538.267975                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83944.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83944.444444                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84189.290065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84189.290065                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 83944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88046.560116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88042.728580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88046.560116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88042.728580                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34709                       # number of writebacks
system.l2.writebacks::total                     34709                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32016                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67448                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67448                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2883927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2883927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      4638500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4638500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2375262000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2375262000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      4638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5259189000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5263827500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      4638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5259189000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5263827500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.972023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.082461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.082461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.951074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.951074                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.082461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.961956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952467                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.082461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.961956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952467                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81538.267975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81538.267975                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73626.984127                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73626.984127                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74189.842579                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74189.842579                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73626.984127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78046.879869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78042.751453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73626.984127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78046.879869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78042.751453                       # average overall mshr miss latency
system.l2.replacements                          35422                       # number of replacements
system.membus.snoop_filter.tot_requests        102420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34709                       # Transaction distribution
system.membus.trans_dist::CleanEvict              262                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6538112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6538112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67449                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254000000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355102500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       141285                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        70451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          340                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            451                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21732703500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             34428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          735                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           764                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33663                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       209835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                212100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        96064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8894848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8990912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35422                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2221376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           106236                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007267                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085047                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 105465     99.27%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    770      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             106236                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          140310500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1149000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         105074997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021702                       # Number of seconds simulated
sim_ticks                                 21702288000                       # Number of ticks simulated
final_tick                                21737569500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224851                       # Simulator instruction rate (inst/s)
host_op_rate                                   248422                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55760895                       # Simulator tick rate (ticks/s)
host_mem_usage                                 814048                       # Number of bytes of host memory used
host_seconds                                   389.20                       # Real time elapsed on the host
sim_insts                                    87512710                       # Number of instructions simulated
sim_ops                                      96686481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           7168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4321472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34821                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34821                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            330288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198794892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199125180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       330288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           330288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102687053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102687053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102687053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           330288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198794892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301812233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001934770500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2044                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2044                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171307                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32826                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67525                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34821                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67525                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4321600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2227392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4321600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2228544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2196                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21702311500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67525                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34821                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    545.316236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   393.761423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.370330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          871      7.25%      7.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2868     23.88%     31.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1008      8.39%     39.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          812      6.76%     46.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          801      6.67%     52.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1496     12.46%     65.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          917      7.64%     73.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          514      4.28%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2723     22.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.396771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.288627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    659.380441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2042     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2044                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.026908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.996555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              997     48.78%     48.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      1.13%     49.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              999     48.87%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      1.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2044                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         7296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2227392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 336185.751474683231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198794892.040876060724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102633971.127836838365                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34821                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      4266500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2499151500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297744431000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37425.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37073.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8550714.54                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1237324250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2503418000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18323.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37073.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       199.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    59040                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31274                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212048.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 42932820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22788975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242303040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               91115100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1226821440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            909823740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             52302720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5020347390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       939616800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1554531840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10103744865                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            465.561275                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19569628250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     62441250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     518960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6115677500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2446812250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1551283250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11007138500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42961380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22807950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240418080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90556560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1224362880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            893245860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             53188800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5008878420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       950011200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1565556780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10093239270                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            465.077197                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19602951000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     65710500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     517920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6147604000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2473678000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1515950250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10981669000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21123394                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17045422                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            312543                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13138960                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12972963                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.736605                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  416364                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13605                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52778                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5342                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2009                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43404576                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9640158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100948712                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21123394                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13442105                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33439062                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  628808                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           193                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9423989                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 77716                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43393859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.561111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.104533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20528498     47.31%     47.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2020118      4.66%     51.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6100709     14.06%     66.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   475910      1.10%     67.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2605081      6.00%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   370034      0.85%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2707881      6.24%     80.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1715598      3.95%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6870030     15.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43393859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.486663                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.325762                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7562626                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15057910                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18698001                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1762953                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 312369                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12819657                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2081                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109690863                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15873                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 312369                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8364613                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6724191                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         215026                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19509985                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8267675                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108557956                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2362829                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2471074                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3321966                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117708456                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             484989959                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109830169                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104970784                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12737688                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10085                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10091                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7766479                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37517646                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7169353                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6580708                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           680523                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106423688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15910                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102944426                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14465                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9764910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22378714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            384                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43393859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.372327                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.129539                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12544349     28.91%     28.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5185589     11.95%     40.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7229631     16.66%     57.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4828496     11.13%     68.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5205922     12.00%     80.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4114633      9.48%     90.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2999962      6.91%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              864754      1.99%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              420523      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43393859                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  770722     35.26%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1255639     57.45%     92.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                159283      7.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                29      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59115338     57.42%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5897      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37057126     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6766036      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102944426                       # Type of FU issued
system.cpu.iq.rate                           2.371741                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2185644                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021231                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251482822                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116206737                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101412799                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105130041                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11119452                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4191423                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121707                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2323                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       676601                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       125416                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 312369                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5867094                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                103420                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106439598                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             67614                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37517646                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7169353                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8152                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3168                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 73436                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2323                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180015                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222678                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               402693                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102420102                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36622328                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            524326                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43374324                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19303439                       # Number of branches executed
system.cpu.iew.exec_stores                    6751996                       # Number of stores executed
system.cpu.iew.exec_rate                     2.359661                       # Inst execution rate
system.cpu.iew.wb_sent                      101787366                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101412799                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69783492                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100249455                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.336454                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696098                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9764991                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            310536                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     41970211                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.303413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.800068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15059921     35.88%     35.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10877895     25.92%     61.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3295676      7.85%     69.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1024908      2.44%     72.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1618915      3.86%     75.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1173324      2.80%     78.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2946372      7.02%     85.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1675371      3.99%     89.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4297829     10.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     41970211                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502966                       # Number of instructions committed
system.cpu.commit.committedOps               96674712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818986                       # Number of memory references committed
system.cpu.commit.loads                      33326227                       # Number of loads committed
system.cpu.commit.membars                        7758                       # Number of memory barriers committed
system.cpu.commit.branches                   18659962                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78809179                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377355                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849903     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326227     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492759      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96674712                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4297829                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144111981                       # The number of ROB reads
system.cpu.rob.rob_writes                   214303143                       # The number of ROB writes
system.cpu.timesIdled                              95                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           10717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502966                       # Number of Instructions Simulated
system.cpu.committedOps                      96674712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.496035                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.496035                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.015985                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.015985                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101383434                       # number of integer regfile reads
system.cpu.int_regfile_writes                59728312                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414919202                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50044332                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42631494                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31032                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.995977                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            30921250                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            439.959734                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.995977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63150617                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63150617                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25024191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25024191                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5806552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5806552                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7830                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7830                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30830743                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30830743                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30830743                       # number of overall hits
system.cpu.dcache.overall_hits::total        30830743                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       158687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158687                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       535240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       535240                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       693927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         693927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       693927                       # number of overall misses
system.cpu.dcache.overall_misses::total        693927                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12918617000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12918617000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47150109497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47150109497                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       111000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       111000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  60068726497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60068726497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60068726497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60068726497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25182878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25182878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31524670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31524670                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31524670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31524670                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006301                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006301                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.084399                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.084399                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001148                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001148                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022012                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81409.422322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81409.422322                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88091.528094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88091.528094                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86563.466326                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86563.466326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86563.466326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86563.466326                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.545455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68967                       # number of writebacks
system.cpu.dcache.writebacks::total             68967                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       124986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       124986                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       498858                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       498858                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       623844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       623844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       623844                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       623844                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33701                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36382                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        70083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70083                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2767545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2767545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3302889000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3302889000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6070434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6070434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6070434000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6070434000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005737                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005737                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002223                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002223                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002223                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002223                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82120.560221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82120.560221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90783.601781                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90783.601781                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86617.781773                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86617.781773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86617.781773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86617.781773                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69770                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.993086                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9426816                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7633.049393                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.993086                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18848795                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18848795                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9422985                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9422985                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9422985                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9422985                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9422985                       # number of overall hits
system.cpu.icache.overall_hits::total         9422985                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1004                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1004                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1004                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1004                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1004                       # number of overall misses
system.cpu.icache.overall_misses::total          1004                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23567500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23567500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     23567500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23567500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23567500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23567500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9423989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9423989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9423989                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9423989                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9423989                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9423989                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000107                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000107                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000107                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000107                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23473.605578                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23473.605578                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23473.605578                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23473.605578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23473.605578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23473.605578                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          772                       # number of writebacks
system.cpu.icache.writebacks::total               772                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          187                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          187                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          187                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18682000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18682000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22866.585067                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22866.585067                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22866.585067                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22866.585067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22866.585067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22866.585067                       # average overall mshr miss latency
system.cpu.icache.replacements                    772                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25203.502882                       # Cycle average of tags in use
system.l2.tags.total_refs                      142079                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68302                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.080159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.439396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       283.419119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24919.644367                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769150                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1850                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1196378                       # Number of tag accesses
system.l2.tags.data_accesses                  1196378                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        68967                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68967                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          765                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              765                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              1018                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1018                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                704                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          1651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1651                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  704                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2669                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3373                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 704                       # number of overall hits
system.l2.overall_hits::.cpu.data                2669                       # number of overall hits
system.l2.overall_hits::total                    3373                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              113                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32045                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67414                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67527                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               113                       # number of overall misses
system.l2.overall_misses::.cpu.data             67414                       # number of overall misses
system.l2.overall_misses::total                 67527                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3237617000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3237617000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     10045500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10045500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2699120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2699120000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     10045500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5936737000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5946782500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     10045500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5936737000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5946782500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        68967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          765                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          765                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         36387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        33696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            70083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           70083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70900                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.972023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972023                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.138311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.138311                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.951003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.951003                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.138311                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.961917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.138311                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.961917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952426                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91538.267975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91538.267975                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88898.230088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88898.230088                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84229.052894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84229.052894                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 88898.230088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88063.859139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88065.255379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88898.230088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88063.859139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88065.255379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34821                       # number of writebacks
system.l2.writebacks::total                     34821                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          113                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32042                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32042                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67524                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67524                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2883927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2883927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      8915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2378502500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2378502500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      8915500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5262429500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5271345000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      8915500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5262429500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5271345000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.972023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.138311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.138311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950914                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.138311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.961874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.138311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.961874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952384                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81538.267975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81538.267975                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78898.230088                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78898.230088                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74230.775233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74230.775233                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78898.230088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78064.848467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78066.243114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78898.230088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78064.848467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78066.243114                       # average overall mshr miss latency
system.l2.replacements                          35534                       # number of replacements
system.membus.snoop_filter.tot_requests        102608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34821                       # Transaction distribution
system.membus.trans_dist::CleanEvict              262                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32156                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       170132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 170132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6550080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6550080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67525                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254646000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355503750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       141442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        70534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          340                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            451                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21737569500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             34513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          772                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33696                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       209936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                212342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8899200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9000896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35534                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2228544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           106434                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007366                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085619                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 105651     99.26%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    782      0.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             106434                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          140460000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1225500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         105126995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
