<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterFile.h source code [llvm/llvm/include/llvm/MCA/HardwareUnits/RegisterFile.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::mca::RegisterFile "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/MCA/HardwareUnits/RegisterFile.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>MCA</a>/<a href='./'>HardwareUnits</a>/<a href='RegisterFile.h.html'>RegisterFile.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--------------------- RegisterFile.h -----------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>///</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file defines a register mapping file class.  This class is responsible</i></td></tr>
<tr><th id="11">11</th><td><i>/// for managing hardware register files and the tracking of data dependencies</i></td></tr>
<tr><th id="12">12</th><td><i>/// between registers.</i></td></tr>
<tr><th id="13">13</th><td><i>///</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_MCA_REGISTER_FILE_H">LLVM_MCA_REGISTER_FILE_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_MCA_REGISTER_FILE_H" data-ref="_M/LLVM_MCA_REGISTER_FILE_H">LLVM_MCA_REGISTER_FILE_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../MC/MCSchedule.h.html">"llvm/MC/MCSchedule.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="HardwareUnit.h.html">"llvm/MCA/HardwareUnits/HardwareUnit.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">mca</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../Instruction.h.html#llvm::mca::ReadState" title='llvm::mca::ReadState' data-ref="llvm::mca::ReadState" data-ref-filename="llvm..mca..ReadState" id="llvm::mca::ReadState">ReadState</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../Instruction.h.html#llvm::mca::WriteState" title='llvm::mca::WriteState' data-ref="llvm::mca::WriteState" data-ref-filename="llvm..mca..WriteState" id="llvm::mca::WriteState">WriteState</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../Instruction.h.html#llvm::mca::WriteRef" title='llvm::mca::WriteRef' data-ref="llvm::mca::WriteRef" data-ref-filename="llvm..mca..WriteRef" id="llvm::mca::WriteRef">WriteRef</a>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i class="doc">/// Manages hardware register files, and tracks register definitions for</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">/// register renaming purposes.</i></td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="type def" id="llvm::mca::RegisterFile" title='llvm::mca::RegisterFile' data-ref="llvm::mca::RegisterFile" data-ref-filename="llvm..mca..RegisterFile">RegisterFile</dfn> : <b>public</b> <a class="type" href="HardwareUnit.h.html#llvm::mca::HardwareUnit" title='llvm::mca::HardwareUnit' data-ref="llvm::mca::HardwareUnit" data-ref-filename="llvm..mca..HardwareUnit">HardwareUnit</a> {</td></tr>
<tr><th id="36">36</th><td>  <em>const</em> <a class="type" href="../../MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="decl field" id="llvm::mca::RegisterFile::MRI" title='llvm::mca::RegisterFile::MRI' data-ref="llvm::mca::RegisterFile::MRI" data-ref-filename="llvm..mca..RegisterFile..MRI">MRI</dfn>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <i>// class RegisterMappingTracker is a  physical register file (PRF) descriptor.</i></td></tr>
<tr><th id="39">39</th><td><i>  // There is one RegisterMappingTracker for every PRF definition in the</i></td></tr>
<tr><th id="40">40</th><td><i>  // scheduling model.</i></td></tr>
<tr><th id="41">41</th><td><i>  //</i></td></tr>
<tr><th id="42">42</th><td><i>  // An instance of RegisterMappingTracker tracks the number of physical</i></td></tr>
<tr><th id="43">43</th><td><i>  // registers available for renaming. It also tracks  the number of register</i></td></tr>
<tr><th id="44">44</th><td><i>  // moves eliminated per cycle.</i></td></tr>
<tr><th id="45">45</th><td>  <b>struct</b> <dfn class="type def" id="llvm::mca::RegisterFile::RegisterMappingTracker" title='llvm::mca::RegisterFile::RegisterMappingTracker' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker">RegisterMappingTracker</dfn> {</td></tr>
<tr><th id="46">46</th><td>    <i>// The total number of physical registers that are available in this</i></td></tr>
<tr><th id="47">47</th><td><i>    // register file for register renaming purpouses.  A value of zero for this</i></td></tr>
<tr><th id="48">48</th><td><i>    // field means: this register file has an unbounded number of physical</i></td></tr>
<tr><th id="49">49</th><td><i>    // registers.</i></td></tr>
<tr><th id="50">50</th><td>    <em>const</em> <em>unsigned</em> <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterMappingTracker::NumPhysRegs" title='llvm::mca::RegisterFile::RegisterMappingTracker::NumPhysRegs' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::NumPhysRegs" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..NumPhysRegs">NumPhysRegs</dfn>;</td></tr>
<tr><th id="51">51</th><td>    <i>// Number of physical registers that are currently in use.</i></td></tr>
<tr><th id="52">52</th><td>    <em>unsigned</em> <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterMappingTracker::NumUsedPhysRegs" title='llvm::mca::RegisterFile::RegisterMappingTracker::NumUsedPhysRegs' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::NumUsedPhysRegs" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..NumUsedPhysRegs">NumUsedPhysRegs</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <i>// Maximum number of register moves that can be eliminated by this PRF every</i></td></tr>
<tr><th id="55">55</th><td><i>    // cycle. A value of zero means that there is no limit in the number of</i></td></tr>
<tr><th id="56">56</th><td><i>    // moves which can be eliminated every cycle.</i></td></tr>
<tr><th id="57">57</th><td>    <em>const</em> <em>unsigned</em> <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterMappingTracker::MaxMoveEliminatedPerCycle" title='llvm::mca::RegisterFile::RegisterMappingTracker::MaxMoveEliminatedPerCycle' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::MaxMoveEliminatedPerCycle" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..MaxMoveEliminatedPerCycle">MaxMoveEliminatedPerCycle</dfn>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>    <i>// Number of register moves eliminated during this cycle.</i></td></tr>
<tr><th id="60">60</th><td><i>    //</i></td></tr>
<tr><th id="61">61</th><td><i>    // This value is increased by one every time a register move is eliminated.</i></td></tr>
<tr><th id="62">62</th><td><i>    // Every new cycle, this value is reset to zero.</i></td></tr>
<tr><th id="63">63</th><td><i>    // A move can be eliminated only if MaxMoveEliminatedPerCycle is zero, or if</i></td></tr>
<tr><th id="64">64</th><td><i>    // NumMoveEliminated is less than MaxMoveEliminatedPerCycle.</i></td></tr>
<tr><th id="65">65</th><td>    <em>unsigned</em> <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterMappingTracker::NumMoveEliminated" title='llvm::mca::RegisterFile::RegisterMappingTracker::NumMoveEliminated' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::NumMoveEliminated" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..NumMoveEliminated">NumMoveEliminated</dfn>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <i>// If set, move elimination is restricted to zero-register moves only.</i></td></tr>
<tr><th id="68">68</th><td>    <em>bool</em> <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterMappingTracker::AllowZeroMoveEliminationOnly" title='llvm::mca::RegisterFile::RegisterMappingTracker::AllowZeroMoveEliminationOnly' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::AllowZeroMoveEliminationOnly" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..AllowZeroMoveEliminationOnly">AllowZeroMoveEliminationOnly</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>    <dfn class="decl def fn" id="_ZN4llvm3mca12RegisterFile22RegisterMappingTrackerC1Ejjb" title='llvm::mca::RegisterFile::RegisterMappingTracker::RegisterMappingTracker' data-ref="_ZN4llvm3mca12RegisterFile22RegisterMappingTrackerC1Ejjb" data-ref-filename="_ZN4llvm3mca12RegisterFile22RegisterMappingTrackerC1Ejjb">RegisterMappingTracker</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="130NumPhysRegisters" title='NumPhysRegisters' data-type='unsigned int' data-ref="130NumPhysRegisters" data-ref-filename="130NumPhysRegisters">NumPhysRegisters</dfn>,</td></tr>
<tr><th id="71">71</th><td>                           <em>unsigned</em> <dfn class="local col1 decl" id="131MaxMoveEliminated" title='MaxMoveEliminated' data-type='unsigned int' data-ref="131MaxMoveEliminated" data-ref-filename="131MaxMoveEliminated">MaxMoveEliminated</dfn> = <var>0U</var>,</td></tr>
<tr><th id="72">72</th><td>                           <em>bool</em> <dfn class="local col2 decl" id="132AllowZeroMoveElimOnly" title='AllowZeroMoveElimOnly' data-type='bool' data-ref="132AllowZeroMoveElimOnly" data-ref-filename="132AllowZeroMoveElimOnly">AllowZeroMoveElimOnly</dfn> = <b>false</b>)</td></tr>
<tr><th id="73">73</th><td>        : <a class="member field" href="#llvm::mca::RegisterFile::RegisterMappingTracker::NumPhysRegs" title='llvm::mca::RegisterFile::RegisterMappingTracker::NumPhysRegs' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::NumPhysRegs" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..NumPhysRegs">NumPhysRegs</a>(<a class="local col0 ref" href="#130NumPhysRegisters" title='NumPhysRegisters' data-ref="130NumPhysRegisters" data-ref-filename="130NumPhysRegisters">NumPhysRegisters</a>), <a class="member field" href="#llvm::mca::RegisterFile::RegisterMappingTracker::NumUsedPhysRegs" title='llvm::mca::RegisterFile::RegisterMappingTracker::NumUsedPhysRegs' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::NumUsedPhysRegs" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..NumUsedPhysRegs">NumUsedPhysRegs</a>(<var>0</var>),</td></tr>
<tr><th id="74">74</th><td>          <a class="member field" href="#llvm::mca::RegisterFile::RegisterMappingTracker::MaxMoveEliminatedPerCycle" title='llvm::mca::RegisterFile::RegisterMappingTracker::MaxMoveEliminatedPerCycle' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::MaxMoveEliminatedPerCycle" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..MaxMoveEliminatedPerCycle">MaxMoveEliminatedPerCycle</a>(<a class="local col1 ref" href="#131MaxMoveEliminated" title='MaxMoveEliminated' data-ref="131MaxMoveEliminated" data-ref-filename="131MaxMoveEliminated">MaxMoveEliminated</a>), <a class="member field" href="#llvm::mca::RegisterFile::RegisterMappingTracker::NumMoveEliminated" title='llvm::mca::RegisterFile::RegisterMappingTracker::NumMoveEliminated' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::NumMoveEliminated" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..NumMoveEliminated">NumMoveEliminated</a>(<var>0U</var>),</td></tr>
<tr><th id="75">75</th><td>          <a class="member field" href="#llvm::mca::RegisterFile::RegisterMappingTracker::AllowZeroMoveEliminationOnly" title='llvm::mca::RegisterFile::RegisterMappingTracker::AllowZeroMoveEliminationOnly' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker::AllowZeroMoveEliminationOnly" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker..AllowZeroMoveEliminationOnly">AllowZeroMoveEliminationOnly</a>(<a class="local col2 ref" href="#132AllowZeroMoveElimOnly" title='AllowZeroMoveElimOnly' data-ref="132AllowZeroMoveElimOnly" data-ref-filename="132AllowZeroMoveElimOnly">AllowZeroMoveElimOnly</a>) {}</td></tr>
<tr><th id="76">76</th><td>  };</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i>// A vector of register file descriptors.  This set always contains at least</i></td></tr>
<tr><th id="79">79</th><td><i>  // one entry. Entry at index #0 is reserved.  That entry describes a register</i></td></tr>
<tr><th id="80">80</th><td><i>  // file with an unbounded number of physical registers that "sees" all the</i></td></tr>
<tr><th id="81">81</th><td><i>  // hardware registers declared by the target (i.e. all the register</i></td></tr>
<tr><th id="82">82</th><td><i>  // definitions in the target specific `XYZRegisterInfo.td` - where `XYZ` is</i></td></tr>
<tr><th id="83">83</th><td><i>  // the target name).</i></td></tr>
<tr><th id="84">84</th><td><i>  //</i></td></tr>
<tr><th id="85">85</th><td><i>  // Users can limit the number of physical registers that are available in</i></td></tr>
<tr><th id="86">86</th><td><i>  // register file #0 specifying command line flag `-register-file-size=&lt;uint&gt;`.</i></td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::mca::RegisterFile::RegisterMappingTracker" title='llvm::mca::RegisterFile::RegisterMappingTracker' data-ref="llvm::mca::RegisterFile::RegisterMappingTracker" data-ref-filename="llvm..mca..RegisterFile..RegisterMappingTracker">RegisterMappingTracker</a>, <var>4</var>&gt; <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterFiles" title='llvm::mca::RegisterFile::RegisterFiles' data-ref="llvm::mca::RegisterFile::RegisterFiles" data-ref-filename="llvm..mca..RegisterFile..RegisterFiles">RegisterFiles</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i>// This type is used to propagate information about the owner of a register,</i></td></tr>
<tr><th id="90">90</th><td><i>  // and the cost of allocating it in the PRF. Register cost is defined as the</i></td></tr>
<tr><th id="91">91</th><td><i>  // number of physical registers consumed by the PRF to allocate a user</i></td></tr>
<tr><th id="92">92</th><td><i>  // register.</i></td></tr>
<tr><th id="93">93</th><td><i>  //</i></td></tr>
<tr><th id="94">94</th><td><i>  // For example: on X86 BtVer2, a YMM register consumes 2 128-bit physical</i></td></tr>
<tr><th id="95">95</th><td><i>  // registers. So, the cost of allocating a YMM register in BtVer2 is 2.</i></td></tr>
<tr><th id="96">96</th><td>  <b>using</b> <dfn class="typedef" id="llvm::mca::RegisterFile::IndexPlusCostPairTy" title='llvm::mca::RegisterFile::IndexPlusCostPairTy' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="llvm::mca::RegisterFile::IndexPlusCostPairTy" data-ref-filename="llvm..mca..RegisterFile..IndexPlusCostPairTy">IndexPlusCostPairTy</dfn> = <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// Struct RegisterRenamingInfo is used to map logical registers to register</i></td></tr>
<tr><th id="99">99</th><td><i>  // files.</i></td></tr>
<tr><th id="100">100</th><td><i>  //</i></td></tr>
<tr><th id="101">101</th><td><i>  // There is a RegisterRenamingInfo object for every logical register defined</i></td></tr>
<tr><th id="102">102</th><td><i>  // by the target. RegisteRenamingInfo objects are stored into vector</i></td></tr>
<tr><th id="103">103</th><td><i>  // `RegisterMappings`, and MCPhysReg IDs can be used to reference</i></td></tr>
<tr><th id="104">104</th><td><i>  // elements in that vector.</i></td></tr>
<tr><th id="105">105</th><td><i>  //</i></td></tr>
<tr><th id="106">106</th><td><i>  // Each RegisterRenamingInfo is owned by a PRF, and field `IndexPlusCost`</i></td></tr>
<tr><th id="107">107</th><td><i>  // specifies both the owning PRF, as well as the number of physical registers</i></td></tr>
<tr><th id="108">108</th><td><i>  // consumed at register renaming stage.</i></td></tr>
<tr><th id="109">109</th><td><i>  //</i></td></tr>
<tr><th id="110">110</th><td><i>  // Field `AllowMoveElimination` is set for registers that are used as</i></td></tr>
<tr><th id="111">111</th><td><i>  // destination by optimizable register moves.</i></td></tr>
<tr><th id="112">112</th><td><i>  //</i></td></tr>
<tr><th id="113">113</th><td><i>  // Field `AliasRegID` is set by writes from register moves that have been</i></td></tr>
<tr><th id="114">114</th><td><i>  // eliminated at register renaming stage. A move eliminated at register</i></td></tr>
<tr><th id="115">115</th><td><i>  // renaming stage is effectively bypassed, and its write aliases the source</i></td></tr>
<tr><th id="116">116</th><td><i>  // register definition.</i></td></tr>
<tr><th id="117">117</th><td>  <b>struct</b> <dfn class="type def" id="llvm::mca::RegisterFile::RegisterRenamingInfo" title='llvm::mca::RegisterFile::RegisterRenamingInfo' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo">RegisterRenamingInfo</dfn> {</td></tr>
<tr><th id="118">118</th><td>    <a class="typedef" href="#llvm::mca::RegisterFile::IndexPlusCostPairTy" title='llvm::mca::RegisterFile::IndexPlusCostPairTy' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="llvm::mca::RegisterFile::IndexPlusCostPairTy" data-ref-filename="llvm..mca..RegisterFile..IndexPlusCostPairTy">IndexPlusCostPairTy</a> <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterRenamingInfo::IndexPlusCost" title='llvm::mca::RegisterFile::RegisterRenamingInfo::IndexPlusCost' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo::IndexPlusCost" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo..IndexPlusCost">IndexPlusCost</dfn>;</td></tr>
<tr><th id="119">119</th><td>    <a class="typedef" href="../../MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterRenamingInfo::RenameAs" title='llvm::mca::RegisterFile::RegisterRenamingInfo::RenameAs' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo::RenameAs" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo..RenameAs">RenameAs</dfn>;</td></tr>
<tr><th id="120">120</th><td>    <a class="typedef" href="../../MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterRenamingInfo::AliasRegID" title='llvm::mca::RegisterFile::RegisterRenamingInfo::AliasRegID' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo::AliasRegID" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo..AliasRegID">AliasRegID</dfn>;</td></tr>
<tr><th id="121">121</th><td>    <em>bool</em> <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterRenamingInfo::AllowMoveElimination" title='llvm::mca::RegisterFile::RegisterRenamingInfo::AllowMoveElimination' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo::AllowMoveElimination" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo..AllowMoveElimination">AllowMoveElimination</dfn>;</td></tr>
<tr><th id="122">122</th><td>    <dfn class="decl def fn" id="_ZN4llvm3mca12RegisterFile20RegisterRenamingInfoC1Ev" title='llvm::mca::RegisterFile::RegisterRenamingInfo::RegisterRenamingInfo' data-ref="_ZN4llvm3mca12RegisterFile20RegisterRenamingInfoC1Ev" data-ref-filename="_ZN4llvm3mca12RegisterFile20RegisterRenamingInfoC1Ev">RegisterRenamingInfo</dfn>()</td></tr>
<tr><th id="123">123</th><td>        : <a class="member field" href="#llvm::mca::RegisterFile::RegisterRenamingInfo::IndexPlusCost" title='llvm::mca::RegisterFile::RegisterRenamingInfo::IndexPlusCost' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo::IndexPlusCost" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo..IndexPlusCost">IndexPlusCost</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairIT_T0_E">(</span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0U</var>, <var>1U</var>)), <a class="member field" href="#llvm::mca::RegisterFile::RegisterRenamingInfo::RenameAs" title='llvm::mca::RegisterFile::RegisterRenamingInfo::RenameAs' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo::RenameAs" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo..RenameAs">RenameAs</a>(<var>0U</var>), <a class="member field" href="#llvm::mca::RegisterFile::RegisterRenamingInfo::AliasRegID" title='llvm::mca::RegisterFile::RegisterRenamingInfo::AliasRegID' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo::AliasRegID" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo..AliasRegID">AliasRegID</a>(<var>0U</var>),</td></tr>
<tr><th id="124">124</th><td>          <a class="member field" href="#llvm::mca::RegisterFile::RegisterRenamingInfo::AllowMoveElimination" title='llvm::mca::RegisterFile::RegisterRenamingInfo::AllowMoveElimination' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo::AllowMoveElimination" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo..AllowMoveElimination">AllowMoveElimination</a>(<b>false</b>) {}</td></tr>
<tr><th id="125">125</th><td>  };</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i>// RegisterMapping objects are mainly used to track physical register</i></td></tr>
<tr><th id="128">128</th><td><i>  // definitions and resolve data dependencies.</i></td></tr>
<tr><th id="129">129</th><td><i>  //</i></td></tr>
<tr><th id="130">130</th><td><i>  // Every register declared by the Target is associated with an instance of</i></td></tr>
<tr><th id="131">131</th><td><i>  // RegisterMapping. RegisterMapping objects keep track of writes to a logical</i></td></tr>
<tr><th id="132">132</th><td><i>  // register.  That information is used by class RegisterFile to resolve data</i></td></tr>
<tr><th id="133">133</th><td><i>  // dependencies, and correctly set latencies for register uses.</i></td></tr>
<tr><th id="134">134</th><td><i>  //</i></td></tr>
<tr><th id="135">135</th><td><i>  // This implementation does not allow overlapping register files. The only</i></td></tr>
<tr><th id="136">136</th><td><i>  // register file that is allowed to overlap with other register files is</i></td></tr>
<tr><th id="137">137</th><td><i>  // register file #0. If we exclude register #0, every register is "owned" by</i></td></tr>
<tr><th id="138">138</th><td><i>  // at most one register file.</i></td></tr>
<tr><th id="139">139</th><td>  <b>using</b> <dfn class="typedef" id="llvm::mca::RegisterFile::RegisterMapping" title='llvm::mca::RegisterFile::RegisterMapping' data-type='std::pair&lt;WriteRef, RegisterRenamingInfo&gt;' data-ref="llvm::mca::RegisterFile::RegisterMapping" data-ref-filename="llvm..mca..RegisterFile..RegisterMapping">RegisterMapping</dfn> = <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::WriteRef" title='llvm::mca::WriteRef' data-ref="llvm::mca::WriteRef" data-ref-filename="llvm..mca..WriteRef">WriteRef</a>, <a class="type" href="#llvm::mca::RegisterFile::RegisterRenamingInfo" title='llvm::mca::RegisterFile::RegisterRenamingInfo' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo">RegisterRenamingInfo</a>&gt;;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i>// There is one entry per each register defined by the target.</i></td></tr>
<tr><th id="142">142</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="typedef" href="#llvm::mca::RegisterFile::RegisterMapping" title='llvm::mca::RegisterFile::RegisterMapping' data-type='std::pair&lt;WriteRef, RegisterRenamingInfo&gt;' data-ref="llvm::mca::RegisterFile::RegisterMapping" data-ref-filename="llvm..mca..RegisterFile..RegisterMapping">RegisterMapping</a>&gt; <dfn class="decl field" id="llvm::mca::RegisterFile::RegisterMappings" title='llvm::mca::RegisterFile::RegisterMappings' data-ref="llvm::mca::RegisterFile::RegisterMappings" data-ref-filename="llvm..mca..RegisterFile..RegisterMappings">RegisterMappings</dfn>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// Used to track zero registers. There is one bit for each register defined by</i></td></tr>
<tr><th id="145">145</th><td><i>  // the target. Bits are set for registers that are known to be zero.</i></td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="decl field" id="llvm::mca::RegisterFile::ZeroRegisters" title='llvm::mca::RegisterFile::ZeroRegisters' data-ref="llvm::mca::RegisterFile::ZeroRegisters" data-ref-filename="llvm..mca..RegisterFile..ZeroRegisters">ZeroRegisters</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i>// This method creates a new register file descriptor.</i></td></tr>
<tr><th id="149">149</th><td><i>  // The new register file owns all of the registers declared by register</i></td></tr>
<tr><th id="150">150</th><td><i>  // classes in the 'RegisterClasses' set.</i></td></tr>
<tr><th id="151">151</th><td><i>  //</i></td></tr>
<tr><th id="152">152</th><td><i>  // Processor models allow the definition of RegisterFile(s) via tablegen. For</i></td></tr>
<tr><th id="153">153</th><td><i>  // example, this is a tablegen definition for a x86 register file for</i></td></tr>
<tr><th id="154">154</th><td><i>  // XMM[0-15] and YMM[0-15], that allows up to 60 renames (each rename costs 1</i></td></tr>
<tr><th id="155">155</th><td><i>  // physical register).</i></td></tr>
<tr><th id="156">156</th><td><i>  //</i></td></tr>
<tr><th id="157">157</th><td><i>  //    def FPRegisterFile : RegisterFile&lt;60, [VR128RegClass, VR256RegClass]&gt;</i></td></tr>
<tr><th id="158">158</th><td><i>  //</i></td></tr>
<tr><th id="159">159</th><td><i>  // Here FPRegisterFile contains all the registers defined by register class</i></td></tr>
<tr><th id="160">160</th><td><i>  // VR128RegClass and VR256RegClass. FPRegisterFile implements 60</i></td></tr>
<tr><th id="161">161</th><td><i>  // registers which can be used for register renaming purpose.</i></td></tr>
<tr><th id="162">162</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE" title='llvm::mca::RegisterFile::addRegisterFile' data-ref="_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE" data-ref-filename="_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE">addRegisterFile</dfn>(<em>const</em> <a class="type" href="../../MC/MCSchedule.h.html#llvm::MCRegisterFileDesc" title='llvm::MCRegisterFileDesc' data-ref="llvm::MCRegisterFileDesc" data-ref-filename="llvm..MCRegisterFileDesc">MCRegisterFileDesc</a> &amp;<dfn class="local col3 decl" id="133RF" title='RF' data-type='const llvm::MCRegisterFileDesc &amp;' data-ref="133RF" data-ref-filename="133RF">RF</dfn>,</td></tr>
<tr><th id="163">163</th><td>                       <a class="type" href="../../ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../MC/MCSchedule.h.html#llvm::MCRegisterCostEntry" title='llvm::MCRegisterCostEntry' data-ref="llvm::MCRegisterCostEntry" data-ref-filename="llvm..MCRegisterCostEntry">MCRegisterCostEntry</a>&gt; <dfn class="local col4 decl" id="134Entries" title='Entries' data-type='ArrayRef&lt;llvm::MCRegisterCostEntry&gt;' data-ref="134Entries" data-ref-filename="134Entries">Entries</dfn>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i>// Consumes physical registers in each register file specified by the</i></td></tr>
<tr><th id="166">166</th><td><i>  // `IndexPlusCostPairTy`. This method is called from `addRegisterMapping()`.</i></td></tr>
<tr><th id="167">167</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE" title='llvm::mca::RegisterFile::allocatePhysRegs' data-ref="_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE" data-ref-filename="_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE">allocatePhysRegs</dfn>(<em>const</em> <a class="type" href="#llvm::mca::RegisterFile::RegisterRenamingInfo" title='llvm::mca::RegisterFile::RegisterRenamingInfo' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo">RegisterRenamingInfo</a> &amp;<dfn class="local col5 decl" id="135Entry" title='Entry' data-type='const llvm::mca::RegisterFile::RegisterRenamingInfo &amp;' data-ref="135Entry" data-ref-filename="135Entry">Entry</dfn>,</td></tr>
<tr><th id="168">168</th><td>                        <a class="type" href="../../ADT/ArrayRef.h.html#llvm::MutableArrayRef" title='llvm::MutableArrayRef' data-ref="llvm::MutableArrayRef" data-ref-filename="llvm..MutableArrayRef">MutableArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="136UsedPhysRegs" title='UsedPhysRegs' data-type='MutableArrayRef&lt;unsigned int&gt;' data-ref="136UsedPhysRegs" data-ref-filename="136UsedPhysRegs">UsedPhysRegs</dfn>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// Releases previously allocated physical registers from the register file(s).</i></td></tr>
<tr><th id="171">171</th><td><i>  // This method is called from `invalidateRegisterMapping()`.</i></td></tr>
<tr><th id="172">172</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE" title='llvm::mca::RegisterFile::freePhysRegs' data-ref="_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE" data-ref-filename="_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE">freePhysRegs</dfn>(<em>const</em> <a class="type" href="#llvm::mca::RegisterFile::RegisterRenamingInfo" title='llvm::mca::RegisterFile::RegisterRenamingInfo' data-ref="llvm::mca::RegisterFile::RegisterRenamingInfo" data-ref-filename="llvm..mca..RegisterFile..RegisterRenamingInfo">RegisterRenamingInfo</a> &amp;<dfn class="local col7 decl" id="137Entry" title='Entry' data-type='const llvm::mca::RegisterFile::RegisterRenamingInfo &amp;' data-ref="137Entry" data-ref-filename="137Entry">Entry</dfn>,</td></tr>
<tr><th id="173">173</th><td>                    <a class="type" href="../../ADT/ArrayRef.h.html#llvm::MutableArrayRef" title='llvm::MutableArrayRef' data-ref="llvm::MutableArrayRef" data-ref-filename="llvm..MutableArrayRef">MutableArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="138FreedPhysRegs" title='FreedPhysRegs' data-type='MutableArrayRef&lt;unsigned int&gt;' data-ref="138FreedPhysRegs" data-ref-filename="138FreedPhysRegs">FreedPhysRegs</dfn>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Collects writes that are in a RAW dependency with RS.</i></td></tr>
<tr><th id="176">176</th><td><i>  // This method is called from `addRegisterRead()`.</i></td></tr>
<tr><th id="177">177</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE" title='llvm::mca::RegisterFile::collectWrites' data-ref="_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE" data-ref-filename="_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE">collectWrites</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::ReadState" title='llvm::mca::ReadState' data-ref="llvm::mca::ReadState" data-ref-filename="llvm..mca..ReadState">ReadState</a> &amp;<dfn class="local col9 decl" id="139RS" title='RS' data-type='const llvm::mca::ReadState &amp;' data-ref="139RS" data-ref-filename="139RS">RS</dfn>,</td></tr>
<tr><th id="178">178</th><td>                     <a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::WriteRef" title='llvm::mca::WriteRef' data-ref="llvm::mca::WriteRef" data-ref-filename="llvm..mca..WriteRef">WriteRef</a>&gt; &amp;<dfn class="local col0 decl" id="140Writes" title='Writes' data-type='SmallVectorImpl&lt;llvm::mca::WriteRef&gt; &amp;' data-ref="140Writes" data-ref-filename="140Writes">Writes</dfn>) <em>const</em>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i>// Create an instance of RegisterMappingTracker for every register file</i></td></tr>
<tr><th id="181">181</th><td><i>  // specified by the processor model.</i></td></tr>
<tr><th id="182">182</th><td><i>  // If no register file is specified, then this method creates a default</i></td></tr>
<tr><th id="183">183</th><td><i>  // register file with an unbounded number of physical registers.</i></td></tr>
<tr><th id="184">184</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj" title='llvm::mca::RegisterFile::initialize' data-ref="_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj" data-ref-filename="_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj">initialize</dfn>(<em>const</em> <a class="type" href="../../MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel" data-ref-filename="llvm..MCSchedModel">MCSchedModel</a> &amp;<dfn class="local col1 decl" id="141SM" title='SM' data-type='const llvm::MCSchedModel &amp;' data-ref="141SM" data-ref-filename="141SM">SM</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="142NumRegs" title='NumRegs' data-type='unsigned int' data-ref="142NumRegs" data-ref-filename="142NumRegs">NumRegs</dfn>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><b>public</b>:</td></tr>
<tr><th id="187">187</th><td>  <dfn class="decl fn" id="_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj" title='llvm::mca::RegisterFile::RegisterFile' data-ref="_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj" data-ref-filename="_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj">RegisterFile</dfn>(<em>const</em> <a class="type" href="../../MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel" data-ref-filename="llvm..MCSchedModel">MCSchedModel</a> &amp;<dfn class="local col3 decl" id="143SM" title='SM' data-type='const llvm::MCSchedModel &amp;' data-ref="143SM" data-ref-filename="143SM">SM</dfn>, <em>const</em> <a class="type" href="../../MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col4 decl" id="144mri" title='mri' data-type='const llvm::MCRegisterInfo &amp;' data-ref="144mri" data-ref-filename="144mri">mri</dfn>,</td></tr>
<tr><th id="188">188</th><td>               <em>unsigned</em> <dfn class="local col5 decl" id="145NumRegs" title='NumRegs' data-type='unsigned int' data-ref="145NumRegs" data-ref-filename="145NumRegs">NumRegs</dfn> = <var>0</var>);</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <i>// This method updates the register mappings inserting a new register</i></td></tr>
<tr><th id="191">191</th><td><i>  // definition. This method is also responsible for updating the number of</i></td></tr>
<tr><th id="192">192</th><td><i>  // allocated physical registers in each register file modified by the write.</i></td></tr>
<tr><th id="193">193</th><td><i>  // No physical regiser is allocated if this write is from a zero-idiom.</i></td></tr>
<tr><th id="194">194</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE" title='llvm::mca::RegisterFile::addRegisterWrite' data-ref="_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE" data-ref-filename="_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE">addRegisterWrite</dfn>(<a class="type" href="../Instruction.h.html#llvm::mca::WriteRef" title='llvm::mca::WriteRef' data-ref="llvm::mca::WriteRef" data-ref-filename="llvm..mca..WriteRef">WriteRef</a> <dfn class="local col6 decl" id="146Write" title='Write' data-type='llvm::mca::WriteRef' data-ref="146Write" data-ref-filename="146Write">Write</dfn>, <a class="type" href="../../ADT/ArrayRef.h.html#llvm::MutableArrayRef" title='llvm::MutableArrayRef' data-ref="llvm::MutableArrayRef" data-ref-filename="llvm..MutableArrayRef">MutableArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="147UsedPhysRegs" title='UsedPhysRegs' data-type='MutableArrayRef&lt;unsigned int&gt;' data-ref="147UsedPhysRegs" data-ref-filename="147UsedPhysRegs">UsedPhysRegs</dfn>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i>// Collect writes that are in a data dependency with RS, and update RS</i></td></tr>
<tr><th id="197">197</th><td><i>  // internal state.</i></td></tr>
<tr><th id="198">198</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE" title='llvm::mca::RegisterFile::addRegisterRead' data-ref="_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE">addRegisterRead</dfn>(<a class="type" href="../Instruction.h.html#llvm::mca::ReadState" title='llvm::mca::ReadState' data-ref="llvm::mca::ReadState" data-ref-filename="llvm..mca..ReadState">ReadState</a> &amp;<dfn class="local col8 decl" id="148RS" title='RS' data-type='llvm::mca::ReadState &amp;' data-ref="148RS" data-ref-filename="148RS">RS</dfn>, <em>const</em> <a class="type" href="../../MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="149STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="149STI" data-ref-filename="149STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i>// Removes write \param WS from the register mappings.</i></td></tr>
<tr><th id="201">201</th><td><i>  // Physical registers may be released to reflect this update.</i></td></tr>
<tr><th id="202">202</th><td><i>  // No registers are released if this write is from a zero-idiom.</i></td></tr>
<tr><th id="203">203</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE" title='llvm::mca::RegisterFile::removeRegisterWrite' data-ref="_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE" data-ref-filename="_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE">removeRegisterWrite</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::WriteState" title='llvm::mca::WriteState' data-ref="llvm::mca::WriteState" data-ref-filename="llvm..mca..WriteState">WriteState</a> &amp;<dfn class="local col0 decl" id="150WS" title='WS' data-type='const llvm::mca::WriteState &amp;' data-ref="150WS" data-ref-filename="150WS">WS</dfn>,</td></tr>
<tr><th id="204">204</th><td>                           <a class="type" href="../../ADT/ArrayRef.h.html#llvm::MutableArrayRef" title='llvm::MutableArrayRef' data-ref="llvm::MutableArrayRef" data-ref-filename="llvm..MutableArrayRef">MutableArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="151FreedPhysRegs" title='FreedPhysRegs' data-type='MutableArrayRef&lt;unsigned int&gt;' data-ref="151FreedPhysRegs" data-ref-filename="151FreedPhysRegs">FreedPhysRegs</dfn>);</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <i>// Returns true if a move from RS to WS can be eliminated.</i></td></tr>
<tr><th id="207">207</th><td><i>  // On success, it updates WriteState by setting flag `WS.isEliminated`.</i></td></tr>
<tr><th id="208">208</th><td><i>  // If RS is a read from a zero register, and WS is eliminated, then</i></td></tr>
<tr><th id="209">209</th><td><i>  // `WS.WritesZero` is also set, so that method addRegisterWrite() would not</i></td></tr>
<tr><th id="210">210</th><td><i>  // reserve a physical register for it.</i></td></tr>
<tr><th id="211">211</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE" title='llvm::mca::RegisterFile::tryEliminateMove' data-ref="_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE" data-ref-filename="_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE">tryEliminateMove</dfn>(<a class="type" href="../Instruction.h.html#llvm::mca::WriteState" title='llvm::mca::WriteState' data-ref="llvm::mca::WriteState" data-ref-filename="llvm..mca..WriteState">WriteState</a> &amp;<dfn class="local col2 decl" id="152WS" title='WS' data-type='llvm::mca::WriteState &amp;' data-ref="152WS" data-ref-filename="152WS">WS</dfn>, <a class="type" href="../Instruction.h.html#llvm::mca::ReadState" title='llvm::mca::ReadState' data-ref="llvm::mca::ReadState" data-ref-filename="llvm..mca..ReadState">ReadState</a> &amp;<dfn class="local col3 decl" id="153RS" title='RS' data-type='llvm::mca::ReadState &amp;' data-ref="153RS" data-ref-filename="153RS">RS</dfn>);</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i>// Checks if there are enough physical registers in the register files.</i></td></tr>
<tr><th id="214">214</th><td><i>  // Returns a "response mask" where each bit represents the response from a</i></td></tr>
<tr><th id="215">215</th><td><i>  // different register file.  A mask of all zeroes means that all register</i></td></tr>
<tr><th id="216">216</th><td><i>  // files are available.  Otherwise, the mask can be used to identify which</i></td></tr>
<tr><th id="217">217</th><td><i>  // register file was busy.  This sematic allows us to classify dispatch</i></td></tr>
<tr><th id="218">218</th><td><i>  // stalls caused by the lack of register file resources.</i></td></tr>
<tr><th id="219">219</th><td><i>  //</i></td></tr>
<tr><th id="220">220</th><td><i>  // Current implementation can simulate up to 32 register files (including the</i></td></tr>
<tr><th id="221">221</th><td><i>  // special register file at index #0).</i></td></tr>
<tr><th id="222">222</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE" title='llvm::mca::RegisterFile::isAvailable' data-ref="_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE" data-ref-filename="_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE">isAvailable</dfn>(<a class="type" href="../../ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col4 decl" id="154Regs" title='Regs' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="154Regs" data-ref-filename="154Regs">Regs</dfn>) <em>const</em>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <i>// Returns the number of PRFs implemented by this processor.</i></td></tr>
<tr><th id="225">225</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm3mca12RegisterFile19getNumRegisterFilesEv" title='llvm::mca::RegisterFile::getNumRegisterFiles' data-ref="_ZNK4llvm3mca12RegisterFile19getNumRegisterFilesEv" data-ref-filename="_ZNK4llvm3mca12RegisterFile19getNumRegisterFilesEv">getNumRegisterFiles</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::mca::RegisterFile::RegisterFiles" title='llvm::mca::RegisterFile::RegisterFiles' data-ref="llvm::mca::RegisterFile::RegisterFiles" data-ref-filename="llvm..mca..RegisterFile..RegisterFiles">RegisterFiles</a>.<a class="ref fn" href="../../ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); }</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <i>// Notify each PRF that a new cycle just started.</i></td></tr>
<tr><th id="228">228</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca12RegisterFile10cycleStartEv" title='llvm::mca::RegisterFile::cycleStart' data-ref="_ZN4llvm3mca12RegisterFile10cycleStartEv" data-ref-filename="_ZN4llvm3mca12RegisterFile10cycleStartEv">cycleStart</dfn>();</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#<span data-ppcond="230">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="231">231</th><td>  <em>void</em> dump() <em>const</em>;</td></tr>
<tr><th id="232">232</th><td><u>#<span data-ppcond="230">endif</span></u></td></tr>
<tr><th id="233">233</th><td>};</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>} <i>// namespace mca</i></td></tr>
<tr><th id="236">236</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#<span data-ppcond="16">endif</span> // LLVM_MCA_REGISTER_FILE_H</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/MCA/Context.cpp.html'>llvm/llvm/lib/MCA/Context.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>