module counter100000000 (
    input clock,
	 output reg [26:0] count);

	 initial begin
		count = 0;
	end

	 always @(posedge clock)
		begin
			if (count == 27'd99999999)
				begin
					count <= 27'd00000000;
				end
			else
				begin
					count <= count + 1;
				end
		end
endmodule