# UART-Verification
This project contains a Universal Asynchronous Receiver Transmitter (UART) verification environment developed using SystemVerilog and Universal Verification Methodology (UVM).
