// Seed: 1489477291
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_6 = (1);
  logic id_7;
endmodule
