
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2019q2p1, Build 273R, Built Dec 16 2019 13:19:32

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
18       E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd (2020-05-04 22:16:04, 2020-05-04 22:45:19)

*******************************************************************
Modules that may have changed as a result of file changes: 3
MID:  lib.cell.view
4        work.fifo_cdc.architecture_fifo_cdc may have changed because the following files changed:
                        E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd (2020-05-04 22:16:04, 2020-05-04 22:45:19) <-- (architecture and entity definition)
6        work.fifo_cdc_lsram.architecture_fifo_cdc_lsram may have changed because the following files changed:
                        E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd (2020-05-04 22:16:04, 2020-05-04 22:45:19) <-- (may instantiate this module)
14       work.gray_code_counter.architecture_gray_code_counter may have changed because the following files changed:
                        E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd (2020-05-04 22:16:04, 2020-05-04 22:45:19) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 24
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd (2020-02-28 08:59:45)
1        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\arith.vhd (2020-02-28 08:59:46)
2        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\location.map (2020-02-28 08:59:46)
3        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\numeric.vhd (2020-02-28 08:59:46)
4        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\std.vhd (2020-02-28 08:59:46)
5        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\std1164.vhd (2020-02-28 08:59:46)
6        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\std_textio.vhd (2020-02-28 08:59:46)
7        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\unsigned.vhd (2020-02-28 08:59:46)
8        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd\hyperents.vhd (2020-02-28 08:59:46)
9        C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd\math_real.vhd (2020-02-28 08:59:46)
10       C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2020-02-28 08:59:46)
11       C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd\umr_capim.vhd (2020-02-28 08:59:46)
12       E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2019-11-06 13:59:59)
13       E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0.vhd (2020-05-04 17:43:18)
14       E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd (2020-05-04 17:43:18)
15       E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd (2020-05-04 18:42:36)
16       E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0.vhd (2020-05-04 17:42:28)
17       E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd (2020-05-04 17:42:28)
19       E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC_LSRAM.vhd (2020-05-04 02:25:37)
20       E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\Gray_Code_Counter.vhd (2020-05-03 23:17:35)
21       E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\Gray_Code_package.vhd (2020-05-03 23:17:35)
22       E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\LED_inverter_dimmer.vhd (2020-05-04 17:41:42)
23       E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd (2020-05-04 22:18:40)
24       E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_write_test.vhd (2020-05-04 19:46:39)

*******************************************************************
Unchanged modules: 28
MID:  lib.cell.view
0        work.fccc_c0.rtl
1        work.fccc_c0.vhdl
2        work.fccc_c0_fccc_c0_0_fccc.def_arch
3        work.fccc_c0_fccc_c0_0_fccc.vhdl
8        work.fifo_cdc_test.rtl
9        work.fifo_cdc_test.vhdl
10       work.fifo_read_test.architecture_fifo_read_test
11       work.fifo_read_test.vhdl
12       work.fifo_write_test.architecture_fifo_write_test
13       work.fifo_write_test.vhdl
16       work.led_inverter_dimmer.architecture_led_inverter_dimmer
17       work.led_inverter_dimmer.vhdl
18       work.osc_c0.rtl
19       work.osc_c0.vhdl
20       work.osc_c0_osc_c0_0_osc.def_arch
21       work.osc_c0_osc_c0_0_osc.vhdl
22       work.rcosc_1mhz.def_arch
23       work.rcosc_1mhz.vhdl
24       work.rcosc_1mhz_fab.def_arch
25       work.rcosc_1mhz_fab.vhdl
26       work.rcosc_25_50mhz.def_arch
27       work.rcosc_25_50mhz.vhdl
28       work.rcosc_25_50mhz_fab.def_arch
29       work.rcosc_25_50mhz_fab.vhdl
30       work.xtlosc.def_arch
31       work.xtlosc.vhdl
32       work.xtlosc_fab.def_arch
33       work.xtlosc_fab.vhdl
