Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 20 14:35:26 2025
| Host         : LAPTOP-7P8LB6PD running 64-bit major release  (build 9200)
| Command      : report_utilization -file hardware_accelerator_wrapper_utilization_placed.rpt -pb hardware_accelerator_wrapper_utilization_placed.pb
| Design       : hardware_accelerator_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| CLB LUTs                | 36781 |     0 |    230400 | 15.96 |
|   LUT as Logic          | 36781 |     0 |    230400 | 15.96 |
|   LUT as Memory         |     0 |     0 |    101760 |  0.00 |
| CLB Registers           | 18287 |     0 |    460800 |  3.97 |
|   Register as Flip Flop | 18287 |     0 |    460800 |  3.97 |
|   Register as Latch     |     0 |     0 |    460800 |  0.00 |
| CARRY8                  |   575 |     0 |     28800 |  2.00 |
| F7 Muxes                |  1152 |     0 |    115200 |  1.00 |
| F8 Muxes                |    32 |     0 |     57600 |  0.06 |
| F9 Muxes                |     0 |     0 |     28800 |  0.00 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 3     |          Yes |         Set |            - |
| 18284 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  7010 |     0 |     28800 | 24.34 |
|   CLBL                                     |  3715 |     0 |           |       |
|   CLBM                                     |  3295 |     0 |           |       |
| LUT as Logic                               | 36781 |     0 |    230400 | 15.96 |
|   using O5 output only                     |    13 |       |           |       |
|   using O6 output only                     | 29154 |       |           |       |
|   using O5 and O6                          |  7614 |       |           |       |
| LUT as Memory                              |     0 |     0 |    101760 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| CLB Registers                              | 18287 |     0 |    460800 |  3.97 |
|   Register driven from within the CLB      |  2747 |       |           |       |
|   Register driven from outside the CLB     | 15540 |       |           |       |
|     LUT in front of the register is unused |  6092 |       |           |       |
|     LUT in front of the register is used   |  9448 |       |           |       |
| Unique Control Sets                        |   406 |       |     57600 |  0.70 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |       624 |  0.00 |
| URAM           |    0 |     0 |        96 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  162 |     0 |      1728 |  9.38 |
|   DSP48E2 only |  162 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  244 |     0 |       360 | 67.78 |
| HPIOB_M          |  120 |     0 |       144 | 83.33 |
|   INPUT          |   43 |       |           |       |
|   OUTPUT         |   77 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |  120 |     0 |       144 | 83.33 |
|   INPUT          |   43 |       |           |       |
|   OUTPUT         |   77 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    4 |     0 |        24 | 16.67 |
|   INPUT          |    4 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       544 |  0.37 |
|   BUFGCE             |    2 |     0 |       208 |  0.96 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 19209 |                 CLB |
| FDRE     | 18284 |            Register |
| LUT3     |  7687 |                 CLB |
| LUT5     |  7546 |                 CLB |
| LUT4     |  7273 |                 CLB |
| LUT2     |  2663 |                 CLB |
| MUXF7    |  1152 |                 CLB |
| CARRY8   |   575 |                 CLB |
| DSP48E2  |   162 |          Arithmetic |
| OBUF     |   154 |                 I/O |
| INBUF    |    90 |                 I/O |
| IBUFCTRL |    90 |              Others |
| MUXF8    |    32 |                 CLB |
| LUT1     |    17 |                 CLB |
| FDSE     |     3 |            Register |
| BUFGCE   |     2 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------------+------+
|                 Ref Name                | Used |
+-----------------------------------------+------+
| hardware_accelerator_weight_mem_0_0     |    1 |
| hardware_accelerator_vir_input_mem_0_0  |    1 |
| hardware_accelerator_systolic_array_0_0 |    1 |
| hardware_accelerator_output_mem_0_0     |    1 |
| hardware_accelerator_mux_1_0            |    1 |
| hardware_accelerator_mux_0_0            |    1 |
| hardware_accelerator_input_mem_0_0      |    1 |
| hardware_accelerator_controller_0_0     |    1 |
| hardware_accelerator_axi_slave_0_0      |    1 |
| hardware_accelerator_axi_master_0_1     |    1 |
| hardware_accelerator_and_gate_0_0       |    1 |
+-----------------------------------------+------+


