Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v" (library work)
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":48:15:48:36|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":58:18:58:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":65:18:65:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":72:18:72:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":79:18:79:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":93:18:93:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":100:18:100:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":117:16:117:37|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":127:19:127:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":134:19:134:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":141:19:141:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":148:19:148:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":162:19:162:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":169:19:169:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":186:16:186:37|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":196:18:196:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":203:18:203:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":210:18:210:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":217:18:217:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":231:18:231:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":238:18:238:39|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":255:16:255:37|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":265:19:265:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":272:19:272:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":279:19:279:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":286:19:286:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":302:19:302:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":309:19:309:40|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":327:21:327:42|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":342:21:342:42|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":351:21:351:42|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":356:21:356:42|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":371:22:371:43|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":386:22:386:43|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":395:22:395:43|Specified digits overflow the number's size
@W: CG289 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":400:22:400:43|Specified digits overflow the number's size
@I::"C:\Cu_Suicide_Heat_Test\FPGA30\sys_pll\sys_pll.v" (library work)
Verilog syntax check successful!
Selecting top level module FPGA10
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.

@N: CG364 :"C:\Cu_Suicide_Heat_Test\FPGA30\sys_pll\sys_pll.v":8:7:8:13|Synthesizing module sys_pll in library work.

@W: CL168 :"C:\Cu_Suicide_Heat_Test\FPGA30\sys_pll\sys_pll.v":21:8:21:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":1:7:1:12|Synthesizing module FPGA10 in library work.

@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":259:0:259:5|Trying to extract state machine for register counter_IL68_125.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":190:0:190:5|Trying to extract state machine for register counter_IL68_50.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":121:0:121:5|Trying to extract state machine for register counter_IL07_125.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":52:0:52:5|Trying to extract state machine for register counter_IL07_50.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Trying to extract state machine for register counter_125.
@N: CL201 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Trying to extract state machine for register counter_50.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Pruning register bits 24 to 13 of IL12_50[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Pruning register bits 11 to 9 of IL12_50[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Pruning register bits 7 to 6 of IL12_50[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":323:0:323:5|Pruning register bits 3 to 2 of IL12_50[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Pruning register bits 45 to 13 of IL12_125[45:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Pruning register bits 11 to 9 of IL12_125[45:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Pruning register bits 7 to 6 of IL12_125[45:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Cu_Suicide_Heat_Test\FPGA30\FPGA30.v":367:0:367:5|Pruning register bits 3 to 2 of IL12_125[45:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 27 14:16:23 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 27 14:16:23 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 27 14:16:23 2017

###########################################################]
