Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,883
design__instance__area,8031.45
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0011316369054839015
power__switching__total,0.0007388399681076407
power__leakage__total,8.831650966101279E-9
power__total,0.001870485721156001
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2638707937950522
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.26091382570763677
timing__hold__ws__corner:nom_tt_025C_1v80,0.34228526537495174
timing__setup__ws__corner:nom_tt_025C_1v80,14.501602107380997
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.342285
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.637930
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2700485744791472
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2698430721914771
timing__hold__ws__corner:nom_ss_100C_1v60,0.9215476420583136
timing__setup__ws__corner:nom_ss_100C_1v60,12.870322061275653
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.921548
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,15.700718
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2620002622346858
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2585616238744142
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12377688113696611
timing__setup__ws__corner:nom_ff_n40C_1v95,14.947918881330367
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.123777
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.467957
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25972180696795977
clock__skew__worst_setup,0.2576502417677238
timing__hold__ws,0.11992973620323033
timing__setup__ws,12.840005866418627
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119930
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.637927
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,883
design__instance__area__stdcell,8031.45
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.486952
design__instance__utilization__stdcell,0.486952
design__instance__count__class:buffer,4
design__instance__count__class:inverter,1
design__instance__count__class:sequential_cell,117
design__instance__count__class:multi_input_combinational_cell,402
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1046
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,13020.5
design__violations,0
design__instance__count__class:timing_repair_buffer,102
design__instance__count__class:clock_buffer,22
design__instance__count__class:clock_inverter,10
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,63
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,662
route__net__special,2
route__drc_errors__iter:1,184
route__wirelength__iter:1,15338
route__drc_errors__iter:2,46
route__wirelength__iter:2,15300
route__drc_errors__iter:3,72
route__wirelength__iter:3,15208
route__drc_errors__iter:4,1
route__wirelength__iter:4,15213
route__drc_errors__iter:5,0
route__wirelength__iter:5,15219
route__drc_errors,0
route__wirelength,15219
route__vias,4285
route__vias__singlecut,4285
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,336.28
timing__unannotated_net__count__corner:nom_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2614363244333782
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.26001379563169413
timing__hold__ws__corner:min_tt_025C_1v80,0.3367487495280164
timing__setup__ws__corner:min_tt_025C_1v80,14.517758073292264
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.336749
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.683352
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26689526344427383
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.26875893937726925
timing__hold__ws__corner:min_ss_100C_1v60,0.9122384217335489
timing__setup__ws__corner:min_ss_100C_1v60,12.898599886601817
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.912238
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,15.776717
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25972180696795977
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2576502417677238
timing__hold__ws__corner:min_ff_n40C_1v95,0.11992973620323033
timing__setup__ws__corner:min_ff_n40C_1v95,14.960806350564699
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.119930
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.496359
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.269449609140422
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26372502150779614
timing__hold__ws__corner:max_tt_025C_1v80,0.34974940600290944
timing__setup__ws__corner:max_tt_025C_1v80,14.484622800051381
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.349749
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.601847
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,34
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2757571748997663
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2704543610061241
timing__hold__ws__corner:max_ss_100C_1v60,0.9338243775895259
timing__setup__ws__corner:max_ss_100C_1v60,12.840005866418627
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.933824
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,15.637927
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,34
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2673826513658686
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2626966774021535
timing__hold__ws__corner:max_ff_n40C_1v95,0.12884649267769036
timing__setup__ws__corner:max_ff_n40C_1v95,14.934491399601585
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.128846
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.445742
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,34
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79986
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000141325
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000123811
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000322969
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000123811
design_powergrid__voltage__worst,0.000123811
design_powergrid__voltage__worst__net:VPWR,1.79986
design_powergrid__drop__worst,0.000141325
design_powergrid__drop__worst__net:VPWR,0.000141325
design_powergrid__voltage__worst__net:VGND,0.000123811
design_powergrid__drop__worst__net:VGND,0.000123811
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000031900000000000002897508621924060889796237461268901824951171875
ir__drop__worst,0.0001410000000000000120424503702309948494075797498226165771484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
