Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Jun 17 14:18:58 2024
| Host         : LAPTOP-154G163N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/asrUART/inst/myipUART_v1_0_S00_AXI_inst/u1/over_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/ch2oUART_1/inst/myipUART_v1_0_S00_AXI_inst/u1/over_reg/C (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/u1/over_reg/C (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_1_i/pmoutdoorUART/inst/myipUART_v1_0_S00_AXI_inst/u1/over_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.858        0.000                      0                 5921        0.044        0.000                      0                 5921        4.020        0.000                       0                  2903  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.858        0.000                      0                 5611        0.044        0.000                      0                 5611        4.020        0.000                       0                  2903  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.787        0.000                      0                  310        0.898        0.000                      0                  310  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 2.340ns (31.337%)  route 5.127ns (68.663%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.771    10.605    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X42Y95         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.479    12.658    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y95         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[15]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X42Y95         FDCE (Setup_fdce_C_CE)      -0.169    12.464    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 2.340ns (31.337%)  route 5.127ns (68.663%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.771    10.605    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X42Y95         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.479    12.658    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y95         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[23]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X42Y95         FDCE (Setup_fdce_C_CE)      -0.169    12.464    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 2.340ns (31.719%)  route 5.037ns (68.281%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.681    10.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X45Y96         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.478    12.657    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y96         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[10]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X45Y96         FDCE (Setup_fdce_C_CE)      -0.205    12.427    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 2.340ns (31.719%)  route 5.037ns (68.281%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.681    10.515    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X44Y96         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.478    12.657    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X44Y96         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[11]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X44Y96         FDCE (Setup_fdce_C_CE)      -0.205    12.427    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 2.340ns (31.690%)  route 5.044ns (68.310%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.688    10.522    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.480    12.659    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[12]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y97         FDCE (Setup_fdce_C_CE)      -0.169    12.465    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 2.340ns (31.690%)  route 5.044ns (68.310%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.688    10.522    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.480    12.659    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[20]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y97         FDCE (Setup_fdce_C_CE)      -0.169    12.465    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[20]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 2.340ns (31.690%)  route 5.044ns (68.310%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.688    10.522    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.480    12.659    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[28]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y97         FDCE (Setup_fdce_C_CE)      -0.169    12.465    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[28]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 2.340ns (31.690%)  route 5.044ns (68.310%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.688    10.522    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.480    12.659    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[31]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y97         FDCE (Setup_fdce_C_CE)      -0.169    12.465    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[31]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 2.340ns (31.690%)  route 5.044ns (68.310%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.688    10.522    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.480    12.659    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y97         FDCE (Setup_fdce_C_CE)      -0.169    12.465    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 2.340ns (32.121%)  route 4.945ns (67.879%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.844     3.138    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[12]/Q
                         net (fo=6, routed)           0.858     4.514    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in1_in[4]
    SLICE_X44Y97         LUT3 (Prop_lut3_I1_O)        0.124     4.638 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28/O
                         net (fo=1, routed)           0.669     5.307    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_28_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18/O
                         net (fo=2, routed)           0.619     6.050    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_18_n_0
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.118     6.168 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33/O
                         net (fo=1, routed)           0.719     6.887    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_33_n_0
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.213 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22/O
                         net (fo=1, routed)           0.000     7.213    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_22_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.793 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[39]_i_8/O[2]
                         net (fo=1, routed)           0.540     8.334    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/check0[6]
    SLICE_X47Y99         LUT6 (Prop_lut6_I1_O)        0.302     8.636 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7/O
                         net (fo=1, routed)           0.433     9.069    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_7_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.193 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3/O
                         net (fo=1, routed)           0.517     9.710    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.124     9.834 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1/O
                         net (fo=32, routed)          0.589    10.423    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0
    SLICE_X47Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.479    12.658    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X47Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[25]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y97         FDCE (Setup_fdce_C_CE)      -0.205    12.428    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[25]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.102     1.155    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.568%)  route 0.213ns (53.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.547     0.883    design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y80         FDRE                                         r  design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=2, routed)           0.213     1.237    design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.282 r  design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X52Y81         FDRE                                         r  design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.811     1.177    design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y81         FDRE                                         r  design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.091     1.233    design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.581%)  route 0.188ns (53.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.639     0.975    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X46Y101        FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.164     1.139 r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[21]/Q
                         net (fo=6, routed)           0.188     1.327    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/p_0_in0_in[5]
    SLICE_X46Y99         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.825     1.191    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X46Y99         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[21]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDCE (Hold_fdce_C_D)         0.085     1.241    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.210ns (45.034%)  route 0.256ns (54.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.546     0.882    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y82         FDRE                                         r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=1, routed)           0.256     1.302    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[4]
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.046     1.348 r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X47Y82         FDRE                                         r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.816     1.182    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y82         FDRE                                         r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.107     1.254    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.185ns (39.494%)  route 0.283ns (60.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.546     0.882    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y82         FDRE                                         r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.283     1.306    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2]
    SLICE_X49Y82         LUT4 (Prop_lut4_I1_O)        0.044     1.350 r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X49Y82         FDRE                                         r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.816     1.182    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.107     1.254    design_1_i/pmUART/inst/myipUART_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.018%)  route 0.179ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.179     1.312    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.574     0.910    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.116     1.153    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.598%)  route 0.175ns (55.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.572     0.908    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y86         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.175     1.224    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.841     1.207    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y85    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y85    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y85    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y89    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y82    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y80    design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y70    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.580ns (8.894%)  route 5.941ns (91.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.623     9.502    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X60Y97         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.541    12.720    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[12]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X60Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.290    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[12]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 0.580ns (8.957%)  route 5.895ns (91.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.577     9.456    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X58Y94         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.537    12.716    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X58Y94         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X58Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.372    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.580ns (9.084%)  route 5.805ns (90.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.487     9.366    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X59Y96         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.537    12.716    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y96         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[10]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X59Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[10]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.580ns (9.084%)  route 5.805ns (90.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.487     9.366    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X59Y96         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.537    12.716    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y96         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[3]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X59Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[3]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.580ns (9.084%)  route 5.805ns (90.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.487     9.366    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X59Y96         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.537    12.716    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y96         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[6]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X59Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[6]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.580ns (9.084%)  route 5.805ns (90.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.487     9.366    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X59Y96         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.537    12.716    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X59Y96         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[7]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X59Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[7]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.580ns (9.087%)  route 5.803ns (90.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.484     9.364    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X56Y97         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.538    12.717    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X56Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[5]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X56Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[5]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.580ns (9.087%)  route 5.803ns (90.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.484     9.364    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X56Y97         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.538    12.717    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X56Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[6]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X56Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[6]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.580ns (9.087%)  route 5.803ns (90.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.484     9.364    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X56Y97         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.538    12.717    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X56Y97         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[7]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X56Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus_reg[7]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.580ns (9.087%)  route 5.803ns (90.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.687     2.981    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.318     6.755    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         2.484     9.364    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X60Y96         FDCE                                         f  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        1.540    12.719    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X60Y96         FDCE                                         r  design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[11]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X60Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms_reg[11]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  2.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.320%)  route 0.650ns (75.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.572     0.908    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X54Y84         FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.522     1.594    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.639 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.128     1.767    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X54Y70         FDCE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.834     1.200    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X54Y70         FDCE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[0]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X54Y70         FDCE (Remov_fdce_C_CLR)     -0.067     0.869    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.209ns (22.552%)  route 0.718ns (77.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.572     0.908    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X54Y84         FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.522     1.594    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.639 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.196     1.834    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X57Y71         FDCE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.835     1.201    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X57Y71         FDCE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[1]/C
                         clock pessimism             -0.264     0.937    
    SLICE_X57Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.209ns (22.552%)  route 0.718ns (77.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.572     0.908    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X54Y84         FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.522     1.594    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.639 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.196     1.834    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X57Y71         FDCE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.835     1.201    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X57Y71         FDCE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[2]/C
                         clock pessimism             -0.264     0.937    
    SLICE_X57Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.209ns (22.552%)  route 0.718ns (77.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.572     0.908    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X54Y84         FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.522     1.594    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.639 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.196     1.834    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X57Y71         FDCE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.835     1.201    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X57Y71         FDCE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[3]/C
                         clock pessimism             -0.264     0.937    
    SLICE_X57Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.209ns (22.447%)  route 0.722ns (77.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.572     0.908    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X54Y84         FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.522     1.594    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.639 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.200     1.839    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X56Y71         FDPE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.835     1.201    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X56Y71         FDPE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_reg/C
                         clock pessimism             -0.264     0.937    
    SLICE_X56Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     0.842    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/s_start_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.209ns (21.207%)  route 0.777ns (78.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.572     0.908    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/spi_mosi_aclk
    SLICE_X54Y84         FDRE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           0.522     1.594    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/slv_reg2[0]
    SLICE_X54Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.639 f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2/O
                         net (fo=6, routed)           0.255     1.893    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0
    SLICE_X56Y70         FDPE                                         f  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/s_start_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.836     1.202    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/spi_mosi_aclk
    SLICE_X56Y70         FDPE                                         r  design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/s_start_reg/C
                         clock pessimism             -0.264     0.938    
    SLICE_X56Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/s_start_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.446%)  route 0.880ns (82.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.568     0.904    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          0.638     1.683    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.728 f  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         0.242     1.970    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X42Y73         FDCE                                         f  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.809     1.175    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y73         FDCE                                         r  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[23]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[39]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.446%)  route 0.880ns (82.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.568     0.904    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          0.638     1.683    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.728 f  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         0.242     1.970    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X42Y73         FDCE                                         f  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.809     1.175    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y73         FDCE                                         r  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[39]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.240%)  route 0.893ns (82.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.568     0.904    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          0.638     1.683    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.728 f  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         0.255     1.982    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X43Y74         FDCE                                         f  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.808     1.174    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X43Y74         FDCE                                         r  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[14]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X43Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.084%)  route 0.903ns (82.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.568     0.904    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          0.638     1.683    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.728 f  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_2/O
                         net (fo=165, routed)         0.265     1.992    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0
    SLICE_X45Y74         FDCE                                         f  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2903, routed)        0.808     1.174    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X45Y74         FDCE                                         r  design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[11]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X45Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    design_1_i/DHT11_outdoor/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.175    





